
zad2_uart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e1c  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08002ff4  08002ff4  00012ff4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003054  08003054  0002004c  2**0
                  CONTENTS
  4 .ARM          00000008  08003054  08003054  00013054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800305c  0800305c  0002004c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800305c  0800305c  0001305c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003060  08003060  00013060  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000004c  20000000  08003064  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f8  2000004c  080030b0  0002004c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000144  080030b0  00020144  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c1a5  00000000  00000000  000200bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001d08  00000000  00000000  0002c264  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009b8  00000000  00000000  0002df70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000767  00000000  00000000  0002e928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000245c1  00000000  00000000  0002f08f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d2ec  00000000  00000000  00053650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e8abc  00000000  00000000  0006093c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002664  00000000  00000000  001493f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000083  00000000  00000000  0014ba5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000004c 	.word	0x2000004c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08002fdc 	.word	0x08002fdc

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000050 	.word	0x20000050
 8000214:	08002fdc 	.word	0x08002fdc

08000218 <strcmp>:
 8000218:	f810 2b01 	ldrb.w	r2, [r0], #1
 800021c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000220:	2a01      	cmp	r2, #1
 8000222:	bf28      	it	cs
 8000224:	429a      	cmpcs	r2, r3
 8000226:	d0f7      	beq.n	8000218 <strcmp>
 8000228:	1ad0      	subs	r0, r2, r3
 800022a:	4770      	bx	lr

0800022c <__aeabi_uldivmod>:
 800022c:	b953      	cbnz	r3, 8000244 <__aeabi_uldivmod+0x18>
 800022e:	b94a      	cbnz	r2, 8000244 <__aeabi_uldivmod+0x18>
 8000230:	2900      	cmp	r1, #0
 8000232:	bf08      	it	eq
 8000234:	2800      	cmpeq	r0, #0
 8000236:	bf1c      	itt	ne
 8000238:	f04f 31ff 	movne.w	r1, #4294967295
 800023c:	f04f 30ff 	movne.w	r0, #4294967295
 8000240:	f000 b970 	b.w	8000524 <__aeabi_idiv0>
 8000244:	f1ad 0c08 	sub.w	ip, sp, #8
 8000248:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800024c:	f000 f806 	bl	800025c <__udivmoddi4>
 8000250:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000254:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000258:	b004      	add	sp, #16
 800025a:	4770      	bx	lr

0800025c <__udivmoddi4>:
 800025c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000260:	9e08      	ldr	r6, [sp, #32]
 8000262:	460d      	mov	r5, r1
 8000264:	4604      	mov	r4, r0
 8000266:	460f      	mov	r7, r1
 8000268:	2b00      	cmp	r3, #0
 800026a:	d14a      	bne.n	8000302 <__udivmoddi4+0xa6>
 800026c:	428a      	cmp	r2, r1
 800026e:	4694      	mov	ip, r2
 8000270:	d965      	bls.n	800033e <__udivmoddi4+0xe2>
 8000272:	fab2 f382 	clz	r3, r2
 8000276:	b143      	cbz	r3, 800028a <__udivmoddi4+0x2e>
 8000278:	fa02 fc03 	lsl.w	ip, r2, r3
 800027c:	f1c3 0220 	rsb	r2, r3, #32
 8000280:	409f      	lsls	r7, r3
 8000282:	fa20 f202 	lsr.w	r2, r0, r2
 8000286:	4317      	orrs	r7, r2
 8000288:	409c      	lsls	r4, r3
 800028a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800028e:	fa1f f58c 	uxth.w	r5, ip
 8000292:	fbb7 f1fe 	udiv	r1, r7, lr
 8000296:	0c22      	lsrs	r2, r4, #16
 8000298:	fb0e 7711 	mls	r7, lr, r1, r7
 800029c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002a0:	fb01 f005 	mul.w	r0, r1, r5
 80002a4:	4290      	cmp	r0, r2
 80002a6:	d90a      	bls.n	80002be <__udivmoddi4+0x62>
 80002a8:	eb1c 0202 	adds.w	r2, ip, r2
 80002ac:	f101 37ff 	add.w	r7, r1, #4294967295
 80002b0:	f080 811c 	bcs.w	80004ec <__udivmoddi4+0x290>
 80002b4:	4290      	cmp	r0, r2
 80002b6:	f240 8119 	bls.w	80004ec <__udivmoddi4+0x290>
 80002ba:	3902      	subs	r1, #2
 80002bc:	4462      	add	r2, ip
 80002be:	1a12      	subs	r2, r2, r0
 80002c0:	b2a4      	uxth	r4, r4
 80002c2:	fbb2 f0fe 	udiv	r0, r2, lr
 80002c6:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ca:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002ce:	fb00 f505 	mul.w	r5, r0, r5
 80002d2:	42a5      	cmp	r5, r4
 80002d4:	d90a      	bls.n	80002ec <__udivmoddi4+0x90>
 80002d6:	eb1c 0404 	adds.w	r4, ip, r4
 80002da:	f100 32ff 	add.w	r2, r0, #4294967295
 80002de:	f080 8107 	bcs.w	80004f0 <__udivmoddi4+0x294>
 80002e2:	42a5      	cmp	r5, r4
 80002e4:	f240 8104 	bls.w	80004f0 <__udivmoddi4+0x294>
 80002e8:	4464      	add	r4, ip
 80002ea:	3802      	subs	r0, #2
 80002ec:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002f0:	1b64      	subs	r4, r4, r5
 80002f2:	2100      	movs	r1, #0
 80002f4:	b11e      	cbz	r6, 80002fe <__udivmoddi4+0xa2>
 80002f6:	40dc      	lsrs	r4, r3
 80002f8:	2300      	movs	r3, #0
 80002fa:	e9c6 4300 	strd	r4, r3, [r6]
 80002fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000302:	428b      	cmp	r3, r1
 8000304:	d908      	bls.n	8000318 <__udivmoddi4+0xbc>
 8000306:	2e00      	cmp	r6, #0
 8000308:	f000 80ed 	beq.w	80004e6 <__udivmoddi4+0x28a>
 800030c:	2100      	movs	r1, #0
 800030e:	e9c6 0500 	strd	r0, r5, [r6]
 8000312:	4608      	mov	r0, r1
 8000314:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000318:	fab3 f183 	clz	r1, r3
 800031c:	2900      	cmp	r1, #0
 800031e:	d149      	bne.n	80003b4 <__udivmoddi4+0x158>
 8000320:	42ab      	cmp	r3, r5
 8000322:	d302      	bcc.n	800032a <__udivmoddi4+0xce>
 8000324:	4282      	cmp	r2, r0
 8000326:	f200 80f8 	bhi.w	800051a <__udivmoddi4+0x2be>
 800032a:	1a84      	subs	r4, r0, r2
 800032c:	eb65 0203 	sbc.w	r2, r5, r3
 8000330:	2001      	movs	r0, #1
 8000332:	4617      	mov	r7, r2
 8000334:	2e00      	cmp	r6, #0
 8000336:	d0e2      	beq.n	80002fe <__udivmoddi4+0xa2>
 8000338:	e9c6 4700 	strd	r4, r7, [r6]
 800033c:	e7df      	b.n	80002fe <__udivmoddi4+0xa2>
 800033e:	b902      	cbnz	r2, 8000342 <__udivmoddi4+0xe6>
 8000340:	deff      	udf	#255	; 0xff
 8000342:	fab2 f382 	clz	r3, r2
 8000346:	2b00      	cmp	r3, #0
 8000348:	f040 8090 	bne.w	800046c <__udivmoddi4+0x210>
 800034c:	1a8a      	subs	r2, r1, r2
 800034e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000352:	fa1f fe8c 	uxth.w	lr, ip
 8000356:	2101      	movs	r1, #1
 8000358:	fbb2 f5f7 	udiv	r5, r2, r7
 800035c:	fb07 2015 	mls	r0, r7, r5, r2
 8000360:	0c22      	lsrs	r2, r4, #16
 8000362:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000366:	fb0e f005 	mul.w	r0, lr, r5
 800036a:	4290      	cmp	r0, r2
 800036c:	d908      	bls.n	8000380 <__udivmoddi4+0x124>
 800036e:	eb1c 0202 	adds.w	r2, ip, r2
 8000372:	f105 38ff 	add.w	r8, r5, #4294967295
 8000376:	d202      	bcs.n	800037e <__udivmoddi4+0x122>
 8000378:	4290      	cmp	r0, r2
 800037a:	f200 80cb 	bhi.w	8000514 <__udivmoddi4+0x2b8>
 800037e:	4645      	mov	r5, r8
 8000380:	1a12      	subs	r2, r2, r0
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb2 f0f7 	udiv	r0, r2, r7
 8000388:	fb07 2210 	mls	r2, r7, r0, r2
 800038c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000390:	fb0e fe00 	mul.w	lr, lr, r0
 8000394:	45a6      	cmp	lr, r4
 8000396:	d908      	bls.n	80003aa <__udivmoddi4+0x14e>
 8000398:	eb1c 0404 	adds.w	r4, ip, r4
 800039c:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a0:	d202      	bcs.n	80003a8 <__udivmoddi4+0x14c>
 80003a2:	45a6      	cmp	lr, r4
 80003a4:	f200 80bb 	bhi.w	800051e <__udivmoddi4+0x2c2>
 80003a8:	4610      	mov	r0, r2
 80003aa:	eba4 040e 	sub.w	r4, r4, lr
 80003ae:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003b2:	e79f      	b.n	80002f4 <__udivmoddi4+0x98>
 80003b4:	f1c1 0720 	rsb	r7, r1, #32
 80003b8:	408b      	lsls	r3, r1
 80003ba:	fa22 fc07 	lsr.w	ip, r2, r7
 80003be:	ea4c 0c03 	orr.w	ip, ip, r3
 80003c2:	fa05 f401 	lsl.w	r4, r5, r1
 80003c6:	fa20 f307 	lsr.w	r3, r0, r7
 80003ca:	40fd      	lsrs	r5, r7
 80003cc:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003d0:	4323      	orrs	r3, r4
 80003d2:	fbb5 f8f9 	udiv	r8, r5, r9
 80003d6:	fa1f fe8c 	uxth.w	lr, ip
 80003da:	fb09 5518 	mls	r5, r9, r8, r5
 80003de:	0c1c      	lsrs	r4, r3, #16
 80003e0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003e4:	fb08 f50e 	mul.w	r5, r8, lr
 80003e8:	42a5      	cmp	r5, r4
 80003ea:	fa02 f201 	lsl.w	r2, r2, r1
 80003ee:	fa00 f001 	lsl.w	r0, r0, r1
 80003f2:	d90b      	bls.n	800040c <__udivmoddi4+0x1b0>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f108 3aff 	add.w	sl, r8, #4294967295
 80003fc:	f080 8088 	bcs.w	8000510 <__udivmoddi4+0x2b4>
 8000400:	42a5      	cmp	r5, r4
 8000402:	f240 8085 	bls.w	8000510 <__udivmoddi4+0x2b4>
 8000406:	f1a8 0802 	sub.w	r8, r8, #2
 800040a:	4464      	add	r4, ip
 800040c:	1b64      	subs	r4, r4, r5
 800040e:	b29d      	uxth	r5, r3
 8000410:	fbb4 f3f9 	udiv	r3, r4, r9
 8000414:	fb09 4413 	mls	r4, r9, r3, r4
 8000418:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 800041c:	fb03 fe0e 	mul.w	lr, r3, lr
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x1da>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f103 35ff 	add.w	r5, r3, #4294967295
 800042c:	d26c      	bcs.n	8000508 <__udivmoddi4+0x2ac>
 800042e:	45a6      	cmp	lr, r4
 8000430:	d96a      	bls.n	8000508 <__udivmoddi4+0x2ac>
 8000432:	3b02      	subs	r3, #2
 8000434:	4464      	add	r4, ip
 8000436:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800043a:	fba3 9502 	umull	r9, r5, r3, r2
 800043e:	eba4 040e 	sub.w	r4, r4, lr
 8000442:	42ac      	cmp	r4, r5
 8000444:	46c8      	mov	r8, r9
 8000446:	46ae      	mov	lr, r5
 8000448:	d356      	bcc.n	80004f8 <__udivmoddi4+0x29c>
 800044a:	d053      	beq.n	80004f4 <__udivmoddi4+0x298>
 800044c:	b156      	cbz	r6, 8000464 <__udivmoddi4+0x208>
 800044e:	ebb0 0208 	subs.w	r2, r0, r8
 8000452:	eb64 040e 	sbc.w	r4, r4, lr
 8000456:	fa04 f707 	lsl.w	r7, r4, r7
 800045a:	40ca      	lsrs	r2, r1
 800045c:	40cc      	lsrs	r4, r1
 800045e:	4317      	orrs	r7, r2
 8000460:	e9c6 7400 	strd	r7, r4, [r6]
 8000464:	4618      	mov	r0, r3
 8000466:	2100      	movs	r1, #0
 8000468:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046c:	f1c3 0120 	rsb	r1, r3, #32
 8000470:	fa02 fc03 	lsl.w	ip, r2, r3
 8000474:	fa20 f201 	lsr.w	r2, r0, r1
 8000478:	fa25 f101 	lsr.w	r1, r5, r1
 800047c:	409d      	lsls	r5, r3
 800047e:	432a      	orrs	r2, r5
 8000480:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000484:	fa1f fe8c 	uxth.w	lr, ip
 8000488:	fbb1 f0f7 	udiv	r0, r1, r7
 800048c:	fb07 1510 	mls	r5, r7, r0, r1
 8000490:	0c11      	lsrs	r1, r2, #16
 8000492:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000496:	fb00 f50e 	mul.w	r5, r0, lr
 800049a:	428d      	cmp	r5, r1
 800049c:	fa04 f403 	lsl.w	r4, r4, r3
 80004a0:	d908      	bls.n	80004b4 <__udivmoddi4+0x258>
 80004a2:	eb1c 0101 	adds.w	r1, ip, r1
 80004a6:	f100 38ff 	add.w	r8, r0, #4294967295
 80004aa:	d22f      	bcs.n	800050c <__udivmoddi4+0x2b0>
 80004ac:	428d      	cmp	r5, r1
 80004ae:	d92d      	bls.n	800050c <__udivmoddi4+0x2b0>
 80004b0:	3802      	subs	r0, #2
 80004b2:	4461      	add	r1, ip
 80004b4:	1b49      	subs	r1, r1, r5
 80004b6:	b292      	uxth	r2, r2
 80004b8:	fbb1 f5f7 	udiv	r5, r1, r7
 80004bc:	fb07 1115 	mls	r1, r7, r5, r1
 80004c0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004c4:	fb05 f10e 	mul.w	r1, r5, lr
 80004c8:	4291      	cmp	r1, r2
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x282>
 80004cc:	eb1c 0202 	adds.w	r2, ip, r2
 80004d0:	f105 38ff 	add.w	r8, r5, #4294967295
 80004d4:	d216      	bcs.n	8000504 <__udivmoddi4+0x2a8>
 80004d6:	4291      	cmp	r1, r2
 80004d8:	d914      	bls.n	8000504 <__udivmoddi4+0x2a8>
 80004da:	3d02      	subs	r5, #2
 80004dc:	4462      	add	r2, ip
 80004de:	1a52      	subs	r2, r2, r1
 80004e0:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004e4:	e738      	b.n	8000358 <__udivmoddi4+0xfc>
 80004e6:	4631      	mov	r1, r6
 80004e8:	4630      	mov	r0, r6
 80004ea:	e708      	b.n	80002fe <__udivmoddi4+0xa2>
 80004ec:	4639      	mov	r1, r7
 80004ee:	e6e6      	b.n	80002be <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e6fb      	b.n	80002ec <__udivmoddi4+0x90>
 80004f4:	4548      	cmp	r0, r9
 80004f6:	d2a9      	bcs.n	800044c <__udivmoddi4+0x1f0>
 80004f8:	ebb9 0802 	subs.w	r8, r9, r2
 80004fc:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000500:	3b01      	subs	r3, #1
 8000502:	e7a3      	b.n	800044c <__udivmoddi4+0x1f0>
 8000504:	4645      	mov	r5, r8
 8000506:	e7ea      	b.n	80004de <__udivmoddi4+0x282>
 8000508:	462b      	mov	r3, r5
 800050a:	e794      	b.n	8000436 <__udivmoddi4+0x1da>
 800050c:	4640      	mov	r0, r8
 800050e:	e7d1      	b.n	80004b4 <__udivmoddi4+0x258>
 8000510:	46d0      	mov	r8, sl
 8000512:	e77b      	b.n	800040c <__udivmoddi4+0x1b0>
 8000514:	3d02      	subs	r5, #2
 8000516:	4462      	add	r2, ip
 8000518:	e732      	b.n	8000380 <__udivmoddi4+0x124>
 800051a:	4608      	mov	r0, r1
 800051c:	e70a      	b.n	8000334 <__udivmoddi4+0xd8>
 800051e:	4464      	add	r4, ip
 8000520:	3802      	subs	r0, #2
 8000522:	e742      	b.n	80003aa <__udivmoddi4+0x14e>

08000524 <__aeabi_idiv0>:
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop

08000528 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8000528:	b480      	push	{r7}
 800052a:	b083      	sub	sp, #12
 800052c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800052e:	4b09      	ldr	r3, [pc, #36]	; (8000554 <MX_GPIO_Init+0x2c>)
 8000530:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000532:	4a08      	ldr	r2, [pc, #32]	; (8000554 <MX_GPIO_Init+0x2c>)
 8000534:	f043 0304 	orr.w	r3, r3, #4
 8000538:	64d3      	str	r3, [r2, #76]	; 0x4c
 800053a:	4b06      	ldr	r3, [pc, #24]	; (8000554 <MX_GPIO_Init+0x2c>)
 800053c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800053e:	f003 0304 	and.w	r3, r3, #4
 8000542:	607b      	str	r3, [r7, #4]
 8000544:	687b      	ldr	r3, [r7, #4]

}
 8000546:	bf00      	nop
 8000548:	370c      	adds	r7, #12
 800054a:	46bd      	mov	sp, r7
 800054c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000550:	4770      	bx	lr
 8000552:	bf00      	nop
 8000554:	40021000 	.word	0x40021000

08000558 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b082      	sub	sp, #8
 800055c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800055e:	f000 fad0 	bl	8000b02 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000562:	f000 f815 	bl	8000590 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000566:	f7ff ffdf 	bl	8000528 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800056a:	f000 f9fd 	bl	8000968 <MX_USART1_UART_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  uint8_t value;

	  if (HAL_UART_Receive(&huart1, &value, 1, 0) == HAL_OK)
 800056e:	1df9      	adds	r1, r7, #7
 8000570:	2300      	movs	r3, #0
 8000572:	2201      	movs	r2, #1
 8000574:	4805      	ldr	r0, [pc, #20]	; (800058c <main+0x34>)
 8000576:	f001 fe0b 	bl	8002190 <HAL_UART_Receive>
 800057a:	4603      	mov	r3, r0
 800057c:	2b00      	cmp	r3, #0
 800057e:	d1f6      	bne.n	800056e <main+0x16>
	  {
		  command_buffer_append(value);
 8000580:	79fb      	ldrb	r3, [r7, #7]
 8000582:	4618      	mov	r0, r3
 8000584:	f000 f8b6 	bl	80006f4 <command_buffer_append>
  {
 8000588:	e7f1      	b.n	800056e <main+0x16>
 800058a:	bf00      	nop
 800058c:	200000ac 	.word	0x200000ac

08000590 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b094      	sub	sp, #80	; 0x50
 8000594:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000596:	f107 0318 	add.w	r3, r7, #24
 800059a:	2238      	movs	r2, #56	; 0x38
 800059c:	2100      	movs	r1, #0
 800059e:	4618      	mov	r0, r3
 80005a0:	f002 fcdc 	bl	8002f5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005a4:	1d3b      	adds	r3, r7, #4
 80005a6:	2200      	movs	r2, #0
 80005a8:	601a      	str	r2, [r3, #0]
 80005aa:	605a      	str	r2, [r3, #4]
 80005ac:	609a      	str	r2, [r3, #8]
 80005ae:	60da      	str	r2, [r3, #12]
 80005b0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005b2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80005b6:	f000 fd7b 	bl	80010b0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005ba:	2302      	movs	r3, #2
 80005bc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80005c2:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005c4:	2340      	movs	r3, #64	; 0x40
 80005c6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005c8:	2302      	movs	r3, #2
 80005ca:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005cc:	2302      	movs	r3, #2
 80005ce:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80005d0:	2304      	movs	r3, #4
 80005d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 75;
 80005d4:	234b      	movs	r3, #75	; 0x4b
 80005d6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005d8:	2302      	movs	r3, #2
 80005da:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80005dc:	2302      	movs	r3, #2
 80005de:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80005e0:	2302      	movs	r3, #2
 80005e2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005e4:	f107 0318 	add.w	r3, r7, #24
 80005e8:	4618      	mov	r0, r3
 80005ea:	f000 fe05 	bl	80011f8 <HAL_RCC_OscConfig>
 80005ee:	4603      	mov	r3, r0
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d001      	beq.n	80005f8 <SystemClock_Config+0x68>
  {
    Error_Handler();
 80005f4:	f000 f818 	bl	8000628 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005f8:	230f      	movs	r3, #15
 80005fa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005fc:	2303      	movs	r3, #3
 80005fe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000600:	2300      	movs	r3, #0
 8000602:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000604:	2300      	movs	r3, #0
 8000606:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000608:	2300      	movs	r3, #0
 800060a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800060c:	1d3b      	adds	r3, r7, #4
 800060e:	2104      	movs	r1, #4
 8000610:	4618      	mov	r0, r3
 8000612:	f001 f903 	bl	800181c <HAL_RCC_ClockConfig>
 8000616:	4603      	mov	r3, r0
 8000618:	2b00      	cmp	r3, #0
 800061a:	d001      	beq.n	8000620 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800061c:	f000 f804 	bl	8000628 <Error_Handler>
  }
}
 8000620:	bf00      	nop
 8000622:	3750      	adds	r7, #80	; 0x50
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}

08000628 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000628:	b480      	push	{r7}
 800062a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800062c:	b672      	cpsid	i
}
 800062e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000630:	e7fe      	b.n	8000630 <Error_Handler+0x8>
	...

08000634 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000634:	b480      	push	{r7}
 8000636:	b083      	sub	sp, #12
 8000638:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800063a:	4b0f      	ldr	r3, [pc, #60]	; (8000678 <HAL_MspInit+0x44>)
 800063c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800063e:	4a0e      	ldr	r2, [pc, #56]	; (8000678 <HAL_MspInit+0x44>)
 8000640:	f043 0301 	orr.w	r3, r3, #1
 8000644:	6613      	str	r3, [r2, #96]	; 0x60
 8000646:	4b0c      	ldr	r3, [pc, #48]	; (8000678 <HAL_MspInit+0x44>)
 8000648:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800064a:	f003 0301 	and.w	r3, r3, #1
 800064e:	607b      	str	r3, [r7, #4]
 8000650:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000652:	4b09      	ldr	r3, [pc, #36]	; (8000678 <HAL_MspInit+0x44>)
 8000654:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000656:	4a08      	ldr	r2, [pc, #32]	; (8000678 <HAL_MspInit+0x44>)
 8000658:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800065c:	6593      	str	r3, [r2, #88]	; 0x58
 800065e:	4b06      	ldr	r3, [pc, #24]	; (8000678 <HAL_MspInit+0x44>)
 8000660:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000662:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000666:	603b      	str	r3, [r7, #0]
 8000668:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800066a:	bf00      	nop
 800066c:	370c      	adds	r7, #12
 800066e:	46bd      	mov	sp, r7
 8000670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop
 8000678:	40021000 	.word	0x40021000

0800067c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800067c:	b480      	push	{r7}
 800067e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000680:	e7fe      	b.n	8000680 <NMI_Handler+0x4>

08000682 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000682:	b480      	push	{r7}
 8000684:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000686:	e7fe      	b.n	8000686 <HardFault_Handler+0x4>

08000688 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800068c:	e7fe      	b.n	800068c <MemManage_Handler+0x4>

0800068e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800068e:	b480      	push	{r7}
 8000690:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000692:	e7fe      	b.n	8000692 <BusFault_Handler+0x4>

08000694 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000694:	b480      	push	{r7}
 8000696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000698:	e7fe      	b.n	8000698 <UsageFault_Handler+0x4>

0800069a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800069a:	b480      	push	{r7}
 800069c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800069e:	bf00      	nop
 80006a0:	46bd      	mov	sp, r7
 80006a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a6:	4770      	bx	lr

080006a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006ac:	bf00      	nop
 80006ae:	46bd      	mov	sp, r7
 80006b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b4:	4770      	bx	lr

080006b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006b6:	b480      	push	{r7}
 80006b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006ba:	bf00      	nop
 80006bc:	46bd      	mov	sp, r7
 80006be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c2:	4770      	bx	lr

080006c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006c8:	f000 fa6e 	bl	8000ba8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006cc:	bf00      	nop
 80006ce:	bd80      	pop	{r7, pc}

080006d0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80006d0:	b480      	push	{r7}
 80006d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80006d4:	4b06      	ldr	r3, [pc, #24]	; (80006f0 <SystemInit+0x20>)
 80006d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80006da:	4a05      	ldr	r2, [pc, #20]	; (80006f0 <SystemInit+0x20>)
 80006dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80006e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006e4:	bf00      	nop
 80006e6:	46bd      	mov	sp, r7
 80006e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop
 80006f0:	e000ed00 	.word	0xe000ed00

080006f4 <command_buffer_append>:
static uint32_t command_size;




void command_buffer_append(uint8_t value){
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	4603      	mov	r3, r0
 80006fc:	71fb      	strb	r3, [r7, #7]
	if (value == '\n') {
 80006fe:	79fb      	ldrb	r3, [r7, #7]
 8000700:	2b0a      	cmp	r3, #10
 8000702:	d10e      	bne.n	8000722 <command_buffer_append+0x2e>
		if (command_size > 0) {
 8000704:	4b10      	ldr	r3, [pc, #64]	; (8000748 <command_buffer_append+0x54>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	2b00      	cmp	r3, #0
 800070a:	d019      	beq.n	8000740 <command_buffer_append+0x4c>
			command_buffer[command_size] = '\0';
 800070c:	4b0e      	ldr	r3, [pc, #56]	; (8000748 <command_buffer_append+0x54>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	4a0e      	ldr	r2, [pc, #56]	; (800074c <command_buffer_append+0x58>)
 8000712:	2100      	movs	r1, #0
 8000714:	54d1      	strb	r1, [r2, r3]
			parse_command();
 8000716:	f000 f81b 	bl	8000750 <parse_command>
			command_size = 0;
 800071a:	4b0b      	ldr	r3, [pc, #44]	; (8000748 <command_buffer_append+0x54>)
 800071c:	2200      	movs	r2, #0
 800071e:	601a      	str	r2, [r3, #0]
		if (command_size >= COMMAND_MAX_LENGHT) {
			command_size = 0;
		}
		command_buffer[command_size++] = value;
	}
}
 8000720:	e00e      	b.n	8000740 <command_buffer_append+0x4c>
		if (command_size >= COMMAND_MAX_LENGHT) {
 8000722:	4b09      	ldr	r3, [pc, #36]	; (8000748 <command_buffer_append+0x54>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	2b3b      	cmp	r3, #59	; 0x3b
 8000728:	d902      	bls.n	8000730 <command_buffer_append+0x3c>
			command_size = 0;
 800072a:	4b07      	ldr	r3, [pc, #28]	; (8000748 <command_buffer_append+0x54>)
 800072c:	2200      	movs	r2, #0
 800072e:	601a      	str	r2, [r3, #0]
		command_buffer[command_size++] = value;
 8000730:	4b05      	ldr	r3, [pc, #20]	; (8000748 <command_buffer_append+0x54>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	1c5a      	adds	r2, r3, #1
 8000736:	4904      	ldr	r1, [pc, #16]	; (8000748 <command_buffer_append+0x54>)
 8000738:	600a      	str	r2, [r1, #0]
 800073a:	4904      	ldr	r1, [pc, #16]	; (800074c <command_buffer_append+0x58>)
 800073c:	79fa      	ldrb	r2, [r7, #7]
 800073e:	54ca      	strb	r2, [r1, r3]
}
 8000740:	bf00      	nop
 8000742:	3708      	adds	r7, #8
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}
 8000748:	200000a8 	.word	0x200000a8
 800074c:	20000068 	.word	0x20000068

08000750 <parse_command>:



int parse_command(){
 8000750:	b580      	push	{r7, lr}
 8000752:	b098      	sub	sp, #96	; 0x60
 8000754:	af00      	add	r7, sp, #0
    char function_code[FUNCTION_CODE_MAX_LENGHT];
    char args[MAX_NUM_ARGS][ARG_MAX_LENGHT];

    int function_code_idx = 0;
 8000756:	2300      	movs	r3, #0
 8000758:	65fb      	str	r3, [r7, #92]	; 0x5c
    for(int i = 0; i< command_size && i < FUNCTION_CODE_MAX_LENGHT; i++){
 800075a:	2300      	movs	r3, #0
 800075c:	65bb      	str	r3, [r7, #88]	; 0x58
 800075e:	e018      	b.n	8000792 <parse_command+0x42>
        if(command_buffer[i] == '['){
 8000760:	4a50      	ldr	r2, [pc, #320]	; (80008a4 <parse_command+0x154>)
 8000762:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000764:	4413      	add	r3, r2
 8000766:	781b      	ldrb	r3, [r3, #0]
 8000768:	2b5b      	cmp	r3, #91	; 0x5b
 800076a:	d10f      	bne.n	800078c <parse_command+0x3c>
            function_code_idx = i;
 800076c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800076e:	65fb      	str	r3, [r7, #92]	; 0x5c
            strncpy(function_code, command_buffer, function_code_idx);
 8000770:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8000772:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000776:	494b      	ldr	r1, [pc, #300]	; (80008a4 <parse_command+0x154>)
 8000778:	4618      	mov	r0, r3
 800077a:	f002 fbf7 	bl	8002f6c <strncpy>
            function_code[function_code_idx] = '\0';
 800077e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8000782:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000784:	4413      	add	r3, r2
 8000786:	2200      	movs	r2, #0
 8000788:	701a      	strb	r2, [r3, #0]
            break;
 800078a:	e00a      	b.n	80007a2 <parse_command+0x52>
    for(int i = 0; i< command_size && i < FUNCTION_CODE_MAX_LENGHT; i++){
 800078c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800078e:	3301      	adds	r3, #1
 8000790:	65bb      	str	r3, [r7, #88]	; 0x58
 8000792:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8000794:	4b44      	ldr	r3, [pc, #272]	; (80008a8 <parse_command+0x158>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	429a      	cmp	r2, r3
 800079a:	d202      	bcs.n	80007a2 <parse_command+0x52>
 800079c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800079e:	2b0e      	cmp	r3, #14
 80007a0:	ddde      	ble.n	8000760 <parse_command+0x10>
        }
    }

    int arg_idx = -1;
 80007a2:	f04f 33ff 	mov.w	r3, #4294967295
 80007a6:	657b      	str	r3, [r7, #84]	; 0x54
    int data_idx = 0;
 80007a8:	2300      	movs	r3, #0
 80007aa:	653b      	str	r3, [r7, #80]	; 0x50

    bool close_bracket = 0;
 80007ac:	2300      	movs	r3, #0
 80007ae:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

    for(int i = function_code_idx + 1; i < command_size; i++){
 80007b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80007b4:	3301      	adds	r3, #1
 80007b6:	64bb      	str	r3, [r7, #72]	; 0x48
 80007b8:	e058      	b.n	800086c <parse_command+0x11c>
        if(i == function_code_idx + 1){
 80007ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80007bc:	3301      	adds	r3, #1
 80007be:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80007c0:	429a      	cmp	r2, r3
 80007c2:	d107      	bne.n	80007d4 <parse_command+0x84>
            if(command_buffer[i] != '='){
 80007c4:	4a37      	ldr	r2, [pc, #220]	; (80008a4 <parse_command+0x154>)
 80007c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80007c8:	4413      	add	r3, r2
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	2b3d      	cmp	r3, #61	; 0x3d
 80007ce:	d049      	beq.n	8000864 <parse_command+0x114>
                return 0;
 80007d0:	2300      	movs	r3, #0
 80007d2:	e062      	b.n	800089a <parse_command+0x14a>
            }
            continue;
        }
        if(command_buffer[i] == ']') {
 80007d4:	4a33      	ldr	r2, [pc, #204]	; (80008a4 <parse_command+0x154>)
 80007d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80007d8:	4413      	add	r3, r2
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	2b5d      	cmp	r3, #93	; 0x5d
 80007de:	d10f      	bne.n	8000800 <parse_command+0xb0>
            close_bracket = 1;
 80007e0:	2301      	movs	r3, #1
 80007e2:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
            args[arg_idx][data_idx] = '\0';
 80007e6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80007e8:	4613      	mov	r3, r2
 80007ea:	009b      	lsls	r3, r3, #2
 80007ec:	4413      	add	r3, r2
 80007ee:	005b      	lsls	r3, r3, #1
 80007f0:	3360      	adds	r3, #96	; 0x60
 80007f2:	19da      	adds	r2, r3, r7
 80007f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80007f6:	4413      	add	r3, r2
 80007f8:	3b5c      	subs	r3, #92	; 0x5c
 80007fa:	2200      	movs	r2, #0
 80007fc:	701a      	strb	r2, [r3, #0]
            break;
 80007fe:	e03a      	b.n	8000876 <parse_command+0x126>
        }
        if(command_buffer[i] == ';'){
 8000800:	4a28      	ldr	r2, [pc, #160]	; (80008a4 <parse_command+0x154>)
 8000802:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000804:	4413      	add	r3, r2
 8000806:	781b      	ldrb	r3, [r3, #0]
 8000808:	2b3b      	cmp	r3, #59	; 0x3b
 800080a:	d111      	bne.n	8000830 <parse_command+0xe0>
            args[arg_idx][data_idx] = '\0';
 800080c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800080e:	4613      	mov	r3, r2
 8000810:	009b      	lsls	r3, r3, #2
 8000812:	4413      	add	r3, r2
 8000814:	005b      	lsls	r3, r3, #1
 8000816:	3360      	adds	r3, #96	; 0x60
 8000818:	19da      	adds	r2, r3, r7
 800081a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800081c:	4413      	add	r3, r2
 800081e:	3b5c      	subs	r3, #92	; 0x5c
 8000820:	2200      	movs	r2, #0
 8000822:	701a      	strb	r2, [r3, #0]
            arg_idx ++;
 8000824:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000826:	3301      	adds	r3, #1
 8000828:	657b      	str	r3, [r7, #84]	; 0x54
            data_idx = 0;
 800082a:	2300      	movs	r3, #0
 800082c:	653b      	str	r3, [r7, #80]	; 0x50
 800082e:	e01a      	b.n	8000866 <parse_command+0x116>
        }
        else{
            if(arg_idx == -1) arg_idx = 0;
 8000830:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000832:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000836:	d101      	bne.n	800083c <parse_command+0xec>
 8000838:	2300      	movs	r3, #0
 800083a:	657b      	str	r3, [r7, #84]	; 0x54
            args[arg_idx][data_idx] = command_buffer[i];
 800083c:	4a19      	ldr	r2, [pc, #100]	; (80008a4 <parse_command+0x154>)
 800083e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000840:	4413      	add	r3, r2
 8000842:	7819      	ldrb	r1, [r3, #0]
 8000844:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000846:	4613      	mov	r3, r2
 8000848:	009b      	lsls	r3, r3, #2
 800084a:	4413      	add	r3, r2
 800084c:	005b      	lsls	r3, r3, #1
 800084e:	3360      	adds	r3, #96	; 0x60
 8000850:	19da      	adds	r2, r3, r7
 8000852:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000854:	4413      	add	r3, r2
 8000856:	3b5c      	subs	r3, #92	; 0x5c
 8000858:	460a      	mov	r2, r1
 800085a:	701a      	strb	r2, [r3, #0]
            data_idx += 1;
 800085c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800085e:	3301      	adds	r3, #1
 8000860:	653b      	str	r3, [r7, #80]	; 0x50
 8000862:	e000      	b.n	8000866 <parse_command+0x116>
            continue;
 8000864:	bf00      	nop
    for(int i = function_code_idx + 1; i < command_size; i++){
 8000866:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000868:	3301      	adds	r3, #1
 800086a:	64bb      	str	r3, [r7, #72]	; 0x48
 800086c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800086e:	4b0e      	ldr	r3, [pc, #56]	; (80008a8 <parse_command+0x158>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	429a      	cmp	r2, r3
 8000874:	d3a1      	bcc.n	80007ba <parse_command+0x6a>
        }
    }

    if(!close_bracket) return 0;
 8000876:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800087a:	f083 0301 	eor.w	r3, r3, #1
 800087e:	b2db      	uxtb	r3, r3
 8000880:	2b00      	cmp	r3, #0
 8000882:	d001      	beq.n	8000888 <parse_command+0x138>
 8000884:	2300      	movs	r3, #0
 8000886:	e008      	b.n	800089a <parse_command+0x14a>

    return callback(function_code, args, arg_idx + 1);
 8000888:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800088a:	1c5a      	adds	r2, r3, #1
 800088c:	1d39      	adds	r1, r7, #4
 800088e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000892:	4618      	mov	r0, r3
 8000894:	f000 f80a 	bl	80008ac <callback>
 8000898:	4603      	mov	r3, r0

}
 800089a:	4618      	mov	r0, r3
 800089c:	3760      	adds	r7, #96	; 0x60
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	bf00      	nop
 80008a4:	20000068 	.word	0x20000068
 80008a8:	200000a8 	.word	0x200000a8

080008ac <callback>:



int callback(char* function_code, char args[MAX_NUM_ARGS][ARG_MAX_LENGHT], int num_args)
{
 80008ac:	b5b0      	push	{r4, r5, r7, lr}
 80008ae:	b08c      	sub	sp, #48	; 0x30
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	60f8      	str	r0, [r7, #12]
 80008b4:	60b9      	str	r1, [r7, #8]
 80008b6:	607a      	str	r2, [r7, #4]
    command_typedef command;
    bool is_command_found = 0;
 80008b8:	2300      	movs	r3, #0
 80008ba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    for(int i = 0; i < command_list_size; i++){
 80008be:	2300      	movs	r3, #0
 80008c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80008c2:	e027      	b.n	8000914 <callback+0x68>
        if(strcmp(function_code, command_list[i].function_code) == 0){
 80008c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80008c6:	4613      	mov	r3, r2
 80008c8:	009b      	lsls	r3, r3, #2
 80008ca:	4413      	add	r3, r2
 80008cc:	009b      	lsls	r3, r3, #2
 80008ce:	4a21      	ldr	r2, [pc, #132]	; (8000954 <callback+0xa8>)
 80008d0:	4413      	add	r3, r2
 80008d2:	4619      	mov	r1, r3
 80008d4:	68f8      	ldr	r0, [r7, #12]
 80008d6:	f7ff fc9f 	bl	8000218 <strcmp>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d116      	bne.n	800090e <callback+0x62>
            command = command_list[i];
 80008e0:	491c      	ldr	r1, [pc, #112]	; (8000954 <callback+0xa8>)
 80008e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80008e4:	4613      	mov	r3, r2
 80008e6:	009b      	lsls	r3, r3, #2
 80008e8:	4413      	add	r3, r2
 80008ea:	009b      	lsls	r3, r3, #2
 80008ec:	440b      	add	r3, r1
 80008ee:	f107 0414 	add.w	r4, r7, #20
 80008f2:	461d      	mov	r5, r3
 80008f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008f8:	682b      	ldr	r3, [r5, #0]
 80008fa:	6023      	str	r3, [r4, #0]
            if(num_args != command.num_args){
 80008fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008fe:	687a      	ldr	r2, [r7, #4]
 8000900:	429a      	cmp	r2, r3
 8000902:	d001      	beq.n	8000908 <callback+0x5c>
                return 0;
 8000904:	2300      	movs	r3, #0
 8000906:	e020      	b.n	800094a <callback+0x9e>
            }
            is_command_found = 1;
 8000908:	2301      	movs	r3, #1
 800090a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    for(int i = 0; i < command_list_size; i++){
 800090e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000910:	3301      	adds	r3, #1
 8000912:	62bb      	str	r3, [r7, #40]	; 0x28
 8000914:	4b10      	ldr	r3, [pc, #64]	; (8000958 <callback+0xac>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800091a:	429a      	cmp	r2, r3
 800091c:	dbd2      	blt.n	80008c4 <callback+0x18>
        }
    }
    if(!is_command_found) return 0;
 800091e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000922:	f083 0301 	eor.w	r3, r3, #1
 8000926:	b2db      	uxtb	r3, r3
 8000928:	2b00      	cmp	r3, #0
 800092a:	d001      	beq.n	8000930 <callback+0x84>
 800092c:	2300      	movs	r3, #0
 800092e:	e00c      	b.n	800094a <callback+0x9e>


    if(strcmp(function_code, "komenda") == 0){
 8000930:	490a      	ldr	r1, [pc, #40]	; (800095c <callback+0xb0>)
 8000932:	68f8      	ldr	r0, [r7, #12]
 8000934:	f7ff fc70 	bl	8000218 <strcmp>

        // do something
    }


    if(strcmp(function_code, "komenda1") == 0){
 8000938:	4909      	ldr	r1, [pc, #36]	; (8000960 <callback+0xb4>)
 800093a:	68f8      	ldr	r0, [r7, #12]
 800093c:	f7ff fc6c 	bl	8000218 <strcmp>

        // do something
    }


    if(strcmp(function_code, "set_speed") == 0){
 8000940:	4908      	ldr	r1, [pc, #32]	; (8000964 <callback+0xb8>)
 8000942:	68f8      	ldr	r0, [r7, #12]
 8000944:	f7ff fc68 	bl	8000218 <strcmp>

        // do something
    }

    return 1;
 8000948:	2301      	movs	r3, #1
}
 800094a:	4618      	mov	r0, r3
 800094c:	3730      	adds	r7, #48	; 0x30
 800094e:	46bd      	mov	sp, r7
 8000950:	bdb0      	pop	{r4, r5, r7, pc}
 8000952:	bf00      	nop
 8000954:	20000004 	.word	0x20000004
 8000958:	20000040 	.word	0x20000040
 800095c:	08002ff4 	.word	0x08002ff4
 8000960:	08002ffc 	.word	0x08002ffc
 8000964:	08003008 	.word	0x08003008

08000968 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800096c:	4b22      	ldr	r3, [pc, #136]	; (80009f8 <MX_USART1_UART_Init+0x90>)
 800096e:	4a23      	ldr	r2, [pc, #140]	; (80009fc <MX_USART1_UART_Init+0x94>)
 8000970:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000972:	4b21      	ldr	r3, [pc, #132]	; (80009f8 <MX_USART1_UART_Init+0x90>)
 8000974:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000978:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800097a:	4b1f      	ldr	r3, [pc, #124]	; (80009f8 <MX_USART1_UART_Init+0x90>)
 800097c:	2200      	movs	r2, #0
 800097e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000980:	4b1d      	ldr	r3, [pc, #116]	; (80009f8 <MX_USART1_UART_Init+0x90>)
 8000982:	2200      	movs	r2, #0
 8000984:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000986:	4b1c      	ldr	r3, [pc, #112]	; (80009f8 <MX_USART1_UART_Init+0x90>)
 8000988:	2200      	movs	r2, #0
 800098a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800098c:	4b1a      	ldr	r3, [pc, #104]	; (80009f8 <MX_USART1_UART_Init+0x90>)
 800098e:	220c      	movs	r2, #12
 8000990:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000992:	4b19      	ldr	r3, [pc, #100]	; (80009f8 <MX_USART1_UART_Init+0x90>)
 8000994:	2200      	movs	r2, #0
 8000996:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000998:	4b17      	ldr	r3, [pc, #92]	; (80009f8 <MX_USART1_UART_Init+0x90>)
 800099a:	2200      	movs	r2, #0
 800099c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800099e:	4b16      	ldr	r3, [pc, #88]	; (80009f8 <MX_USART1_UART_Init+0x90>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009a4:	4b14      	ldr	r3, [pc, #80]	; (80009f8 <MX_USART1_UART_Init+0x90>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009aa:	4b13      	ldr	r3, [pc, #76]	; (80009f8 <MX_USART1_UART_Init+0x90>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009b0:	4811      	ldr	r0, [pc, #68]	; (80009f8 <MX_USART1_UART_Init+0x90>)
 80009b2:	f001 fb9d 	bl	80020f0 <HAL_UART_Init>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d001      	beq.n	80009c0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80009bc:	f7ff fe34 	bl	8000628 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009c0:	2100      	movs	r1, #0
 80009c2:	480d      	ldr	r0, [pc, #52]	; (80009f8 <MX_USART1_UART_Init+0x90>)
 80009c4:	f002 fa00 	bl	8002dc8 <HAL_UARTEx_SetTxFifoThreshold>
 80009c8:	4603      	mov	r3, r0
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d001      	beq.n	80009d2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80009ce:	f7ff fe2b 	bl	8000628 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009d2:	2100      	movs	r1, #0
 80009d4:	4808      	ldr	r0, [pc, #32]	; (80009f8 <MX_USART1_UART_Init+0x90>)
 80009d6:	f002 fa35 	bl	8002e44 <HAL_UARTEx_SetRxFifoThreshold>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d001      	beq.n	80009e4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80009e0:	f7ff fe22 	bl	8000628 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80009e4:	4804      	ldr	r0, [pc, #16]	; (80009f8 <MX_USART1_UART_Init+0x90>)
 80009e6:	f002 f9b6 	bl	8002d56 <HAL_UARTEx_DisableFifoMode>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d001      	beq.n	80009f4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80009f0:	f7ff fe1a 	bl	8000628 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009f4:	bf00      	nop
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	200000ac 	.word	0x200000ac
 80009fc:	40013800 	.word	0x40013800

08000a00 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b09e      	sub	sp, #120	; 0x78
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a08:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	601a      	str	r2, [r3, #0]
 8000a10:	605a      	str	r2, [r3, #4]
 8000a12:	609a      	str	r2, [r3, #8]
 8000a14:	60da      	str	r2, [r3, #12]
 8000a16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a18:	f107 0310 	add.w	r3, r7, #16
 8000a1c:	2254      	movs	r2, #84	; 0x54
 8000a1e:	2100      	movs	r1, #0
 8000a20:	4618      	mov	r0, r3
 8000a22:	f002 fa9b 	bl	8002f5c <memset>
  if(uartHandle->Instance==USART1)
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	4a1e      	ldr	r2, [pc, #120]	; (8000aa4 <HAL_UART_MspInit+0xa4>)
 8000a2c:	4293      	cmp	r3, r2
 8000a2e:	d135      	bne.n	8000a9c <HAL_UART_MspInit+0x9c>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000a30:	2301      	movs	r3, #1
 8000a32:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000a34:	2300      	movs	r3, #0
 8000a36:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a38:	f107 0310 	add.w	r3, r7, #16
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	f001 f909 	bl	8001c54 <HAL_RCCEx_PeriphCLKConfig>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000a48:	f7ff fdee 	bl	8000628 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a4c:	4b16      	ldr	r3, [pc, #88]	; (8000aa8 <HAL_UART_MspInit+0xa8>)
 8000a4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a50:	4a15      	ldr	r2, [pc, #84]	; (8000aa8 <HAL_UART_MspInit+0xa8>)
 8000a52:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a56:	6613      	str	r3, [r2, #96]	; 0x60
 8000a58:	4b13      	ldr	r3, [pc, #76]	; (8000aa8 <HAL_UART_MspInit+0xa8>)
 8000a5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a5c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a60:	60fb      	str	r3, [r7, #12]
 8000a62:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a64:	4b10      	ldr	r3, [pc, #64]	; (8000aa8 <HAL_UART_MspInit+0xa8>)
 8000a66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a68:	4a0f      	ldr	r2, [pc, #60]	; (8000aa8 <HAL_UART_MspInit+0xa8>)
 8000a6a:	f043 0304 	orr.w	r3, r3, #4
 8000a6e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a70:	4b0d      	ldr	r3, [pc, #52]	; (8000aa8 <HAL_UART_MspInit+0xa8>)
 8000a72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a74:	f003 0304 	and.w	r3, r3, #4
 8000a78:	60bb      	str	r3, [r7, #8]
 8000a7a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000a7c:	2330      	movs	r3, #48	; 0x30
 8000a7e:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a80:	2302      	movs	r3, #2
 8000a82:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a84:	2300      	movs	r3, #0
 8000a86:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000a8c:	2307      	movs	r3, #7
 8000a8e:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a90:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000a94:	4619      	mov	r1, r3
 8000a96:	4805      	ldr	r0, [pc, #20]	; (8000aac <HAL_UART_MspInit+0xac>)
 8000a98:	f000 f988 	bl	8000dac <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000a9c:	bf00      	nop
 8000a9e:	3778      	adds	r7, #120	; 0x78
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	40013800 	.word	0x40013800
 8000aa8:	40021000 	.word	0x40021000
 8000aac:	48000800 	.word	0x48000800

08000ab0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ab0:	480d      	ldr	r0, [pc, #52]	; (8000ae8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ab2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ab4:	f7ff fe0c 	bl	80006d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ab8:	480c      	ldr	r0, [pc, #48]	; (8000aec <LoopForever+0x6>)
  ldr r1, =_edata
 8000aba:	490d      	ldr	r1, [pc, #52]	; (8000af0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000abc:	4a0d      	ldr	r2, [pc, #52]	; (8000af4 <LoopForever+0xe>)
  movs r3, #0
 8000abe:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000ac0:	e002      	b.n	8000ac8 <LoopCopyDataInit>

08000ac2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ac2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ac4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ac6:	3304      	adds	r3, #4

08000ac8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ac8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000aca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000acc:	d3f9      	bcc.n	8000ac2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ace:	4a0a      	ldr	r2, [pc, #40]	; (8000af8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ad0:	4c0a      	ldr	r4, [pc, #40]	; (8000afc <LoopForever+0x16>)
  movs r3, #0
 8000ad2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ad4:	e001      	b.n	8000ada <LoopFillZerobss>

08000ad6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ad6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ad8:	3204      	adds	r2, #4

08000ada <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ada:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000adc:	d3fb      	bcc.n	8000ad6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ade:	f002 fa59 	bl	8002f94 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000ae2:	f7ff fd39 	bl	8000558 <main>

08000ae6 <LoopForever>:

LoopForever:
    b LoopForever
 8000ae6:	e7fe      	b.n	8000ae6 <LoopForever>
  ldr   r0, =_estack
 8000ae8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000aec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000af0:	2000004c 	.word	0x2000004c
  ldr r2, =_sidata
 8000af4:	08003064 	.word	0x08003064
  ldr r2, =_sbss
 8000af8:	2000004c 	.word	0x2000004c
  ldr r4, =_ebss
 8000afc:	20000144 	.word	0x20000144

08000b00 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b00:	e7fe      	b.n	8000b00 <ADC1_2_IRQHandler>

08000b02 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b02:	b580      	push	{r7, lr}
 8000b04:	b082      	sub	sp, #8
 8000b06:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b0c:	2003      	movs	r0, #3
 8000b0e:	f000 f91b 	bl	8000d48 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b12:	200f      	movs	r0, #15
 8000b14:	f000 f80e 	bl	8000b34 <HAL_InitTick>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d002      	beq.n	8000b24 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000b1e:	2301      	movs	r3, #1
 8000b20:	71fb      	strb	r3, [r7, #7]
 8000b22:	e001      	b.n	8000b28 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b24:	f7ff fd86 	bl	8000634 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b28:	79fb      	ldrb	r3, [r7, #7]

}
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	3708      	adds	r7, #8
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
	...

08000b34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b084      	sub	sp, #16
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000b40:	4b16      	ldr	r3, [pc, #88]	; (8000b9c <HAL_InitTick+0x68>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d022      	beq.n	8000b8e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000b48:	4b15      	ldr	r3, [pc, #84]	; (8000ba0 <HAL_InitTick+0x6c>)
 8000b4a:	681a      	ldr	r2, [r3, #0]
 8000b4c:	4b13      	ldr	r3, [pc, #76]	; (8000b9c <HAL_InitTick+0x68>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000b54:	fbb1 f3f3 	udiv	r3, r1, r3
 8000b58:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f000 f918 	bl	8000d92 <HAL_SYSTICK_Config>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d10f      	bne.n	8000b88 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	2b0f      	cmp	r3, #15
 8000b6c:	d809      	bhi.n	8000b82 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b6e:	2200      	movs	r2, #0
 8000b70:	6879      	ldr	r1, [r7, #4]
 8000b72:	f04f 30ff 	mov.w	r0, #4294967295
 8000b76:	f000 f8f2 	bl	8000d5e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b7a:	4a0a      	ldr	r2, [pc, #40]	; (8000ba4 <HAL_InitTick+0x70>)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	6013      	str	r3, [r2, #0]
 8000b80:	e007      	b.n	8000b92 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000b82:	2301      	movs	r3, #1
 8000b84:	73fb      	strb	r3, [r7, #15]
 8000b86:	e004      	b.n	8000b92 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000b88:	2301      	movs	r3, #1
 8000b8a:	73fb      	strb	r3, [r7, #15]
 8000b8c:	e001      	b.n	8000b92 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000b8e:	2301      	movs	r3, #1
 8000b90:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000b92:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b94:	4618      	mov	r0, r3
 8000b96:	3710      	adds	r7, #16
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	20000048 	.word	0x20000048
 8000ba0:	20000000 	.word	0x20000000
 8000ba4:	20000044 	.word	0x20000044

08000ba8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bac:	4b05      	ldr	r3, [pc, #20]	; (8000bc4 <HAL_IncTick+0x1c>)
 8000bae:	681a      	ldr	r2, [r3, #0]
 8000bb0:	4b05      	ldr	r3, [pc, #20]	; (8000bc8 <HAL_IncTick+0x20>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	4413      	add	r3, r2
 8000bb6:	4a03      	ldr	r2, [pc, #12]	; (8000bc4 <HAL_IncTick+0x1c>)
 8000bb8:	6013      	str	r3, [r2, #0]
}
 8000bba:	bf00      	nop
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc2:	4770      	bx	lr
 8000bc4:	20000140 	.word	0x20000140
 8000bc8:	20000048 	.word	0x20000048

08000bcc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  return uwTick;
 8000bd0:	4b03      	ldr	r3, [pc, #12]	; (8000be0 <HAL_GetTick+0x14>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
}
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop
 8000be0:	20000140 	.word	0x20000140

08000be4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000be4:	b480      	push	{r7}
 8000be6:	b085      	sub	sp, #20
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	f003 0307 	and.w	r3, r3, #7
 8000bf2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bf4:	4b0c      	ldr	r3, [pc, #48]	; (8000c28 <__NVIC_SetPriorityGrouping+0x44>)
 8000bf6:	68db      	ldr	r3, [r3, #12]
 8000bf8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bfa:	68ba      	ldr	r2, [r7, #8]
 8000bfc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c00:	4013      	ands	r3, r2
 8000c02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c08:	68bb      	ldr	r3, [r7, #8]
 8000c0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c0c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c16:	4a04      	ldr	r2, [pc, #16]	; (8000c28 <__NVIC_SetPriorityGrouping+0x44>)
 8000c18:	68bb      	ldr	r3, [r7, #8]
 8000c1a:	60d3      	str	r3, [r2, #12]
}
 8000c1c:	bf00      	nop
 8000c1e:	3714      	adds	r7, #20
 8000c20:	46bd      	mov	sp, r7
 8000c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c26:	4770      	bx	lr
 8000c28:	e000ed00 	.word	0xe000ed00

08000c2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c30:	4b04      	ldr	r3, [pc, #16]	; (8000c44 <__NVIC_GetPriorityGrouping+0x18>)
 8000c32:	68db      	ldr	r3, [r3, #12]
 8000c34:	0a1b      	lsrs	r3, r3, #8
 8000c36:	f003 0307 	and.w	r3, r3, #7
}
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c42:	4770      	bx	lr
 8000c44:	e000ed00 	.word	0xe000ed00

08000c48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b083      	sub	sp, #12
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	4603      	mov	r3, r0
 8000c50:	6039      	str	r1, [r7, #0]
 8000c52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	db0a      	blt.n	8000c72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c5c:	683b      	ldr	r3, [r7, #0]
 8000c5e:	b2da      	uxtb	r2, r3
 8000c60:	490c      	ldr	r1, [pc, #48]	; (8000c94 <__NVIC_SetPriority+0x4c>)
 8000c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c66:	0112      	lsls	r2, r2, #4
 8000c68:	b2d2      	uxtb	r2, r2
 8000c6a:	440b      	add	r3, r1
 8000c6c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c70:	e00a      	b.n	8000c88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	b2da      	uxtb	r2, r3
 8000c76:	4908      	ldr	r1, [pc, #32]	; (8000c98 <__NVIC_SetPriority+0x50>)
 8000c78:	79fb      	ldrb	r3, [r7, #7]
 8000c7a:	f003 030f 	and.w	r3, r3, #15
 8000c7e:	3b04      	subs	r3, #4
 8000c80:	0112      	lsls	r2, r2, #4
 8000c82:	b2d2      	uxtb	r2, r2
 8000c84:	440b      	add	r3, r1
 8000c86:	761a      	strb	r2, [r3, #24]
}
 8000c88:	bf00      	nop
 8000c8a:	370c      	adds	r7, #12
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c92:	4770      	bx	lr
 8000c94:	e000e100 	.word	0xe000e100
 8000c98:	e000ed00 	.word	0xe000ed00

08000c9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b089      	sub	sp, #36	; 0x24
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	60f8      	str	r0, [r7, #12]
 8000ca4:	60b9      	str	r1, [r7, #8]
 8000ca6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	f003 0307 	and.w	r3, r3, #7
 8000cae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cb0:	69fb      	ldr	r3, [r7, #28]
 8000cb2:	f1c3 0307 	rsb	r3, r3, #7
 8000cb6:	2b04      	cmp	r3, #4
 8000cb8:	bf28      	it	cs
 8000cba:	2304      	movcs	r3, #4
 8000cbc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cbe:	69fb      	ldr	r3, [r7, #28]
 8000cc0:	3304      	adds	r3, #4
 8000cc2:	2b06      	cmp	r3, #6
 8000cc4:	d902      	bls.n	8000ccc <NVIC_EncodePriority+0x30>
 8000cc6:	69fb      	ldr	r3, [r7, #28]
 8000cc8:	3b03      	subs	r3, #3
 8000cca:	e000      	b.n	8000cce <NVIC_EncodePriority+0x32>
 8000ccc:	2300      	movs	r3, #0
 8000cce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cd0:	f04f 32ff 	mov.w	r2, #4294967295
 8000cd4:	69bb      	ldr	r3, [r7, #24]
 8000cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000cda:	43da      	mvns	r2, r3
 8000cdc:	68bb      	ldr	r3, [r7, #8]
 8000cde:	401a      	ands	r2, r3
 8000ce0:	697b      	ldr	r3, [r7, #20]
 8000ce2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ce4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ce8:	697b      	ldr	r3, [r7, #20]
 8000cea:	fa01 f303 	lsl.w	r3, r1, r3
 8000cee:	43d9      	mvns	r1, r3
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cf4:	4313      	orrs	r3, r2
         );
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	3724      	adds	r7, #36	; 0x24
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr
	...

08000d04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	3b01      	subs	r3, #1
 8000d10:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000d14:	d301      	bcc.n	8000d1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d16:	2301      	movs	r3, #1
 8000d18:	e00f      	b.n	8000d3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d1a:	4a0a      	ldr	r2, [pc, #40]	; (8000d44 <SysTick_Config+0x40>)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	3b01      	subs	r3, #1
 8000d20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d22:	210f      	movs	r1, #15
 8000d24:	f04f 30ff 	mov.w	r0, #4294967295
 8000d28:	f7ff ff8e 	bl	8000c48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d2c:	4b05      	ldr	r3, [pc, #20]	; (8000d44 <SysTick_Config+0x40>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d32:	4b04      	ldr	r3, [pc, #16]	; (8000d44 <SysTick_Config+0x40>)
 8000d34:	2207      	movs	r2, #7
 8000d36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d38:	2300      	movs	r3, #0
}
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	3708      	adds	r7, #8
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	e000e010 	.word	0xe000e010

08000d48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b082      	sub	sp, #8
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d50:	6878      	ldr	r0, [r7, #4]
 8000d52:	f7ff ff47 	bl	8000be4 <__NVIC_SetPriorityGrouping>
}
 8000d56:	bf00      	nop
 8000d58:	3708      	adds	r7, #8
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}

08000d5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d5e:	b580      	push	{r7, lr}
 8000d60:	b086      	sub	sp, #24
 8000d62:	af00      	add	r7, sp, #0
 8000d64:	4603      	mov	r3, r0
 8000d66:	60b9      	str	r1, [r7, #8]
 8000d68:	607a      	str	r2, [r7, #4]
 8000d6a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d6c:	f7ff ff5e 	bl	8000c2c <__NVIC_GetPriorityGrouping>
 8000d70:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d72:	687a      	ldr	r2, [r7, #4]
 8000d74:	68b9      	ldr	r1, [r7, #8]
 8000d76:	6978      	ldr	r0, [r7, #20]
 8000d78:	f7ff ff90 	bl	8000c9c <NVIC_EncodePriority>
 8000d7c:	4602      	mov	r2, r0
 8000d7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d82:	4611      	mov	r1, r2
 8000d84:	4618      	mov	r0, r3
 8000d86:	f7ff ff5f 	bl	8000c48 <__NVIC_SetPriority>
}
 8000d8a:	bf00      	nop
 8000d8c:	3718      	adds	r7, #24
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}

08000d92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d92:	b580      	push	{r7, lr}
 8000d94:	b082      	sub	sp, #8
 8000d96:	af00      	add	r7, sp, #0
 8000d98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d9a:	6878      	ldr	r0, [r7, #4]
 8000d9c:	f7ff ffb2 	bl	8000d04 <SysTick_Config>
 8000da0:	4603      	mov	r3, r0
}
 8000da2:	4618      	mov	r0, r3
 8000da4:	3708      	adds	r7, #8
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
	...

08000dac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b087      	sub	sp, #28
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
 8000db4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000db6:	2300      	movs	r3, #0
 8000db8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000dba:	e15a      	b.n	8001072 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000dbc:	683b      	ldr	r3, [r7, #0]
 8000dbe:	681a      	ldr	r2, [r3, #0]
 8000dc0:	2101      	movs	r1, #1
 8000dc2:	697b      	ldr	r3, [r7, #20]
 8000dc4:	fa01 f303 	lsl.w	r3, r1, r3
 8000dc8:	4013      	ands	r3, r2
 8000dca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	f000 814c 	beq.w	800106c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	f003 0303 	and.w	r3, r3, #3
 8000ddc:	2b01      	cmp	r3, #1
 8000dde:	d005      	beq.n	8000dec <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	685b      	ldr	r3, [r3, #4]
 8000de4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000de8:	2b02      	cmp	r3, #2
 8000dea:	d130      	bne.n	8000e4e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	689b      	ldr	r3, [r3, #8]
 8000df0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000df2:	697b      	ldr	r3, [r7, #20]
 8000df4:	005b      	lsls	r3, r3, #1
 8000df6:	2203      	movs	r2, #3
 8000df8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfc:	43db      	mvns	r3, r3
 8000dfe:	693a      	ldr	r2, [r7, #16]
 8000e00:	4013      	ands	r3, r2
 8000e02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	68da      	ldr	r2, [r3, #12]
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	005b      	lsls	r3, r3, #1
 8000e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e10:	693a      	ldr	r2, [r7, #16]
 8000e12:	4313      	orrs	r3, r2
 8000e14:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	693a      	ldr	r2, [r7, #16]
 8000e1a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e22:	2201      	movs	r2, #1
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2a:	43db      	mvns	r3, r3
 8000e2c:	693a      	ldr	r2, [r7, #16]
 8000e2e:	4013      	ands	r3, r2
 8000e30:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	685b      	ldr	r3, [r3, #4]
 8000e36:	091b      	lsrs	r3, r3, #4
 8000e38:	f003 0201 	and.w	r2, r3, #1
 8000e3c:	697b      	ldr	r3, [r7, #20]
 8000e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e42:	693a      	ldr	r2, [r7, #16]
 8000e44:	4313      	orrs	r3, r2
 8000e46:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	693a      	ldr	r2, [r7, #16]
 8000e4c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	685b      	ldr	r3, [r3, #4]
 8000e52:	f003 0303 	and.w	r3, r3, #3
 8000e56:	2b03      	cmp	r3, #3
 8000e58:	d017      	beq.n	8000e8a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	68db      	ldr	r3, [r3, #12]
 8000e5e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000e60:	697b      	ldr	r3, [r7, #20]
 8000e62:	005b      	lsls	r3, r3, #1
 8000e64:	2203      	movs	r2, #3
 8000e66:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6a:	43db      	mvns	r3, r3
 8000e6c:	693a      	ldr	r2, [r7, #16]
 8000e6e:	4013      	ands	r3, r2
 8000e70:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e72:	683b      	ldr	r3, [r7, #0]
 8000e74:	689a      	ldr	r2, [r3, #8]
 8000e76:	697b      	ldr	r3, [r7, #20]
 8000e78:	005b      	lsls	r3, r3, #1
 8000e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7e:	693a      	ldr	r2, [r7, #16]
 8000e80:	4313      	orrs	r3, r2
 8000e82:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	693a      	ldr	r2, [r7, #16]
 8000e88:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	685b      	ldr	r3, [r3, #4]
 8000e8e:	f003 0303 	and.w	r3, r3, #3
 8000e92:	2b02      	cmp	r3, #2
 8000e94:	d123      	bne.n	8000ede <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e96:	697b      	ldr	r3, [r7, #20]
 8000e98:	08da      	lsrs	r2, r3, #3
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	3208      	adds	r2, #8
 8000e9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ea2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	f003 0307 	and.w	r3, r3, #7
 8000eaa:	009b      	lsls	r3, r3, #2
 8000eac:	220f      	movs	r2, #15
 8000eae:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb2:	43db      	mvns	r3, r3
 8000eb4:	693a      	ldr	r2, [r7, #16]
 8000eb6:	4013      	ands	r3, r2
 8000eb8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	691a      	ldr	r2, [r3, #16]
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	f003 0307 	and.w	r3, r3, #7
 8000ec4:	009b      	lsls	r3, r3, #2
 8000ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eca:	693a      	ldr	r2, [r7, #16]
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000ed0:	697b      	ldr	r3, [r7, #20]
 8000ed2:	08da      	lsrs	r2, r3, #3
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	3208      	adds	r2, #8
 8000ed8:	6939      	ldr	r1, [r7, #16]
 8000eda:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000ee4:	697b      	ldr	r3, [r7, #20]
 8000ee6:	005b      	lsls	r3, r3, #1
 8000ee8:	2203      	movs	r2, #3
 8000eea:	fa02 f303 	lsl.w	r3, r2, r3
 8000eee:	43db      	mvns	r3, r3
 8000ef0:	693a      	ldr	r2, [r7, #16]
 8000ef2:	4013      	ands	r3, r2
 8000ef4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	f003 0203 	and.w	r2, r3, #3
 8000efe:	697b      	ldr	r3, [r7, #20]
 8000f00:	005b      	lsls	r3, r3, #1
 8000f02:	fa02 f303 	lsl.w	r3, r2, r3
 8000f06:	693a      	ldr	r2, [r7, #16]
 8000f08:	4313      	orrs	r3, r2
 8000f0a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	693a      	ldr	r2, [r7, #16]
 8000f10:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	685b      	ldr	r3, [r3, #4]
 8000f16:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	f000 80a6 	beq.w	800106c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f20:	4b5b      	ldr	r3, [pc, #364]	; (8001090 <HAL_GPIO_Init+0x2e4>)
 8000f22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f24:	4a5a      	ldr	r2, [pc, #360]	; (8001090 <HAL_GPIO_Init+0x2e4>)
 8000f26:	f043 0301 	orr.w	r3, r3, #1
 8000f2a:	6613      	str	r3, [r2, #96]	; 0x60
 8000f2c:	4b58      	ldr	r3, [pc, #352]	; (8001090 <HAL_GPIO_Init+0x2e4>)
 8000f2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f30:	f003 0301 	and.w	r3, r3, #1
 8000f34:	60bb      	str	r3, [r7, #8]
 8000f36:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f38:	4a56      	ldr	r2, [pc, #344]	; (8001094 <HAL_GPIO_Init+0x2e8>)
 8000f3a:	697b      	ldr	r3, [r7, #20]
 8000f3c:	089b      	lsrs	r3, r3, #2
 8000f3e:	3302      	adds	r3, #2
 8000f40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f44:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	f003 0303 	and.w	r3, r3, #3
 8000f4c:	009b      	lsls	r3, r3, #2
 8000f4e:	220f      	movs	r2, #15
 8000f50:	fa02 f303 	lsl.w	r3, r2, r3
 8000f54:	43db      	mvns	r3, r3
 8000f56:	693a      	ldr	r2, [r7, #16]
 8000f58:	4013      	ands	r3, r2
 8000f5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000f62:	d01f      	beq.n	8000fa4 <HAL_GPIO_Init+0x1f8>
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	4a4c      	ldr	r2, [pc, #304]	; (8001098 <HAL_GPIO_Init+0x2ec>)
 8000f68:	4293      	cmp	r3, r2
 8000f6a:	d019      	beq.n	8000fa0 <HAL_GPIO_Init+0x1f4>
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	4a4b      	ldr	r2, [pc, #300]	; (800109c <HAL_GPIO_Init+0x2f0>)
 8000f70:	4293      	cmp	r3, r2
 8000f72:	d013      	beq.n	8000f9c <HAL_GPIO_Init+0x1f0>
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	4a4a      	ldr	r2, [pc, #296]	; (80010a0 <HAL_GPIO_Init+0x2f4>)
 8000f78:	4293      	cmp	r3, r2
 8000f7a:	d00d      	beq.n	8000f98 <HAL_GPIO_Init+0x1ec>
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	4a49      	ldr	r2, [pc, #292]	; (80010a4 <HAL_GPIO_Init+0x2f8>)
 8000f80:	4293      	cmp	r3, r2
 8000f82:	d007      	beq.n	8000f94 <HAL_GPIO_Init+0x1e8>
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	4a48      	ldr	r2, [pc, #288]	; (80010a8 <HAL_GPIO_Init+0x2fc>)
 8000f88:	4293      	cmp	r3, r2
 8000f8a:	d101      	bne.n	8000f90 <HAL_GPIO_Init+0x1e4>
 8000f8c:	2305      	movs	r3, #5
 8000f8e:	e00a      	b.n	8000fa6 <HAL_GPIO_Init+0x1fa>
 8000f90:	2306      	movs	r3, #6
 8000f92:	e008      	b.n	8000fa6 <HAL_GPIO_Init+0x1fa>
 8000f94:	2304      	movs	r3, #4
 8000f96:	e006      	b.n	8000fa6 <HAL_GPIO_Init+0x1fa>
 8000f98:	2303      	movs	r3, #3
 8000f9a:	e004      	b.n	8000fa6 <HAL_GPIO_Init+0x1fa>
 8000f9c:	2302      	movs	r3, #2
 8000f9e:	e002      	b.n	8000fa6 <HAL_GPIO_Init+0x1fa>
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	e000      	b.n	8000fa6 <HAL_GPIO_Init+0x1fa>
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	697a      	ldr	r2, [r7, #20]
 8000fa8:	f002 0203 	and.w	r2, r2, #3
 8000fac:	0092      	lsls	r2, r2, #2
 8000fae:	4093      	lsls	r3, r2
 8000fb0:	693a      	ldr	r2, [r7, #16]
 8000fb2:	4313      	orrs	r3, r2
 8000fb4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000fb6:	4937      	ldr	r1, [pc, #220]	; (8001094 <HAL_GPIO_Init+0x2e8>)
 8000fb8:	697b      	ldr	r3, [r7, #20]
 8000fba:	089b      	lsrs	r3, r3, #2
 8000fbc:	3302      	adds	r3, #2
 8000fbe:	693a      	ldr	r2, [r7, #16]
 8000fc0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000fc4:	4b39      	ldr	r3, [pc, #228]	; (80010ac <HAL_GPIO_Init+0x300>)
 8000fc6:	689b      	ldr	r3, [r3, #8]
 8000fc8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	43db      	mvns	r3, r3
 8000fce:	693a      	ldr	r2, [r7, #16]
 8000fd0:	4013      	ands	r3, r2
 8000fd2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d003      	beq.n	8000fe8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8000fe0:	693a      	ldr	r2, [r7, #16]
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	4313      	orrs	r3, r2
 8000fe6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000fe8:	4a30      	ldr	r2, [pc, #192]	; (80010ac <HAL_GPIO_Init+0x300>)
 8000fea:	693b      	ldr	r3, [r7, #16]
 8000fec:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000fee:	4b2f      	ldr	r3, [pc, #188]	; (80010ac <HAL_GPIO_Init+0x300>)
 8000ff0:	68db      	ldr	r3, [r3, #12]
 8000ff2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	43db      	mvns	r3, r3
 8000ff8:	693a      	ldr	r2, [r7, #16]
 8000ffa:	4013      	ands	r3, r2
 8000ffc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001006:	2b00      	cmp	r3, #0
 8001008:	d003      	beq.n	8001012 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800100a:	693a      	ldr	r2, [r7, #16]
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	4313      	orrs	r3, r2
 8001010:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001012:	4a26      	ldr	r2, [pc, #152]	; (80010ac <HAL_GPIO_Init+0x300>)
 8001014:	693b      	ldr	r3, [r7, #16]
 8001016:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001018:	4b24      	ldr	r3, [pc, #144]	; (80010ac <HAL_GPIO_Init+0x300>)
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	43db      	mvns	r3, r3
 8001022:	693a      	ldr	r2, [r7, #16]
 8001024:	4013      	ands	r3, r2
 8001026:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001030:	2b00      	cmp	r3, #0
 8001032:	d003      	beq.n	800103c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001034:	693a      	ldr	r2, [r7, #16]
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	4313      	orrs	r3, r2
 800103a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800103c:	4a1b      	ldr	r2, [pc, #108]	; (80010ac <HAL_GPIO_Init+0x300>)
 800103e:	693b      	ldr	r3, [r7, #16]
 8001040:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001042:	4b1a      	ldr	r3, [pc, #104]	; (80010ac <HAL_GPIO_Init+0x300>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	43db      	mvns	r3, r3
 800104c:	693a      	ldr	r2, [r7, #16]
 800104e:	4013      	ands	r3, r2
 8001050:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	685b      	ldr	r3, [r3, #4]
 8001056:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800105a:	2b00      	cmp	r3, #0
 800105c:	d003      	beq.n	8001066 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800105e:	693a      	ldr	r2, [r7, #16]
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	4313      	orrs	r3, r2
 8001064:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001066:	4a11      	ldr	r2, [pc, #68]	; (80010ac <HAL_GPIO_Init+0x300>)
 8001068:	693b      	ldr	r3, [r7, #16]
 800106a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	3301      	adds	r3, #1
 8001070:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	697b      	ldr	r3, [r7, #20]
 8001078:	fa22 f303 	lsr.w	r3, r2, r3
 800107c:	2b00      	cmp	r3, #0
 800107e:	f47f ae9d 	bne.w	8000dbc <HAL_GPIO_Init+0x10>
  }
}
 8001082:	bf00      	nop
 8001084:	bf00      	nop
 8001086:	371c      	adds	r7, #28
 8001088:	46bd      	mov	sp, r7
 800108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108e:	4770      	bx	lr
 8001090:	40021000 	.word	0x40021000
 8001094:	40010000 	.word	0x40010000
 8001098:	48000400 	.word	0x48000400
 800109c:	48000800 	.word	0x48000800
 80010a0:	48000c00 	.word	0x48000c00
 80010a4:	48001000 	.word	0x48001000
 80010a8:	48001400 	.word	0x48001400
 80010ac:	40010400 	.word	0x40010400

080010b0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b085      	sub	sp, #20
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d141      	bne.n	8001142 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80010be:	4b4b      	ldr	r3, [pc, #300]	; (80011ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80010c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80010ca:	d131      	bne.n	8001130 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80010cc:	4b47      	ldr	r3, [pc, #284]	; (80011ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80010d2:	4a46      	ldr	r2, [pc, #280]	; (80011ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80010d8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80010dc:	4b43      	ldr	r3, [pc, #268]	; (80011ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80010e4:	4a41      	ldr	r2, [pc, #260]	; (80011ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80010ea:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80010ec:	4b40      	ldr	r3, [pc, #256]	; (80011f0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	2232      	movs	r2, #50	; 0x32
 80010f2:	fb02 f303 	mul.w	r3, r2, r3
 80010f6:	4a3f      	ldr	r2, [pc, #252]	; (80011f4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80010f8:	fba2 2303 	umull	r2, r3, r2, r3
 80010fc:	0c9b      	lsrs	r3, r3, #18
 80010fe:	3301      	adds	r3, #1
 8001100:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001102:	e002      	b.n	800110a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	3b01      	subs	r3, #1
 8001108:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800110a:	4b38      	ldr	r3, [pc, #224]	; (80011ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800110c:	695b      	ldr	r3, [r3, #20]
 800110e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001112:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001116:	d102      	bne.n	800111e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d1f2      	bne.n	8001104 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800111e:	4b33      	ldr	r3, [pc, #204]	; (80011ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001120:	695b      	ldr	r3, [r3, #20]
 8001122:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001126:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800112a:	d158      	bne.n	80011de <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800112c:	2303      	movs	r3, #3
 800112e:	e057      	b.n	80011e0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001130:	4b2e      	ldr	r3, [pc, #184]	; (80011ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001132:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001136:	4a2d      	ldr	r2, [pc, #180]	; (80011ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001138:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800113c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001140:	e04d      	b.n	80011de <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001148:	d141      	bne.n	80011ce <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800114a:	4b28      	ldr	r3, [pc, #160]	; (80011ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001152:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001156:	d131      	bne.n	80011bc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001158:	4b24      	ldr	r3, [pc, #144]	; (80011ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800115a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800115e:	4a23      	ldr	r2, [pc, #140]	; (80011ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001160:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001164:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001168:	4b20      	ldr	r3, [pc, #128]	; (80011ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001170:	4a1e      	ldr	r2, [pc, #120]	; (80011ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001172:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001176:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001178:	4b1d      	ldr	r3, [pc, #116]	; (80011f0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	2232      	movs	r2, #50	; 0x32
 800117e:	fb02 f303 	mul.w	r3, r2, r3
 8001182:	4a1c      	ldr	r2, [pc, #112]	; (80011f4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001184:	fba2 2303 	umull	r2, r3, r2, r3
 8001188:	0c9b      	lsrs	r3, r3, #18
 800118a:	3301      	adds	r3, #1
 800118c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800118e:	e002      	b.n	8001196 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	3b01      	subs	r3, #1
 8001194:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001196:	4b15      	ldr	r3, [pc, #84]	; (80011ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001198:	695b      	ldr	r3, [r3, #20]
 800119a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800119e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80011a2:	d102      	bne.n	80011aa <HAL_PWREx_ControlVoltageScaling+0xfa>
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d1f2      	bne.n	8001190 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80011aa:	4b10      	ldr	r3, [pc, #64]	; (80011ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011ac:	695b      	ldr	r3, [r3, #20]
 80011ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80011b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80011b6:	d112      	bne.n	80011de <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80011b8:	2303      	movs	r3, #3
 80011ba:	e011      	b.n	80011e0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80011bc:	4b0b      	ldr	r3, [pc, #44]	; (80011ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80011c2:	4a0a      	ldr	r2, [pc, #40]	; (80011ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011c8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80011cc:	e007      	b.n	80011de <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80011ce:	4b07      	ldr	r3, [pc, #28]	; (80011ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80011d6:	4a05      	ldr	r2, [pc, #20]	; (80011ec <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011d8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80011dc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80011de:	2300      	movs	r3, #0
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	3714      	adds	r7, #20
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr
 80011ec:	40007000 	.word	0x40007000
 80011f0:	20000000 	.word	0x20000000
 80011f4:	431bde83 	.word	0x431bde83

080011f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b088      	sub	sp, #32
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d101      	bne.n	800120a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001206:	2301      	movs	r3, #1
 8001208:	e2fe      	b.n	8001808 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f003 0301 	and.w	r3, r3, #1
 8001212:	2b00      	cmp	r3, #0
 8001214:	d075      	beq.n	8001302 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001216:	4b97      	ldr	r3, [pc, #604]	; (8001474 <HAL_RCC_OscConfig+0x27c>)
 8001218:	689b      	ldr	r3, [r3, #8]
 800121a:	f003 030c 	and.w	r3, r3, #12
 800121e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001220:	4b94      	ldr	r3, [pc, #592]	; (8001474 <HAL_RCC_OscConfig+0x27c>)
 8001222:	68db      	ldr	r3, [r3, #12]
 8001224:	f003 0303 	and.w	r3, r3, #3
 8001228:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800122a:	69bb      	ldr	r3, [r7, #24]
 800122c:	2b0c      	cmp	r3, #12
 800122e:	d102      	bne.n	8001236 <HAL_RCC_OscConfig+0x3e>
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	2b03      	cmp	r3, #3
 8001234:	d002      	beq.n	800123c <HAL_RCC_OscConfig+0x44>
 8001236:	69bb      	ldr	r3, [r7, #24]
 8001238:	2b08      	cmp	r3, #8
 800123a:	d10b      	bne.n	8001254 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800123c:	4b8d      	ldr	r3, [pc, #564]	; (8001474 <HAL_RCC_OscConfig+0x27c>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001244:	2b00      	cmp	r3, #0
 8001246:	d05b      	beq.n	8001300 <HAL_RCC_OscConfig+0x108>
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d157      	bne.n	8001300 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001250:	2301      	movs	r3, #1
 8001252:	e2d9      	b.n	8001808 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800125c:	d106      	bne.n	800126c <HAL_RCC_OscConfig+0x74>
 800125e:	4b85      	ldr	r3, [pc, #532]	; (8001474 <HAL_RCC_OscConfig+0x27c>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	4a84      	ldr	r2, [pc, #528]	; (8001474 <HAL_RCC_OscConfig+0x27c>)
 8001264:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001268:	6013      	str	r3, [r2, #0]
 800126a:	e01d      	b.n	80012a8 <HAL_RCC_OscConfig+0xb0>
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001274:	d10c      	bne.n	8001290 <HAL_RCC_OscConfig+0x98>
 8001276:	4b7f      	ldr	r3, [pc, #508]	; (8001474 <HAL_RCC_OscConfig+0x27c>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4a7e      	ldr	r2, [pc, #504]	; (8001474 <HAL_RCC_OscConfig+0x27c>)
 800127c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001280:	6013      	str	r3, [r2, #0]
 8001282:	4b7c      	ldr	r3, [pc, #496]	; (8001474 <HAL_RCC_OscConfig+0x27c>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4a7b      	ldr	r2, [pc, #492]	; (8001474 <HAL_RCC_OscConfig+0x27c>)
 8001288:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800128c:	6013      	str	r3, [r2, #0]
 800128e:	e00b      	b.n	80012a8 <HAL_RCC_OscConfig+0xb0>
 8001290:	4b78      	ldr	r3, [pc, #480]	; (8001474 <HAL_RCC_OscConfig+0x27c>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4a77      	ldr	r2, [pc, #476]	; (8001474 <HAL_RCC_OscConfig+0x27c>)
 8001296:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800129a:	6013      	str	r3, [r2, #0]
 800129c:	4b75      	ldr	r3, [pc, #468]	; (8001474 <HAL_RCC_OscConfig+0x27c>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a74      	ldr	r2, [pc, #464]	; (8001474 <HAL_RCC_OscConfig+0x27c>)
 80012a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d013      	beq.n	80012d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012b0:	f7ff fc8c 	bl	8000bcc <HAL_GetTick>
 80012b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80012b6:	e008      	b.n	80012ca <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012b8:	f7ff fc88 	bl	8000bcc <HAL_GetTick>
 80012bc:	4602      	mov	r2, r0
 80012be:	693b      	ldr	r3, [r7, #16]
 80012c0:	1ad3      	subs	r3, r2, r3
 80012c2:	2b64      	cmp	r3, #100	; 0x64
 80012c4:	d901      	bls.n	80012ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80012c6:	2303      	movs	r3, #3
 80012c8:	e29e      	b.n	8001808 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80012ca:	4b6a      	ldr	r3, [pc, #424]	; (8001474 <HAL_RCC_OscConfig+0x27c>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d0f0      	beq.n	80012b8 <HAL_RCC_OscConfig+0xc0>
 80012d6:	e014      	b.n	8001302 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012d8:	f7ff fc78 	bl	8000bcc <HAL_GetTick>
 80012dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80012de:	e008      	b.n	80012f2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012e0:	f7ff fc74 	bl	8000bcc <HAL_GetTick>
 80012e4:	4602      	mov	r2, r0
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	1ad3      	subs	r3, r2, r3
 80012ea:	2b64      	cmp	r3, #100	; 0x64
 80012ec:	d901      	bls.n	80012f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80012ee:	2303      	movs	r3, #3
 80012f0:	e28a      	b.n	8001808 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80012f2:	4b60      	ldr	r3, [pc, #384]	; (8001474 <HAL_RCC_OscConfig+0x27c>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d1f0      	bne.n	80012e0 <HAL_RCC_OscConfig+0xe8>
 80012fe:	e000      	b.n	8001302 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001300:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f003 0302 	and.w	r3, r3, #2
 800130a:	2b00      	cmp	r3, #0
 800130c:	d075      	beq.n	80013fa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800130e:	4b59      	ldr	r3, [pc, #356]	; (8001474 <HAL_RCC_OscConfig+0x27c>)
 8001310:	689b      	ldr	r3, [r3, #8]
 8001312:	f003 030c 	and.w	r3, r3, #12
 8001316:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001318:	4b56      	ldr	r3, [pc, #344]	; (8001474 <HAL_RCC_OscConfig+0x27c>)
 800131a:	68db      	ldr	r3, [r3, #12]
 800131c:	f003 0303 	and.w	r3, r3, #3
 8001320:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001322:	69bb      	ldr	r3, [r7, #24]
 8001324:	2b0c      	cmp	r3, #12
 8001326:	d102      	bne.n	800132e <HAL_RCC_OscConfig+0x136>
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	2b02      	cmp	r3, #2
 800132c:	d002      	beq.n	8001334 <HAL_RCC_OscConfig+0x13c>
 800132e:	69bb      	ldr	r3, [r7, #24]
 8001330:	2b04      	cmp	r3, #4
 8001332:	d11f      	bne.n	8001374 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001334:	4b4f      	ldr	r3, [pc, #316]	; (8001474 <HAL_RCC_OscConfig+0x27c>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800133c:	2b00      	cmp	r3, #0
 800133e:	d005      	beq.n	800134c <HAL_RCC_OscConfig+0x154>
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	68db      	ldr	r3, [r3, #12]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d101      	bne.n	800134c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001348:	2301      	movs	r3, #1
 800134a:	e25d      	b.n	8001808 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800134c:	4b49      	ldr	r3, [pc, #292]	; (8001474 <HAL_RCC_OscConfig+0x27c>)
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	691b      	ldr	r3, [r3, #16]
 8001358:	061b      	lsls	r3, r3, #24
 800135a:	4946      	ldr	r1, [pc, #280]	; (8001474 <HAL_RCC_OscConfig+0x27c>)
 800135c:	4313      	orrs	r3, r2
 800135e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001360:	4b45      	ldr	r3, [pc, #276]	; (8001478 <HAL_RCC_OscConfig+0x280>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4618      	mov	r0, r3
 8001366:	f7ff fbe5 	bl	8000b34 <HAL_InitTick>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d043      	beq.n	80013f8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001370:	2301      	movs	r3, #1
 8001372:	e249      	b.n	8001808 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	68db      	ldr	r3, [r3, #12]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d023      	beq.n	80013c4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800137c:	4b3d      	ldr	r3, [pc, #244]	; (8001474 <HAL_RCC_OscConfig+0x27c>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a3c      	ldr	r2, [pc, #240]	; (8001474 <HAL_RCC_OscConfig+0x27c>)
 8001382:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001386:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001388:	f7ff fc20 	bl	8000bcc <HAL_GetTick>
 800138c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800138e:	e008      	b.n	80013a2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001390:	f7ff fc1c 	bl	8000bcc <HAL_GetTick>
 8001394:	4602      	mov	r2, r0
 8001396:	693b      	ldr	r3, [r7, #16]
 8001398:	1ad3      	subs	r3, r2, r3
 800139a:	2b02      	cmp	r3, #2
 800139c:	d901      	bls.n	80013a2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800139e:	2303      	movs	r3, #3
 80013a0:	e232      	b.n	8001808 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013a2:	4b34      	ldr	r3, [pc, #208]	; (8001474 <HAL_RCC_OscConfig+0x27c>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d0f0      	beq.n	8001390 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013ae:	4b31      	ldr	r3, [pc, #196]	; (8001474 <HAL_RCC_OscConfig+0x27c>)
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	691b      	ldr	r3, [r3, #16]
 80013ba:	061b      	lsls	r3, r3, #24
 80013bc:	492d      	ldr	r1, [pc, #180]	; (8001474 <HAL_RCC_OscConfig+0x27c>)
 80013be:	4313      	orrs	r3, r2
 80013c0:	604b      	str	r3, [r1, #4]
 80013c2:	e01a      	b.n	80013fa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013c4:	4b2b      	ldr	r3, [pc, #172]	; (8001474 <HAL_RCC_OscConfig+0x27c>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a2a      	ldr	r2, [pc, #168]	; (8001474 <HAL_RCC_OscConfig+0x27c>)
 80013ca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80013ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013d0:	f7ff fbfc 	bl	8000bcc <HAL_GetTick>
 80013d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80013d6:	e008      	b.n	80013ea <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013d8:	f7ff fbf8 	bl	8000bcc <HAL_GetTick>
 80013dc:	4602      	mov	r2, r0
 80013de:	693b      	ldr	r3, [r7, #16]
 80013e0:	1ad3      	subs	r3, r2, r3
 80013e2:	2b02      	cmp	r3, #2
 80013e4:	d901      	bls.n	80013ea <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80013e6:	2303      	movs	r3, #3
 80013e8:	e20e      	b.n	8001808 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80013ea:	4b22      	ldr	r3, [pc, #136]	; (8001474 <HAL_RCC_OscConfig+0x27c>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d1f0      	bne.n	80013d8 <HAL_RCC_OscConfig+0x1e0>
 80013f6:	e000      	b.n	80013fa <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80013f8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f003 0308 	and.w	r3, r3, #8
 8001402:	2b00      	cmp	r3, #0
 8001404:	d041      	beq.n	800148a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	695b      	ldr	r3, [r3, #20]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d01c      	beq.n	8001448 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800140e:	4b19      	ldr	r3, [pc, #100]	; (8001474 <HAL_RCC_OscConfig+0x27c>)
 8001410:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001414:	4a17      	ldr	r2, [pc, #92]	; (8001474 <HAL_RCC_OscConfig+0x27c>)
 8001416:	f043 0301 	orr.w	r3, r3, #1
 800141a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800141e:	f7ff fbd5 	bl	8000bcc <HAL_GetTick>
 8001422:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001424:	e008      	b.n	8001438 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001426:	f7ff fbd1 	bl	8000bcc <HAL_GetTick>
 800142a:	4602      	mov	r2, r0
 800142c:	693b      	ldr	r3, [r7, #16]
 800142e:	1ad3      	subs	r3, r2, r3
 8001430:	2b02      	cmp	r3, #2
 8001432:	d901      	bls.n	8001438 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001434:	2303      	movs	r3, #3
 8001436:	e1e7      	b.n	8001808 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001438:	4b0e      	ldr	r3, [pc, #56]	; (8001474 <HAL_RCC_OscConfig+0x27c>)
 800143a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800143e:	f003 0302 	and.w	r3, r3, #2
 8001442:	2b00      	cmp	r3, #0
 8001444:	d0ef      	beq.n	8001426 <HAL_RCC_OscConfig+0x22e>
 8001446:	e020      	b.n	800148a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001448:	4b0a      	ldr	r3, [pc, #40]	; (8001474 <HAL_RCC_OscConfig+0x27c>)
 800144a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800144e:	4a09      	ldr	r2, [pc, #36]	; (8001474 <HAL_RCC_OscConfig+0x27c>)
 8001450:	f023 0301 	bic.w	r3, r3, #1
 8001454:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001458:	f7ff fbb8 	bl	8000bcc <HAL_GetTick>
 800145c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800145e:	e00d      	b.n	800147c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001460:	f7ff fbb4 	bl	8000bcc <HAL_GetTick>
 8001464:	4602      	mov	r2, r0
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	1ad3      	subs	r3, r2, r3
 800146a:	2b02      	cmp	r3, #2
 800146c:	d906      	bls.n	800147c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800146e:	2303      	movs	r3, #3
 8001470:	e1ca      	b.n	8001808 <HAL_RCC_OscConfig+0x610>
 8001472:	bf00      	nop
 8001474:	40021000 	.word	0x40021000
 8001478:	20000044 	.word	0x20000044
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800147c:	4b8c      	ldr	r3, [pc, #560]	; (80016b0 <HAL_RCC_OscConfig+0x4b8>)
 800147e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001482:	f003 0302 	and.w	r3, r3, #2
 8001486:	2b00      	cmp	r3, #0
 8001488:	d1ea      	bne.n	8001460 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f003 0304 	and.w	r3, r3, #4
 8001492:	2b00      	cmp	r3, #0
 8001494:	f000 80a6 	beq.w	80015e4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001498:	2300      	movs	r3, #0
 800149a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800149c:	4b84      	ldr	r3, [pc, #528]	; (80016b0 <HAL_RCC_OscConfig+0x4b8>)
 800149e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d101      	bne.n	80014ac <HAL_RCC_OscConfig+0x2b4>
 80014a8:	2301      	movs	r3, #1
 80014aa:	e000      	b.n	80014ae <HAL_RCC_OscConfig+0x2b6>
 80014ac:	2300      	movs	r3, #0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d00d      	beq.n	80014ce <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014b2:	4b7f      	ldr	r3, [pc, #508]	; (80016b0 <HAL_RCC_OscConfig+0x4b8>)
 80014b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014b6:	4a7e      	ldr	r2, [pc, #504]	; (80016b0 <HAL_RCC_OscConfig+0x4b8>)
 80014b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014bc:	6593      	str	r3, [r2, #88]	; 0x58
 80014be:	4b7c      	ldr	r3, [pc, #496]	; (80016b0 <HAL_RCC_OscConfig+0x4b8>)
 80014c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014c6:	60fb      	str	r3, [r7, #12]
 80014c8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80014ca:	2301      	movs	r3, #1
 80014cc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014ce:	4b79      	ldr	r3, [pc, #484]	; (80016b4 <HAL_RCC_OscConfig+0x4bc>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d118      	bne.n	800150c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80014da:	4b76      	ldr	r3, [pc, #472]	; (80016b4 <HAL_RCC_OscConfig+0x4bc>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4a75      	ldr	r2, [pc, #468]	; (80016b4 <HAL_RCC_OscConfig+0x4bc>)
 80014e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014e6:	f7ff fb71 	bl	8000bcc <HAL_GetTick>
 80014ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014ec:	e008      	b.n	8001500 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014ee:	f7ff fb6d 	bl	8000bcc <HAL_GetTick>
 80014f2:	4602      	mov	r2, r0
 80014f4:	693b      	ldr	r3, [r7, #16]
 80014f6:	1ad3      	subs	r3, r2, r3
 80014f8:	2b02      	cmp	r3, #2
 80014fa:	d901      	bls.n	8001500 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80014fc:	2303      	movs	r3, #3
 80014fe:	e183      	b.n	8001808 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001500:	4b6c      	ldr	r3, [pc, #432]	; (80016b4 <HAL_RCC_OscConfig+0x4bc>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001508:	2b00      	cmp	r3, #0
 800150a:	d0f0      	beq.n	80014ee <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	689b      	ldr	r3, [r3, #8]
 8001510:	2b01      	cmp	r3, #1
 8001512:	d108      	bne.n	8001526 <HAL_RCC_OscConfig+0x32e>
 8001514:	4b66      	ldr	r3, [pc, #408]	; (80016b0 <HAL_RCC_OscConfig+0x4b8>)
 8001516:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800151a:	4a65      	ldr	r2, [pc, #404]	; (80016b0 <HAL_RCC_OscConfig+0x4b8>)
 800151c:	f043 0301 	orr.w	r3, r3, #1
 8001520:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001524:	e024      	b.n	8001570 <HAL_RCC_OscConfig+0x378>
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	689b      	ldr	r3, [r3, #8]
 800152a:	2b05      	cmp	r3, #5
 800152c:	d110      	bne.n	8001550 <HAL_RCC_OscConfig+0x358>
 800152e:	4b60      	ldr	r3, [pc, #384]	; (80016b0 <HAL_RCC_OscConfig+0x4b8>)
 8001530:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001534:	4a5e      	ldr	r2, [pc, #376]	; (80016b0 <HAL_RCC_OscConfig+0x4b8>)
 8001536:	f043 0304 	orr.w	r3, r3, #4
 800153a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800153e:	4b5c      	ldr	r3, [pc, #368]	; (80016b0 <HAL_RCC_OscConfig+0x4b8>)
 8001540:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001544:	4a5a      	ldr	r2, [pc, #360]	; (80016b0 <HAL_RCC_OscConfig+0x4b8>)
 8001546:	f043 0301 	orr.w	r3, r3, #1
 800154a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800154e:	e00f      	b.n	8001570 <HAL_RCC_OscConfig+0x378>
 8001550:	4b57      	ldr	r3, [pc, #348]	; (80016b0 <HAL_RCC_OscConfig+0x4b8>)
 8001552:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001556:	4a56      	ldr	r2, [pc, #344]	; (80016b0 <HAL_RCC_OscConfig+0x4b8>)
 8001558:	f023 0301 	bic.w	r3, r3, #1
 800155c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001560:	4b53      	ldr	r3, [pc, #332]	; (80016b0 <HAL_RCC_OscConfig+0x4b8>)
 8001562:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001566:	4a52      	ldr	r2, [pc, #328]	; (80016b0 <HAL_RCC_OscConfig+0x4b8>)
 8001568:	f023 0304 	bic.w	r3, r3, #4
 800156c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	689b      	ldr	r3, [r3, #8]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d016      	beq.n	80015a6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001578:	f7ff fb28 	bl	8000bcc <HAL_GetTick>
 800157c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800157e:	e00a      	b.n	8001596 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001580:	f7ff fb24 	bl	8000bcc <HAL_GetTick>
 8001584:	4602      	mov	r2, r0
 8001586:	693b      	ldr	r3, [r7, #16]
 8001588:	1ad3      	subs	r3, r2, r3
 800158a:	f241 3288 	movw	r2, #5000	; 0x1388
 800158e:	4293      	cmp	r3, r2
 8001590:	d901      	bls.n	8001596 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001592:	2303      	movs	r3, #3
 8001594:	e138      	b.n	8001808 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001596:	4b46      	ldr	r3, [pc, #280]	; (80016b0 <HAL_RCC_OscConfig+0x4b8>)
 8001598:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800159c:	f003 0302 	and.w	r3, r3, #2
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d0ed      	beq.n	8001580 <HAL_RCC_OscConfig+0x388>
 80015a4:	e015      	b.n	80015d2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015a6:	f7ff fb11 	bl	8000bcc <HAL_GetTick>
 80015aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80015ac:	e00a      	b.n	80015c4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015ae:	f7ff fb0d 	bl	8000bcc <HAL_GetTick>
 80015b2:	4602      	mov	r2, r0
 80015b4:	693b      	ldr	r3, [r7, #16]
 80015b6:	1ad3      	subs	r3, r2, r3
 80015b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80015bc:	4293      	cmp	r3, r2
 80015be:	d901      	bls.n	80015c4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80015c0:	2303      	movs	r3, #3
 80015c2:	e121      	b.n	8001808 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80015c4:	4b3a      	ldr	r3, [pc, #232]	; (80016b0 <HAL_RCC_OscConfig+0x4b8>)
 80015c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015ca:	f003 0302 	and.w	r3, r3, #2
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d1ed      	bne.n	80015ae <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80015d2:	7ffb      	ldrb	r3, [r7, #31]
 80015d4:	2b01      	cmp	r3, #1
 80015d6:	d105      	bne.n	80015e4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015d8:	4b35      	ldr	r3, [pc, #212]	; (80016b0 <HAL_RCC_OscConfig+0x4b8>)
 80015da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015dc:	4a34      	ldr	r2, [pc, #208]	; (80016b0 <HAL_RCC_OscConfig+0x4b8>)
 80015de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80015e2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f003 0320 	and.w	r3, r3, #32
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d03c      	beq.n	800166a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	699b      	ldr	r3, [r3, #24]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d01c      	beq.n	8001632 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80015f8:	4b2d      	ldr	r3, [pc, #180]	; (80016b0 <HAL_RCC_OscConfig+0x4b8>)
 80015fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80015fe:	4a2c      	ldr	r2, [pc, #176]	; (80016b0 <HAL_RCC_OscConfig+0x4b8>)
 8001600:	f043 0301 	orr.w	r3, r3, #1
 8001604:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001608:	f7ff fae0 	bl	8000bcc <HAL_GetTick>
 800160c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800160e:	e008      	b.n	8001622 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001610:	f7ff fadc 	bl	8000bcc <HAL_GetTick>
 8001614:	4602      	mov	r2, r0
 8001616:	693b      	ldr	r3, [r7, #16]
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	2b02      	cmp	r3, #2
 800161c:	d901      	bls.n	8001622 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800161e:	2303      	movs	r3, #3
 8001620:	e0f2      	b.n	8001808 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001622:	4b23      	ldr	r3, [pc, #140]	; (80016b0 <HAL_RCC_OscConfig+0x4b8>)
 8001624:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001628:	f003 0302 	and.w	r3, r3, #2
 800162c:	2b00      	cmp	r3, #0
 800162e:	d0ef      	beq.n	8001610 <HAL_RCC_OscConfig+0x418>
 8001630:	e01b      	b.n	800166a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001632:	4b1f      	ldr	r3, [pc, #124]	; (80016b0 <HAL_RCC_OscConfig+0x4b8>)
 8001634:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001638:	4a1d      	ldr	r2, [pc, #116]	; (80016b0 <HAL_RCC_OscConfig+0x4b8>)
 800163a:	f023 0301 	bic.w	r3, r3, #1
 800163e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001642:	f7ff fac3 	bl	8000bcc <HAL_GetTick>
 8001646:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001648:	e008      	b.n	800165c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800164a:	f7ff fabf 	bl	8000bcc <HAL_GetTick>
 800164e:	4602      	mov	r2, r0
 8001650:	693b      	ldr	r3, [r7, #16]
 8001652:	1ad3      	subs	r3, r2, r3
 8001654:	2b02      	cmp	r3, #2
 8001656:	d901      	bls.n	800165c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001658:	2303      	movs	r3, #3
 800165a:	e0d5      	b.n	8001808 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800165c:	4b14      	ldr	r3, [pc, #80]	; (80016b0 <HAL_RCC_OscConfig+0x4b8>)
 800165e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001662:	f003 0302 	and.w	r3, r3, #2
 8001666:	2b00      	cmp	r3, #0
 8001668:	d1ef      	bne.n	800164a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	69db      	ldr	r3, [r3, #28]
 800166e:	2b00      	cmp	r3, #0
 8001670:	f000 80c9 	beq.w	8001806 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001674:	4b0e      	ldr	r3, [pc, #56]	; (80016b0 <HAL_RCC_OscConfig+0x4b8>)
 8001676:	689b      	ldr	r3, [r3, #8]
 8001678:	f003 030c 	and.w	r3, r3, #12
 800167c:	2b0c      	cmp	r3, #12
 800167e:	f000 8083 	beq.w	8001788 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	69db      	ldr	r3, [r3, #28]
 8001686:	2b02      	cmp	r3, #2
 8001688:	d15e      	bne.n	8001748 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800168a:	4b09      	ldr	r3, [pc, #36]	; (80016b0 <HAL_RCC_OscConfig+0x4b8>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	4a08      	ldr	r2, [pc, #32]	; (80016b0 <HAL_RCC_OscConfig+0x4b8>)
 8001690:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001694:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001696:	f7ff fa99 	bl	8000bcc <HAL_GetTick>
 800169a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800169c:	e00c      	b.n	80016b8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800169e:	f7ff fa95 	bl	8000bcc <HAL_GetTick>
 80016a2:	4602      	mov	r2, r0
 80016a4:	693b      	ldr	r3, [r7, #16]
 80016a6:	1ad3      	subs	r3, r2, r3
 80016a8:	2b02      	cmp	r3, #2
 80016aa:	d905      	bls.n	80016b8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80016ac:	2303      	movs	r3, #3
 80016ae:	e0ab      	b.n	8001808 <HAL_RCC_OscConfig+0x610>
 80016b0:	40021000 	.word	0x40021000
 80016b4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016b8:	4b55      	ldr	r3, [pc, #340]	; (8001810 <HAL_RCC_OscConfig+0x618>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d1ec      	bne.n	800169e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016c4:	4b52      	ldr	r3, [pc, #328]	; (8001810 <HAL_RCC_OscConfig+0x618>)
 80016c6:	68da      	ldr	r2, [r3, #12]
 80016c8:	4b52      	ldr	r3, [pc, #328]	; (8001814 <HAL_RCC_OscConfig+0x61c>)
 80016ca:	4013      	ands	r3, r2
 80016cc:	687a      	ldr	r2, [r7, #4]
 80016ce:	6a11      	ldr	r1, [r2, #32]
 80016d0:	687a      	ldr	r2, [r7, #4]
 80016d2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80016d4:	3a01      	subs	r2, #1
 80016d6:	0112      	lsls	r2, r2, #4
 80016d8:	4311      	orrs	r1, r2
 80016da:	687a      	ldr	r2, [r7, #4]
 80016dc:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80016de:	0212      	lsls	r2, r2, #8
 80016e0:	4311      	orrs	r1, r2
 80016e2:	687a      	ldr	r2, [r7, #4]
 80016e4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80016e6:	0852      	lsrs	r2, r2, #1
 80016e8:	3a01      	subs	r2, #1
 80016ea:	0552      	lsls	r2, r2, #21
 80016ec:	4311      	orrs	r1, r2
 80016ee:	687a      	ldr	r2, [r7, #4]
 80016f0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80016f2:	0852      	lsrs	r2, r2, #1
 80016f4:	3a01      	subs	r2, #1
 80016f6:	0652      	lsls	r2, r2, #25
 80016f8:	4311      	orrs	r1, r2
 80016fa:	687a      	ldr	r2, [r7, #4]
 80016fc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80016fe:	06d2      	lsls	r2, r2, #27
 8001700:	430a      	orrs	r2, r1
 8001702:	4943      	ldr	r1, [pc, #268]	; (8001810 <HAL_RCC_OscConfig+0x618>)
 8001704:	4313      	orrs	r3, r2
 8001706:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001708:	4b41      	ldr	r3, [pc, #260]	; (8001810 <HAL_RCC_OscConfig+0x618>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a40      	ldr	r2, [pc, #256]	; (8001810 <HAL_RCC_OscConfig+0x618>)
 800170e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001712:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001714:	4b3e      	ldr	r3, [pc, #248]	; (8001810 <HAL_RCC_OscConfig+0x618>)
 8001716:	68db      	ldr	r3, [r3, #12]
 8001718:	4a3d      	ldr	r2, [pc, #244]	; (8001810 <HAL_RCC_OscConfig+0x618>)
 800171a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800171e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001720:	f7ff fa54 	bl	8000bcc <HAL_GetTick>
 8001724:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001726:	e008      	b.n	800173a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001728:	f7ff fa50 	bl	8000bcc <HAL_GetTick>
 800172c:	4602      	mov	r2, r0
 800172e:	693b      	ldr	r3, [r7, #16]
 8001730:	1ad3      	subs	r3, r2, r3
 8001732:	2b02      	cmp	r3, #2
 8001734:	d901      	bls.n	800173a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001736:	2303      	movs	r3, #3
 8001738:	e066      	b.n	8001808 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800173a:	4b35      	ldr	r3, [pc, #212]	; (8001810 <HAL_RCC_OscConfig+0x618>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001742:	2b00      	cmp	r3, #0
 8001744:	d0f0      	beq.n	8001728 <HAL_RCC_OscConfig+0x530>
 8001746:	e05e      	b.n	8001806 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001748:	4b31      	ldr	r3, [pc, #196]	; (8001810 <HAL_RCC_OscConfig+0x618>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4a30      	ldr	r2, [pc, #192]	; (8001810 <HAL_RCC_OscConfig+0x618>)
 800174e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001752:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001754:	f7ff fa3a 	bl	8000bcc <HAL_GetTick>
 8001758:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800175a:	e008      	b.n	800176e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800175c:	f7ff fa36 	bl	8000bcc <HAL_GetTick>
 8001760:	4602      	mov	r2, r0
 8001762:	693b      	ldr	r3, [r7, #16]
 8001764:	1ad3      	subs	r3, r2, r3
 8001766:	2b02      	cmp	r3, #2
 8001768:	d901      	bls.n	800176e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800176a:	2303      	movs	r3, #3
 800176c:	e04c      	b.n	8001808 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800176e:	4b28      	ldr	r3, [pc, #160]	; (8001810 <HAL_RCC_OscConfig+0x618>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001776:	2b00      	cmp	r3, #0
 8001778:	d1f0      	bne.n	800175c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800177a:	4b25      	ldr	r3, [pc, #148]	; (8001810 <HAL_RCC_OscConfig+0x618>)
 800177c:	68da      	ldr	r2, [r3, #12]
 800177e:	4924      	ldr	r1, [pc, #144]	; (8001810 <HAL_RCC_OscConfig+0x618>)
 8001780:	4b25      	ldr	r3, [pc, #148]	; (8001818 <HAL_RCC_OscConfig+0x620>)
 8001782:	4013      	ands	r3, r2
 8001784:	60cb      	str	r3, [r1, #12]
 8001786:	e03e      	b.n	8001806 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	69db      	ldr	r3, [r3, #28]
 800178c:	2b01      	cmp	r3, #1
 800178e:	d101      	bne.n	8001794 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001790:	2301      	movs	r3, #1
 8001792:	e039      	b.n	8001808 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001794:	4b1e      	ldr	r3, [pc, #120]	; (8001810 <HAL_RCC_OscConfig+0x618>)
 8001796:	68db      	ldr	r3, [r3, #12]
 8001798:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	f003 0203 	and.w	r2, r3, #3
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6a1b      	ldr	r3, [r3, #32]
 80017a4:	429a      	cmp	r2, r3
 80017a6:	d12c      	bne.n	8001802 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017b2:	3b01      	subs	r3, #1
 80017b4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017b6:	429a      	cmp	r2, r3
 80017b8:	d123      	bne.n	8001802 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80017ba:	697b      	ldr	r3, [r7, #20]
 80017bc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017c4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80017c6:	429a      	cmp	r2, r3
 80017c8:	d11b      	bne.n	8001802 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017d4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80017d6:	429a      	cmp	r2, r3
 80017d8:	d113      	bne.n	8001802 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e4:	085b      	lsrs	r3, r3, #1
 80017e6:	3b01      	subs	r3, #1
 80017e8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80017ea:	429a      	cmp	r2, r3
 80017ec:	d109      	bne.n	8001802 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017f8:	085b      	lsrs	r3, r3, #1
 80017fa:	3b01      	subs	r3, #1
 80017fc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80017fe:	429a      	cmp	r2, r3
 8001800:	d001      	beq.n	8001806 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001802:	2301      	movs	r3, #1
 8001804:	e000      	b.n	8001808 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001806:	2300      	movs	r3, #0
}
 8001808:	4618      	mov	r0, r3
 800180a:	3720      	adds	r7, #32
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	40021000 	.word	0x40021000
 8001814:	019f800c 	.word	0x019f800c
 8001818:	feeefffc 	.word	0xfeeefffc

0800181c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b086      	sub	sp, #24
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
 8001824:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001826:	2300      	movs	r3, #0
 8001828:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d101      	bne.n	8001834 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001830:	2301      	movs	r3, #1
 8001832:	e11e      	b.n	8001a72 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001834:	4b91      	ldr	r3, [pc, #580]	; (8001a7c <HAL_RCC_ClockConfig+0x260>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f003 030f 	and.w	r3, r3, #15
 800183c:	683a      	ldr	r2, [r7, #0]
 800183e:	429a      	cmp	r2, r3
 8001840:	d910      	bls.n	8001864 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001842:	4b8e      	ldr	r3, [pc, #568]	; (8001a7c <HAL_RCC_ClockConfig+0x260>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f023 020f 	bic.w	r2, r3, #15
 800184a:	498c      	ldr	r1, [pc, #560]	; (8001a7c <HAL_RCC_ClockConfig+0x260>)
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	4313      	orrs	r3, r2
 8001850:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001852:	4b8a      	ldr	r3, [pc, #552]	; (8001a7c <HAL_RCC_ClockConfig+0x260>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f003 030f 	and.w	r3, r3, #15
 800185a:	683a      	ldr	r2, [r7, #0]
 800185c:	429a      	cmp	r2, r3
 800185e:	d001      	beq.n	8001864 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001860:	2301      	movs	r3, #1
 8001862:	e106      	b.n	8001a72 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f003 0301 	and.w	r3, r3, #1
 800186c:	2b00      	cmp	r3, #0
 800186e:	d073      	beq.n	8001958 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	685b      	ldr	r3, [r3, #4]
 8001874:	2b03      	cmp	r3, #3
 8001876:	d129      	bne.n	80018cc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001878:	4b81      	ldr	r3, [pc, #516]	; (8001a80 <HAL_RCC_ClockConfig+0x264>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001880:	2b00      	cmp	r3, #0
 8001882:	d101      	bne.n	8001888 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001884:	2301      	movs	r3, #1
 8001886:	e0f4      	b.n	8001a72 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001888:	f000 f99e 	bl	8001bc8 <RCC_GetSysClockFreqFromPLLSource>
 800188c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800188e:	693b      	ldr	r3, [r7, #16]
 8001890:	4a7c      	ldr	r2, [pc, #496]	; (8001a84 <HAL_RCC_ClockConfig+0x268>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d93f      	bls.n	8001916 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001896:	4b7a      	ldr	r3, [pc, #488]	; (8001a80 <HAL_RCC_ClockConfig+0x264>)
 8001898:	689b      	ldr	r3, [r3, #8]
 800189a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d009      	beq.n	80018b6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d033      	beq.n	8001916 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d12f      	bne.n	8001916 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80018b6:	4b72      	ldr	r3, [pc, #456]	; (8001a80 <HAL_RCC_ClockConfig+0x264>)
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80018be:	4a70      	ldr	r2, [pc, #448]	; (8001a80 <HAL_RCC_ClockConfig+0x264>)
 80018c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018c4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80018c6:	2380      	movs	r3, #128	; 0x80
 80018c8:	617b      	str	r3, [r7, #20]
 80018ca:	e024      	b.n	8001916 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	2b02      	cmp	r3, #2
 80018d2:	d107      	bne.n	80018e4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80018d4:	4b6a      	ldr	r3, [pc, #424]	; (8001a80 <HAL_RCC_ClockConfig+0x264>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d109      	bne.n	80018f4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80018e0:	2301      	movs	r3, #1
 80018e2:	e0c6      	b.n	8001a72 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018e4:	4b66      	ldr	r3, [pc, #408]	; (8001a80 <HAL_RCC_ClockConfig+0x264>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d101      	bne.n	80018f4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80018f0:	2301      	movs	r3, #1
 80018f2:	e0be      	b.n	8001a72 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80018f4:	f000 f8ce 	bl	8001a94 <HAL_RCC_GetSysClockFreq>
 80018f8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80018fa:	693b      	ldr	r3, [r7, #16]
 80018fc:	4a61      	ldr	r2, [pc, #388]	; (8001a84 <HAL_RCC_ClockConfig+0x268>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d909      	bls.n	8001916 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001902:	4b5f      	ldr	r3, [pc, #380]	; (8001a80 <HAL_RCC_ClockConfig+0x264>)
 8001904:	689b      	ldr	r3, [r3, #8]
 8001906:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800190a:	4a5d      	ldr	r2, [pc, #372]	; (8001a80 <HAL_RCC_ClockConfig+0x264>)
 800190c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001910:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001912:	2380      	movs	r3, #128	; 0x80
 8001914:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001916:	4b5a      	ldr	r3, [pc, #360]	; (8001a80 <HAL_RCC_ClockConfig+0x264>)
 8001918:	689b      	ldr	r3, [r3, #8]
 800191a:	f023 0203 	bic.w	r2, r3, #3
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	4957      	ldr	r1, [pc, #348]	; (8001a80 <HAL_RCC_ClockConfig+0x264>)
 8001924:	4313      	orrs	r3, r2
 8001926:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001928:	f7ff f950 	bl	8000bcc <HAL_GetTick>
 800192c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800192e:	e00a      	b.n	8001946 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001930:	f7ff f94c 	bl	8000bcc <HAL_GetTick>
 8001934:	4602      	mov	r2, r0
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	f241 3288 	movw	r2, #5000	; 0x1388
 800193e:	4293      	cmp	r3, r2
 8001940:	d901      	bls.n	8001946 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001942:	2303      	movs	r3, #3
 8001944:	e095      	b.n	8001a72 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001946:	4b4e      	ldr	r3, [pc, #312]	; (8001a80 <HAL_RCC_ClockConfig+0x264>)
 8001948:	689b      	ldr	r3, [r3, #8]
 800194a:	f003 020c 	and.w	r2, r3, #12
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	009b      	lsls	r3, r3, #2
 8001954:	429a      	cmp	r2, r3
 8001956:	d1eb      	bne.n	8001930 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f003 0302 	and.w	r3, r3, #2
 8001960:	2b00      	cmp	r3, #0
 8001962:	d023      	beq.n	80019ac <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f003 0304 	and.w	r3, r3, #4
 800196c:	2b00      	cmp	r3, #0
 800196e:	d005      	beq.n	800197c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001970:	4b43      	ldr	r3, [pc, #268]	; (8001a80 <HAL_RCC_ClockConfig+0x264>)
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	4a42      	ldr	r2, [pc, #264]	; (8001a80 <HAL_RCC_ClockConfig+0x264>)
 8001976:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800197a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f003 0308 	and.w	r3, r3, #8
 8001984:	2b00      	cmp	r3, #0
 8001986:	d007      	beq.n	8001998 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001988:	4b3d      	ldr	r3, [pc, #244]	; (8001a80 <HAL_RCC_ClockConfig+0x264>)
 800198a:	689b      	ldr	r3, [r3, #8]
 800198c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8001990:	4a3b      	ldr	r2, [pc, #236]	; (8001a80 <HAL_RCC_ClockConfig+0x264>)
 8001992:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001996:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001998:	4b39      	ldr	r3, [pc, #228]	; (8001a80 <HAL_RCC_ClockConfig+0x264>)
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	689b      	ldr	r3, [r3, #8]
 80019a4:	4936      	ldr	r1, [pc, #216]	; (8001a80 <HAL_RCC_ClockConfig+0x264>)
 80019a6:	4313      	orrs	r3, r2
 80019a8:	608b      	str	r3, [r1, #8]
 80019aa:	e008      	b.n	80019be <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	2b80      	cmp	r3, #128	; 0x80
 80019b0:	d105      	bne.n	80019be <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80019b2:	4b33      	ldr	r3, [pc, #204]	; (8001a80 <HAL_RCC_ClockConfig+0x264>)
 80019b4:	689b      	ldr	r3, [r3, #8]
 80019b6:	4a32      	ldr	r2, [pc, #200]	; (8001a80 <HAL_RCC_ClockConfig+0x264>)
 80019b8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80019bc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80019be:	4b2f      	ldr	r3, [pc, #188]	; (8001a7c <HAL_RCC_ClockConfig+0x260>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f003 030f 	and.w	r3, r3, #15
 80019c6:	683a      	ldr	r2, [r7, #0]
 80019c8:	429a      	cmp	r2, r3
 80019ca:	d21d      	bcs.n	8001a08 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019cc:	4b2b      	ldr	r3, [pc, #172]	; (8001a7c <HAL_RCC_ClockConfig+0x260>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f023 020f 	bic.w	r2, r3, #15
 80019d4:	4929      	ldr	r1, [pc, #164]	; (8001a7c <HAL_RCC_ClockConfig+0x260>)
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	4313      	orrs	r3, r2
 80019da:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80019dc:	f7ff f8f6 	bl	8000bcc <HAL_GetTick>
 80019e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019e2:	e00a      	b.n	80019fa <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019e4:	f7ff f8f2 	bl	8000bcc <HAL_GetTick>
 80019e8:	4602      	mov	r2, r0
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d901      	bls.n	80019fa <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80019f6:	2303      	movs	r3, #3
 80019f8:	e03b      	b.n	8001a72 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019fa:	4b20      	ldr	r3, [pc, #128]	; (8001a7c <HAL_RCC_ClockConfig+0x260>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 030f 	and.w	r3, r3, #15
 8001a02:	683a      	ldr	r2, [r7, #0]
 8001a04:	429a      	cmp	r2, r3
 8001a06:	d1ed      	bne.n	80019e4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f003 0304 	and.w	r3, r3, #4
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d008      	beq.n	8001a26 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a14:	4b1a      	ldr	r3, [pc, #104]	; (8001a80 <HAL_RCC_ClockConfig+0x264>)
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	4917      	ldr	r1, [pc, #92]	; (8001a80 <HAL_RCC_ClockConfig+0x264>)
 8001a22:	4313      	orrs	r3, r2
 8001a24:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f003 0308 	and.w	r3, r3, #8
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d009      	beq.n	8001a46 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a32:	4b13      	ldr	r3, [pc, #76]	; (8001a80 <HAL_RCC_ClockConfig+0x264>)
 8001a34:	689b      	ldr	r3, [r3, #8]
 8001a36:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	691b      	ldr	r3, [r3, #16]
 8001a3e:	00db      	lsls	r3, r3, #3
 8001a40:	490f      	ldr	r1, [pc, #60]	; (8001a80 <HAL_RCC_ClockConfig+0x264>)
 8001a42:	4313      	orrs	r3, r2
 8001a44:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001a46:	f000 f825 	bl	8001a94 <HAL_RCC_GetSysClockFreq>
 8001a4a:	4602      	mov	r2, r0
 8001a4c:	4b0c      	ldr	r3, [pc, #48]	; (8001a80 <HAL_RCC_ClockConfig+0x264>)
 8001a4e:	689b      	ldr	r3, [r3, #8]
 8001a50:	091b      	lsrs	r3, r3, #4
 8001a52:	f003 030f 	and.w	r3, r3, #15
 8001a56:	490c      	ldr	r1, [pc, #48]	; (8001a88 <HAL_RCC_ClockConfig+0x26c>)
 8001a58:	5ccb      	ldrb	r3, [r1, r3]
 8001a5a:	f003 031f 	and.w	r3, r3, #31
 8001a5e:	fa22 f303 	lsr.w	r3, r2, r3
 8001a62:	4a0a      	ldr	r2, [pc, #40]	; (8001a8c <HAL_RCC_ClockConfig+0x270>)
 8001a64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001a66:	4b0a      	ldr	r3, [pc, #40]	; (8001a90 <HAL_RCC_ClockConfig+0x274>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f7ff f862 	bl	8000b34 <HAL_InitTick>
 8001a70:	4603      	mov	r3, r0
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	3718      	adds	r7, #24
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	40022000 	.word	0x40022000
 8001a80:	40021000 	.word	0x40021000
 8001a84:	04c4b400 	.word	0x04c4b400
 8001a88:	08003014 	.word	0x08003014
 8001a8c:	20000000 	.word	0x20000000
 8001a90:	20000044 	.word	0x20000044

08001a94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b087      	sub	sp, #28
 8001a98:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001a9a:	4b2c      	ldr	r3, [pc, #176]	; (8001b4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001a9c:	689b      	ldr	r3, [r3, #8]
 8001a9e:	f003 030c 	and.w	r3, r3, #12
 8001aa2:	2b04      	cmp	r3, #4
 8001aa4:	d102      	bne.n	8001aac <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001aa6:	4b2a      	ldr	r3, [pc, #168]	; (8001b50 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001aa8:	613b      	str	r3, [r7, #16]
 8001aaa:	e047      	b.n	8001b3c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001aac:	4b27      	ldr	r3, [pc, #156]	; (8001b4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	f003 030c 	and.w	r3, r3, #12
 8001ab4:	2b08      	cmp	r3, #8
 8001ab6:	d102      	bne.n	8001abe <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001ab8:	4b26      	ldr	r3, [pc, #152]	; (8001b54 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001aba:	613b      	str	r3, [r7, #16]
 8001abc:	e03e      	b.n	8001b3c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001abe:	4b23      	ldr	r3, [pc, #140]	; (8001b4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ac0:	689b      	ldr	r3, [r3, #8]
 8001ac2:	f003 030c 	and.w	r3, r3, #12
 8001ac6:	2b0c      	cmp	r3, #12
 8001ac8:	d136      	bne.n	8001b38 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001aca:	4b20      	ldr	r3, [pc, #128]	; (8001b4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001acc:	68db      	ldr	r3, [r3, #12]
 8001ace:	f003 0303 	and.w	r3, r3, #3
 8001ad2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001ad4:	4b1d      	ldr	r3, [pc, #116]	; (8001b4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ad6:	68db      	ldr	r3, [r3, #12]
 8001ad8:	091b      	lsrs	r3, r3, #4
 8001ada:	f003 030f 	and.w	r3, r3, #15
 8001ade:	3301      	adds	r3, #1
 8001ae0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	2b03      	cmp	r3, #3
 8001ae6:	d10c      	bne.n	8001b02 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001ae8:	4a1a      	ldr	r2, [pc, #104]	; (8001b54 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001aea:	68bb      	ldr	r3, [r7, #8]
 8001aec:	fbb2 f3f3 	udiv	r3, r2, r3
 8001af0:	4a16      	ldr	r2, [pc, #88]	; (8001b4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001af2:	68d2      	ldr	r2, [r2, #12]
 8001af4:	0a12      	lsrs	r2, r2, #8
 8001af6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001afa:	fb02 f303 	mul.w	r3, r2, r3
 8001afe:	617b      	str	r3, [r7, #20]
      break;
 8001b00:	e00c      	b.n	8001b1c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001b02:	4a13      	ldr	r2, [pc, #76]	; (8001b50 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b0a:	4a10      	ldr	r2, [pc, #64]	; (8001b4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b0c:	68d2      	ldr	r2, [r2, #12]
 8001b0e:	0a12      	lsrs	r2, r2, #8
 8001b10:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001b14:	fb02 f303 	mul.w	r3, r2, r3
 8001b18:	617b      	str	r3, [r7, #20]
      break;
 8001b1a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001b1c:	4b0b      	ldr	r3, [pc, #44]	; (8001b4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b1e:	68db      	ldr	r3, [r3, #12]
 8001b20:	0e5b      	lsrs	r3, r3, #25
 8001b22:	f003 0303 	and.w	r3, r3, #3
 8001b26:	3301      	adds	r3, #1
 8001b28:	005b      	lsls	r3, r3, #1
 8001b2a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001b2c:	697a      	ldr	r2, [r7, #20]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b34:	613b      	str	r3, [r7, #16]
 8001b36:	e001      	b.n	8001b3c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001b3c:	693b      	ldr	r3, [r7, #16]
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	371c      	adds	r7, #28
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr
 8001b4a:	bf00      	nop
 8001b4c:	40021000 	.word	0x40021000
 8001b50:	00f42400 	.word	0x00f42400
 8001b54:	007a1200 	.word	0x007a1200

08001b58 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b5c:	4b03      	ldr	r3, [pc, #12]	; (8001b6c <HAL_RCC_GetHCLKFreq+0x14>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr
 8001b6a:	bf00      	nop
 8001b6c:	20000000 	.word	0x20000000

08001b70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001b74:	f7ff fff0 	bl	8001b58 <HAL_RCC_GetHCLKFreq>
 8001b78:	4602      	mov	r2, r0
 8001b7a:	4b06      	ldr	r3, [pc, #24]	; (8001b94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	0a1b      	lsrs	r3, r3, #8
 8001b80:	f003 0307 	and.w	r3, r3, #7
 8001b84:	4904      	ldr	r1, [pc, #16]	; (8001b98 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001b86:	5ccb      	ldrb	r3, [r1, r3]
 8001b88:	f003 031f 	and.w	r3, r3, #31
 8001b8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	40021000 	.word	0x40021000
 8001b98:	08003024 	.word	0x08003024

08001b9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001ba0:	f7ff ffda 	bl	8001b58 <HAL_RCC_GetHCLKFreq>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	4b06      	ldr	r3, [pc, #24]	; (8001bc0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	0adb      	lsrs	r3, r3, #11
 8001bac:	f003 0307 	and.w	r3, r3, #7
 8001bb0:	4904      	ldr	r1, [pc, #16]	; (8001bc4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001bb2:	5ccb      	ldrb	r3, [r1, r3]
 8001bb4:	f003 031f 	and.w	r3, r3, #31
 8001bb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	40021000 	.word	0x40021000
 8001bc4:	08003024 	.word	0x08003024

08001bc8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b087      	sub	sp, #28
 8001bcc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001bce:	4b1e      	ldr	r3, [pc, #120]	; (8001c48 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001bd0:	68db      	ldr	r3, [r3, #12]
 8001bd2:	f003 0303 	and.w	r3, r3, #3
 8001bd6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001bd8:	4b1b      	ldr	r3, [pc, #108]	; (8001c48 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001bda:	68db      	ldr	r3, [r3, #12]
 8001bdc:	091b      	lsrs	r3, r3, #4
 8001bde:	f003 030f 	and.w	r3, r3, #15
 8001be2:	3301      	adds	r3, #1
 8001be4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	2b03      	cmp	r3, #3
 8001bea:	d10c      	bne.n	8001c06 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001bec:	4a17      	ldr	r2, [pc, #92]	; (8001c4c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bf4:	4a14      	ldr	r2, [pc, #80]	; (8001c48 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001bf6:	68d2      	ldr	r2, [r2, #12]
 8001bf8:	0a12      	lsrs	r2, r2, #8
 8001bfa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001bfe:	fb02 f303 	mul.w	r3, r2, r3
 8001c02:	617b      	str	r3, [r7, #20]
    break;
 8001c04:	e00c      	b.n	8001c20 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001c06:	4a12      	ldr	r2, [pc, #72]	; (8001c50 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c0e:	4a0e      	ldr	r2, [pc, #56]	; (8001c48 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001c10:	68d2      	ldr	r2, [r2, #12]
 8001c12:	0a12      	lsrs	r2, r2, #8
 8001c14:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001c18:	fb02 f303 	mul.w	r3, r2, r3
 8001c1c:	617b      	str	r3, [r7, #20]
    break;
 8001c1e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001c20:	4b09      	ldr	r3, [pc, #36]	; (8001c48 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001c22:	68db      	ldr	r3, [r3, #12]
 8001c24:	0e5b      	lsrs	r3, r3, #25
 8001c26:	f003 0303 	and.w	r3, r3, #3
 8001c2a:	3301      	adds	r3, #1
 8001c2c:	005b      	lsls	r3, r3, #1
 8001c2e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001c30:	697a      	ldr	r2, [r7, #20]
 8001c32:	68bb      	ldr	r3, [r7, #8]
 8001c34:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c38:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8001c3a:	687b      	ldr	r3, [r7, #4]
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	371c      	adds	r7, #28
 8001c40:	46bd      	mov	sp, r7
 8001c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c46:	4770      	bx	lr
 8001c48:	40021000 	.word	0x40021000
 8001c4c:	007a1200 	.word	0x007a1200
 8001c50:	00f42400 	.word	0x00f42400

08001c54 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b086      	sub	sp, #24
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001c60:	2300      	movs	r3, #0
 8001c62:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	f000 8098 	beq.w	8001da2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c72:	2300      	movs	r3, #0
 8001c74:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c76:	4b43      	ldr	r3, [pc, #268]	; (8001d84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d10d      	bne.n	8001c9e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c82:	4b40      	ldr	r3, [pc, #256]	; (8001d84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c86:	4a3f      	ldr	r2, [pc, #252]	; (8001d84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c8c:	6593      	str	r3, [r2, #88]	; 0x58
 8001c8e:	4b3d      	ldr	r3, [pc, #244]	; (8001d84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c96:	60bb      	str	r3, [r7, #8]
 8001c98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c9e:	4b3a      	ldr	r3, [pc, #232]	; (8001d88 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4a39      	ldr	r2, [pc, #228]	; (8001d88 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001ca4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ca8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001caa:	f7fe ff8f 	bl	8000bcc <HAL_GetTick>
 8001cae:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001cb0:	e009      	b.n	8001cc6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cb2:	f7fe ff8b 	bl	8000bcc <HAL_GetTick>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	1ad3      	subs	r3, r2, r3
 8001cbc:	2b02      	cmp	r3, #2
 8001cbe:	d902      	bls.n	8001cc6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	74fb      	strb	r3, [r7, #19]
        break;
 8001cc4:	e005      	b.n	8001cd2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001cc6:	4b30      	ldr	r3, [pc, #192]	; (8001d88 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d0ef      	beq.n	8001cb2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8001cd2:	7cfb      	ldrb	r3, [r7, #19]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d159      	bne.n	8001d8c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001cd8:	4b2a      	ldr	r3, [pc, #168]	; (8001d84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001cda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cde:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ce2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d01e      	beq.n	8001d28 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001cee:	697a      	ldr	r2, [r7, #20]
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	d019      	beq.n	8001d28 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001cf4:	4b23      	ldr	r3, [pc, #140]	; (8001d84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001cf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cfa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001cfe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001d00:	4b20      	ldr	r3, [pc, #128]	; (8001d84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001d02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d06:	4a1f      	ldr	r2, [pc, #124]	; (8001d84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001d08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d0c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001d10:	4b1c      	ldr	r3, [pc, #112]	; (8001d84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001d12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d16:	4a1b      	ldr	r2, [pc, #108]	; (8001d84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001d18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001d20:	4a18      	ldr	r2, [pc, #96]	; (8001d84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	f003 0301 	and.w	r3, r3, #1
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d016      	beq.n	8001d60 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d32:	f7fe ff4b 	bl	8000bcc <HAL_GetTick>
 8001d36:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d38:	e00b      	b.n	8001d52 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d3a:	f7fe ff47 	bl	8000bcc <HAL_GetTick>
 8001d3e:	4602      	mov	r2, r0
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	1ad3      	subs	r3, r2, r3
 8001d44:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d902      	bls.n	8001d52 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8001d4c:	2303      	movs	r3, #3
 8001d4e:	74fb      	strb	r3, [r7, #19]
            break;
 8001d50:	e006      	b.n	8001d60 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d52:	4b0c      	ldr	r3, [pc, #48]	; (8001d84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001d54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d58:	f003 0302 	and.w	r3, r3, #2
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d0ec      	beq.n	8001d3a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8001d60:	7cfb      	ldrb	r3, [r7, #19]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d10b      	bne.n	8001d7e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001d66:	4b07      	ldr	r3, [pc, #28]	; (8001d84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001d68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d6c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d74:	4903      	ldr	r1, [pc, #12]	; (8001d84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001d76:	4313      	orrs	r3, r2
 8001d78:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8001d7c:	e008      	b.n	8001d90 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001d7e:	7cfb      	ldrb	r3, [r7, #19]
 8001d80:	74bb      	strb	r3, [r7, #18]
 8001d82:	e005      	b.n	8001d90 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8001d84:	40021000 	.word	0x40021000
 8001d88:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001d8c:	7cfb      	ldrb	r3, [r7, #19]
 8001d8e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001d90:	7c7b      	ldrb	r3, [r7, #17]
 8001d92:	2b01      	cmp	r3, #1
 8001d94:	d105      	bne.n	8001da2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d96:	4ba7      	ldr	r3, [pc, #668]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001d98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d9a:	4aa6      	ldr	r2, [pc, #664]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001d9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001da0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f003 0301 	and.w	r3, r3, #1
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d00a      	beq.n	8001dc4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001dae:	4ba1      	ldr	r3, [pc, #644]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001db0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001db4:	f023 0203 	bic.w	r2, r3, #3
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	499d      	ldr	r1, [pc, #628]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f003 0302 	and.w	r3, r3, #2
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d00a      	beq.n	8001de6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001dd0:	4b98      	ldr	r3, [pc, #608]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001dd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001dd6:	f023 020c 	bic.w	r2, r3, #12
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	689b      	ldr	r3, [r3, #8]
 8001dde:	4995      	ldr	r1, [pc, #596]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001de0:	4313      	orrs	r3, r2
 8001de2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f003 0304 	and.w	r3, r3, #4
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d00a      	beq.n	8001e08 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001df2:	4b90      	ldr	r3, [pc, #576]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001df4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001df8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	498c      	ldr	r1, [pc, #560]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001e02:	4313      	orrs	r3, r2
 8001e04:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f003 0308 	and.w	r3, r3, #8
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d00a      	beq.n	8001e2a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001e14:	4b87      	ldr	r3, [pc, #540]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001e16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e1a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	691b      	ldr	r3, [r3, #16]
 8001e22:	4984      	ldr	r1, [pc, #528]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001e24:	4313      	orrs	r3, r2
 8001e26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f003 0310 	and.w	r3, r3, #16
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d00a      	beq.n	8001e4c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001e36:	4b7f      	ldr	r3, [pc, #508]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001e38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e3c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	695b      	ldr	r3, [r3, #20]
 8001e44:	497b      	ldr	r1, [pc, #492]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001e46:	4313      	orrs	r3, r2
 8001e48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f003 0320 	and.w	r3, r3, #32
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d00a      	beq.n	8001e6e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001e58:	4b76      	ldr	r3, [pc, #472]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001e5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e5e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	699b      	ldr	r3, [r3, #24]
 8001e66:	4973      	ldr	r1, [pc, #460]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d00a      	beq.n	8001e90 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001e7a:	4b6e      	ldr	r3, [pc, #440]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001e7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e80:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	69db      	ldr	r3, [r3, #28]
 8001e88:	496a      	ldr	r1, [pc, #424]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d00a      	beq.n	8001eb2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001e9c:	4b65      	ldr	r3, [pc, #404]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ea2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6a1b      	ldr	r3, [r3, #32]
 8001eaa:	4962      	ldr	r1, [pc, #392]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001eac:	4313      	orrs	r3, r2
 8001eae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d00a      	beq.n	8001ed4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001ebe:	4b5d      	ldr	r3, [pc, #372]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001ec0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ec4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ecc:	4959      	ldr	r1, [pc, #356]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d00a      	beq.n	8001ef6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8001ee0:	4b54      	ldr	r3, [pc, #336]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001ee2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001ee6:	f023 0203 	bic.w	r2, r3, #3
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eee:	4951      	ldr	r1, [pc, #324]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d00a      	beq.n	8001f18 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001f02:	4b4c      	ldr	r3, [pc, #304]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001f04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f08:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f10:	4948      	ldr	r1, [pc, #288]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001f12:	4313      	orrs	r3, r2
 8001f14:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d015      	beq.n	8001f50 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001f24:	4b43      	ldr	r3, [pc, #268]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001f26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f2a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f32:	4940      	ldr	r1, [pc, #256]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001f34:	4313      	orrs	r3, r2
 8001f36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f3e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001f42:	d105      	bne.n	8001f50 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001f44:	4b3b      	ldr	r3, [pc, #236]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	4a3a      	ldr	r2, [pc, #232]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001f4a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001f4e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d015      	beq.n	8001f88 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001f5c:	4b35      	ldr	r3, [pc, #212]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001f5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f62:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f6a:	4932      	ldr	r1, [pc, #200]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f76:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001f7a:	d105      	bne.n	8001f88 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001f7c:	4b2d      	ldr	r3, [pc, #180]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001f7e:	68db      	ldr	r3, [r3, #12]
 8001f80:	4a2c      	ldr	r2, [pc, #176]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001f82:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001f86:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d015      	beq.n	8001fc0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8001f94:	4b27      	ldr	r3, [pc, #156]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001f96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f9a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fa2:	4924      	ldr	r1, [pc, #144]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fae:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001fb2:	d105      	bne.n	8001fc0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001fb4:	4b1f      	ldr	r3, [pc, #124]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	4a1e      	ldr	r2, [pc, #120]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001fba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001fbe:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d015      	beq.n	8001ff8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001fcc:	4b19      	ldr	r3, [pc, #100]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001fce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fd2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fda:	4916      	ldr	r1, [pc, #88]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fe6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001fea:	d105      	bne.n	8001ff8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001fec:	4b11      	ldr	r3, [pc, #68]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	4a10      	ldr	r2, [pc, #64]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8001ff2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001ff6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002000:	2b00      	cmp	r3, #0
 8002002:	d019      	beq.n	8002038 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002004:	4b0b      	ldr	r3, [pc, #44]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002006:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800200a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002012:	4908      	ldr	r1, [pc, #32]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002014:	4313      	orrs	r3, r2
 8002016:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002022:	d109      	bne.n	8002038 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002024:	4b03      	ldr	r3, [pc, #12]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002026:	68db      	ldr	r3, [r3, #12]
 8002028:	4a02      	ldr	r2, [pc, #8]	; (8002034 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800202a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800202e:	60d3      	str	r3, [r2, #12]
 8002030:	e002      	b.n	8002038 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8002032:	bf00      	nop
 8002034:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002040:	2b00      	cmp	r3, #0
 8002042:	d015      	beq.n	8002070 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002044:	4b29      	ldr	r3, [pc, #164]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002046:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800204a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002052:	4926      	ldr	r1, [pc, #152]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002054:	4313      	orrs	r3, r2
 8002056:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800205e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002062:	d105      	bne.n	8002070 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002064:	4b21      	ldr	r3, [pc, #132]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002066:	68db      	ldr	r3, [r3, #12]
 8002068:	4a20      	ldr	r2, [pc, #128]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800206a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800206e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002078:	2b00      	cmp	r3, #0
 800207a:	d015      	beq.n	80020a8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800207c:	4b1b      	ldr	r3, [pc, #108]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800207e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002082:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800208a:	4918      	ldr	r1, [pc, #96]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800208c:	4313      	orrs	r3, r2
 800208e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002096:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800209a:	d105      	bne.n	80020a8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800209c:	4b13      	ldr	r3, [pc, #76]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800209e:	68db      	ldr	r3, [r3, #12]
 80020a0:	4a12      	ldr	r2, [pc, #72]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80020a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020a6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d015      	beq.n	80020e0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80020b4:	4b0d      	ldr	r3, [pc, #52]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80020b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80020ba:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020c2:	490a      	ldr	r1, [pc, #40]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80020c4:	4313      	orrs	r3, r2
 80020c6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020ce:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80020d2:	d105      	bne.n	80020e0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80020d4:	4b05      	ldr	r3, [pc, #20]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80020d6:	68db      	ldr	r3, [r3, #12]
 80020d8:	4a04      	ldr	r2, [pc, #16]	; (80020ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80020da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80020de:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80020e0:	7cbb      	ldrb	r3, [r7, #18]
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	3718      	adds	r7, #24
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	bf00      	nop
 80020ec:	40021000 	.word	0x40021000

080020f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b082      	sub	sp, #8
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d101      	bne.n	8002102 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	e042      	b.n	8002188 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002108:	2b00      	cmp	r3, #0
 800210a:	d106      	bne.n	800211a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2200      	movs	r2, #0
 8002110:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002114:	6878      	ldr	r0, [r7, #4]
 8002116:	f7fe fc73 	bl	8000a00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2224      	movs	r2, #36	; 0x24
 800211e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f022 0201 	bic.w	r2, r2, #1
 8002130:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002136:	2b00      	cmp	r3, #0
 8002138:	d002      	beq.n	8002140 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800213a:	6878      	ldr	r0, [r7, #4]
 800213c:	f000 fbec 	bl	8002918 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002140:	6878      	ldr	r0, [r7, #4]
 8002142:	f000 f8ed 	bl	8002320 <UART_SetConfig>
 8002146:	4603      	mov	r3, r0
 8002148:	2b01      	cmp	r3, #1
 800214a:	d101      	bne.n	8002150 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800214c:	2301      	movs	r3, #1
 800214e:	e01b      	b.n	8002188 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	685a      	ldr	r2, [r3, #4]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800215e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	689a      	ldr	r2, [r3, #8]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800216e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	681a      	ldr	r2, [r3, #0]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f042 0201 	orr.w	r2, r2, #1
 800217e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002180:	6878      	ldr	r0, [r7, #4]
 8002182:	f000 fc6b 	bl	8002a5c <UART_CheckIdleState>
 8002186:	4603      	mov	r3, r0
}
 8002188:	4618      	mov	r0, r3
 800218a:	3708      	adds	r7, #8
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}

08002190 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b08a      	sub	sp, #40	; 0x28
 8002194:	af02      	add	r7, sp, #8
 8002196:	60f8      	str	r0, [r7, #12]
 8002198:	60b9      	str	r1, [r7, #8]
 800219a:	603b      	str	r3, [r7, #0]
 800219c:	4613      	mov	r3, r2
 800219e:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80021a6:	2b20      	cmp	r3, #32
 80021a8:	f040 80b5 	bne.w	8002316 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d002      	beq.n	80021b8 <HAL_UART_Receive+0x28>
 80021b2:	88fb      	ldrh	r3, [r7, #6]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d101      	bne.n	80021bc <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80021b8:	2301      	movs	r3, #1
 80021ba:	e0ad      	b.n	8002318 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	2200      	movs	r2, #0
 80021c0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	2222      	movs	r2, #34	; 0x22
 80021c8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	2200      	movs	r2, #0
 80021d0:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80021d2:	f7fe fcfb 	bl	8000bcc <HAL_GetTick>
 80021d6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	88fa      	ldrh	r2, [r7, #6]
 80021dc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	88fa      	ldrh	r2, [r7, #6]
 80021e4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021f0:	d10e      	bne.n	8002210 <HAL_UART_Receive+0x80>
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	691b      	ldr	r3, [r3, #16]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d105      	bne.n	8002206 <HAL_UART_Receive+0x76>
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	f240 12ff 	movw	r2, #511	; 0x1ff
 8002200:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8002204:	e02d      	b.n	8002262 <HAL_UART_Receive+0xd2>
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	22ff      	movs	r2, #255	; 0xff
 800220a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800220e:	e028      	b.n	8002262 <HAL_UART_Receive+0xd2>
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	689b      	ldr	r3, [r3, #8]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d10d      	bne.n	8002234 <HAL_UART_Receive+0xa4>
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	691b      	ldr	r3, [r3, #16]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d104      	bne.n	800222a <HAL_UART_Receive+0x9a>
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	22ff      	movs	r2, #255	; 0xff
 8002224:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8002228:	e01b      	b.n	8002262 <HAL_UART_Receive+0xd2>
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	227f      	movs	r2, #127	; 0x7f
 800222e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8002232:	e016      	b.n	8002262 <HAL_UART_Receive+0xd2>
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	689b      	ldr	r3, [r3, #8]
 8002238:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800223c:	d10d      	bne.n	800225a <HAL_UART_Receive+0xca>
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	691b      	ldr	r3, [r3, #16]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d104      	bne.n	8002250 <HAL_UART_Receive+0xc0>
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	227f      	movs	r2, #127	; 0x7f
 800224a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800224e:	e008      	b.n	8002262 <HAL_UART_Receive+0xd2>
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	223f      	movs	r2, #63	; 0x3f
 8002254:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8002258:	e003      	b.n	8002262 <HAL_UART_Receive+0xd2>
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	2200      	movs	r2, #0
 800225e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8002268:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002272:	d108      	bne.n	8002286 <HAL_UART_Receive+0xf6>
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	691b      	ldr	r3, [r3, #16]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d104      	bne.n	8002286 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800227c:	2300      	movs	r3, #0
 800227e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	61bb      	str	r3, [r7, #24]
 8002284:	e003      	b.n	800228e <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800228a:	2300      	movs	r3, #0
 800228c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800228e:	e036      	b.n	80022fe <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	9300      	str	r3, [sp, #0]
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	2200      	movs	r2, #0
 8002298:	2120      	movs	r1, #32
 800229a:	68f8      	ldr	r0, [r7, #12]
 800229c:	f000 fc88 	bl	8002bb0 <UART_WaitOnFlagUntilTimeout>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d005      	beq.n	80022b2 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	2220      	movs	r2, #32
 80022aa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        return HAL_TIMEOUT;
 80022ae:	2303      	movs	r3, #3
 80022b0:	e032      	b.n	8002318 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 80022b2:	69fb      	ldr	r3, [r7, #28]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d10c      	bne.n	80022d2 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022be:	b29a      	uxth	r2, r3
 80022c0:	8a7b      	ldrh	r3, [r7, #18]
 80022c2:	4013      	ands	r3, r2
 80022c4:	b29a      	uxth	r2, r3
 80022c6:	69bb      	ldr	r3, [r7, #24]
 80022c8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80022ca:	69bb      	ldr	r3, [r7, #24]
 80022cc:	3302      	adds	r3, #2
 80022ce:	61bb      	str	r3, [r7, #24]
 80022d0:	e00c      	b.n	80022ec <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022d8:	b2da      	uxtb	r2, r3
 80022da:	8a7b      	ldrh	r3, [r7, #18]
 80022dc:	b2db      	uxtb	r3, r3
 80022de:	4013      	ands	r3, r2
 80022e0:	b2da      	uxtb	r2, r3
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80022e6:	69fb      	ldr	r3, [r7, #28]
 80022e8:	3301      	adds	r3, #1
 80022ea:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80022f2:	b29b      	uxth	r3, r3
 80022f4:	3b01      	subs	r3, #1
 80022f6:	b29a      	uxth	r2, r3
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8002304:	b29b      	uxth	r3, r3
 8002306:	2b00      	cmp	r3, #0
 8002308:	d1c2      	bne.n	8002290 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	2220      	movs	r2, #32
 800230e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    return HAL_OK;
 8002312:	2300      	movs	r3, #0
 8002314:	e000      	b.n	8002318 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8002316:	2302      	movs	r3, #2
  }
}
 8002318:	4618      	mov	r0, r3
 800231a:	3720      	adds	r7, #32
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}

08002320 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002320:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002324:	b08c      	sub	sp, #48	; 0x30
 8002326:	af00      	add	r7, sp, #0
 8002328:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800232a:	2300      	movs	r3, #0
 800232c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	689a      	ldr	r2, [r3, #8]
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	691b      	ldr	r3, [r3, #16]
 8002338:	431a      	orrs	r2, r3
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	695b      	ldr	r3, [r3, #20]
 800233e:	431a      	orrs	r2, r3
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	69db      	ldr	r3, [r3, #28]
 8002344:	4313      	orrs	r3, r2
 8002346:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	681a      	ldr	r2, [r3, #0]
 800234e:	4baa      	ldr	r3, [pc, #680]	; (80025f8 <UART_SetConfig+0x2d8>)
 8002350:	4013      	ands	r3, r2
 8002352:	697a      	ldr	r2, [r7, #20]
 8002354:	6812      	ldr	r2, [r2, #0]
 8002356:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002358:	430b      	orrs	r3, r1
 800235a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	68da      	ldr	r2, [r3, #12]
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	430a      	orrs	r2, r1
 8002370:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	699b      	ldr	r3, [r3, #24]
 8002376:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a9f      	ldr	r2, [pc, #636]	; (80025fc <UART_SetConfig+0x2dc>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d004      	beq.n	800238c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	6a1b      	ldr	r3, [r3, #32]
 8002386:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002388:	4313      	orrs	r3, r2
 800238a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800238c:	697b      	ldr	r3, [r7, #20]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8002396:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800239a:	697a      	ldr	r2, [r7, #20]
 800239c:	6812      	ldr	r2, [r2, #0]
 800239e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80023a0:	430b      	orrs	r3, r1
 80023a2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023aa:	f023 010f 	bic.w	r1, r3, #15
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	430a      	orrs	r2, r1
 80023b8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4a90      	ldr	r2, [pc, #576]	; (8002600 <UART_SetConfig+0x2e0>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d125      	bne.n	8002410 <UART_SetConfig+0xf0>
 80023c4:	4b8f      	ldr	r3, [pc, #572]	; (8002604 <UART_SetConfig+0x2e4>)
 80023c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023ca:	f003 0303 	and.w	r3, r3, #3
 80023ce:	2b03      	cmp	r3, #3
 80023d0:	d81a      	bhi.n	8002408 <UART_SetConfig+0xe8>
 80023d2:	a201      	add	r2, pc, #4	; (adr r2, 80023d8 <UART_SetConfig+0xb8>)
 80023d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023d8:	080023e9 	.word	0x080023e9
 80023dc:	080023f9 	.word	0x080023f9
 80023e0:	080023f1 	.word	0x080023f1
 80023e4:	08002401 	.word	0x08002401
 80023e8:	2301      	movs	r3, #1
 80023ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80023ee:	e116      	b.n	800261e <UART_SetConfig+0x2fe>
 80023f0:	2302      	movs	r3, #2
 80023f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80023f6:	e112      	b.n	800261e <UART_SetConfig+0x2fe>
 80023f8:	2304      	movs	r3, #4
 80023fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80023fe:	e10e      	b.n	800261e <UART_SetConfig+0x2fe>
 8002400:	2308      	movs	r3, #8
 8002402:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002406:	e10a      	b.n	800261e <UART_SetConfig+0x2fe>
 8002408:	2310      	movs	r3, #16
 800240a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800240e:	e106      	b.n	800261e <UART_SetConfig+0x2fe>
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a7c      	ldr	r2, [pc, #496]	; (8002608 <UART_SetConfig+0x2e8>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d138      	bne.n	800248c <UART_SetConfig+0x16c>
 800241a:	4b7a      	ldr	r3, [pc, #488]	; (8002604 <UART_SetConfig+0x2e4>)
 800241c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002420:	f003 030c 	and.w	r3, r3, #12
 8002424:	2b0c      	cmp	r3, #12
 8002426:	d82d      	bhi.n	8002484 <UART_SetConfig+0x164>
 8002428:	a201      	add	r2, pc, #4	; (adr r2, 8002430 <UART_SetConfig+0x110>)
 800242a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800242e:	bf00      	nop
 8002430:	08002465 	.word	0x08002465
 8002434:	08002485 	.word	0x08002485
 8002438:	08002485 	.word	0x08002485
 800243c:	08002485 	.word	0x08002485
 8002440:	08002475 	.word	0x08002475
 8002444:	08002485 	.word	0x08002485
 8002448:	08002485 	.word	0x08002485
 800244c:	08002485 	.word	0x08002485
 8002450:	0800246d 	.word	0x0800246d
 8002454:	08002485 	.word	0x08002485
 8002458:	08002485 	.word	0x08002485
 800245c:	08002485 	.word	0x08002485
 8002460:	0800247d 	.word	0x0800247d
 8002464:	2300      	movs	r3, #0
 8002466:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800246a:	e0d8      	b.n	800261e <UART_SetConfig+0x2fe>
 800246c:	2302      	movs	r3, #2
 800246e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002472:	e0d4      	b.n	800261e <UART_SetConfig+0x2fe>
 8002474:	2304      	movs	r3, #4
 8002476:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800247a:	e0d0      	b.n	800261e <UART_SetConfig+0x2fe>
 800247c:	2308      	movs	r3, #8
 800247e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002482:	e0cc      	b.n	800261e <UART_SetConfig+0x2fe>
 8002484:	2310      	movs	r3, #16
 8002486:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800248a:	e0c8      	b.n	800261e <UART_SetConfig+0x2fe>
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a5e      	ldr	r2, [pc, #376]	; (800260c <UART_SetConfig+0x2ec>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d125      	bne.n	80024e2 <UART_SetConfig+0x1c2>
 8002496:	4b5b      	ldr	r3, [pc, #364]	; (8002604 <UART_SetConfig+0x2e4>)
 8002498:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800249c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80024a0:	2b30      	cmp	r3, #48	; 0x30
 80024a2:	d016      	beq.n	80024d2 <UART_SetConfig+0x1b2>
 80024a4:	2b30      	cmp	r3, #48	; 0x30
 80024a6:	d818      	bhi.n	80024da <UART_SetConfig+0x1ba>
 80024a8:	2b20      	cmp	r3, #32
 80024aa:	d00a      	beq.n	80024c2 <UART_SetConfig+0x1a2>
 80024ac:	2b20      	cmp	r3, #32
 80024ae:	d814      	bhi.n	80024da <UART_SetConfig+0x1ba>
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d002      	beq.n	80024ba <UART_SetConfig+0x19a>
 80024b4:	2b10      	cmp	r3, #16
 80024b6:	d008      	beq.n	80024ca <UART_SetConfig+0x1aa>
 80024b8:	e00f      	b.n	80024da <UART_SetConfig+0x1ba>
 80024ba:	2300      	movs	r3, #0
 80024bc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80024c0:	e0ad      	b.n	800261e <UART_SetConfig+0x2fe>
 80024c2:	2302      	movs	r3, #2
 80024c4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80024c8:	e0a9      	b.n	800261e <UART_SetConfig+0x2fe>
 80024ca:	2304      	movs	r3, #4
 80024cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80024d0:	e0a5      	b.n	800261e <UART_SetConfig+0x2fe>
 80024d2:	2308      	movs	r3, #8
 80024d4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80024d8:	e0a1      	b.n	800261e <UART_SetConfig+0x2fe>
 80024da:	2310      	movs	r3, #16
 80024dc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80024e0:	e09d      	b.n	800261e <UART_SetConfig+0x2fe>
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a4a      	ldr	r2, [pc, #296]	; (8002610 <UART_SetConfig+0x2f0>)
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d125      	bne.n	8002538 <UART_SetConfig+0x218>
 80024ec:	4b45      	ldr	r3, [pc, #276]	; (8002604 <UART_SetConfig+0x2e4>)
 80024ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024f2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80024f6:	2bc0      	cmp	r3, #192	; 0xc0
 80024f8:	d016      	beq.n	8002528 <UART_SetConfig+0x208>
 80024fa:	2bc0      	cmp	r3, #192	; 0xc0
 80024fc:	d818      	bhi.n	8002530 <UART_SetConfig+0x210>
 80024fe:	2b80      	cmp	r3, #128	; 0x80
 8002500:	d00a      	beq.n	8002518 <UART_SetConfig+0x1f8>
 8002502:	2b80      	cmp	r3, #128	; 0x80
 8002504:	d814      	bhi.n	8002530 <UART_SetConfig+0x210>
 8002506:	2b00      	cmp	r3, #0
 8002508:	d002      	beq.n	8002510 <UART_SetConfig+0x1f0>
 800250a:	2b40      	cmp	r3, #64	; 0x40
 800250c:	d008      	beq.n	8002520 <UART_SetConfig+0x200>
 800250e:	e00f      	b.n	8002530 <UART_SetConfig+0x210>
 8002510:	2300      	movs	r3, #0
 8002512:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002516:	e082      	b.n	800261e <UART_SetConfig+0x2fe>
 8002518:	2302      	movs	r3, #2
 800251a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800251e:	e07e      	b.n	800261e <UART_SetConfig+0x2fe>
 8002520:	2304      	movs	r3, #4
 8002522:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002526:	e07a      	b.n	800261e <UART_SetConfig+0x2fe>
 8002528:	2308      	movs	r3, #8
 800252a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800252e:	e076      	b.n	800261e <UART_SetConfig+0x2fe>
 8002530:	2310      	movs	r3, #16
 8002532:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002536:	e072      	b.n	800261e <UART_SetConfig+0x2fe>
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a35      	ldr	r2, [pc, #212]	; (8002614 <UART_SetConfig+0x2f4>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d12a      	bne.n	8002598 <UART_SetConfig+0x278>
 8002542:	4b30      	ldr	r3, [pc, #192]	; (8002604 <UART_SetConfig+0x2e4>)
 8002544:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002548:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800254c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002550:	d01a      	beq.n	8002588 <UART_SetConfig+0x268>
 8002552:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002556:	d81b      	bhi.n	8002590 <UART_SetConfig+0x270>
 8002558:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800255c:	d00c      	beq.n	8002578 <UART_SetConfig+0x258>
 800255e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002562:	d815      	bhi.n	8002590 <UART_SetConfig+0x270>
 8002564:	2b00      	cmp	r3, #0
 8002566:	d003      	beq.n	8002570 <UART_SetConfig+0x250>
 8002568:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800256c:	d008      	beq.n	8002580 <UART_SetConfig+0x260>
 800256e:	e00f      	b.n	8002590 <UART_SetConfig+0x270>
 8002570:	2300      	movs	r3, #0
 8002572:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002576:	e052      	b.n	800261e <UART_SetConfig+0x2fe>
 8002578:	2302      	movs	r3, #2
 800257a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800257e:	e04e      	b.n	800261e <UART_SetConfig+0x2fe>
 8002580:	2304      	movs	r3, #4
 8002582:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002586:	e04a      	b.n	800261e <UART_SetConfig+0x2fe>
 8002588:	2308      	movs	r3, #8
 800258a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800258e:	e046      	b.n	800261e <UART_SetConfig+0x2fe>
 8002590:	2310      	movs	r3, #16
 8002592:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002596:	e042      	b.n	800261e <UART_SetConfig+0x2fe>
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a17      	ldr	r2, [pc, #92]	; (80025fc <UART_SetConfig+0x2dc>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d13a      	bne.n	8002618 <UART_SetConfig+0x2f8>
 80025a2:	4b18      	ldr	r3, [pc, #96]	; (8002604 <UART_SetConfig+0x2e4>)
 80025a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025a8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80025ac:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80025b0:	d01a      	beq.n	80025e8 <UART_SetConfig+0x2c8>
 80025b2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80025b6:	d81b      	bhi.n	80025f0 <UART_SetConfig+0x2d0>
 80025b8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80025bc:	d00c      	beq.n	80025d8 <UART_SetConfig+0x2b8>
 80025be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80025c2:	d815      	bhi.n	80025f0 <UART_SetConfig+0x2d0>
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d003      	beq.n	80025d0 <UART_SetConfig+0x2b0>
 80025c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025cc:	d008      	beq.n	80025e0 <UART_SetConfig+0x2c0>
 80025ce:	e00f      	b.n	80025f0 <UART_SetConfig+0x2d0>
 80025d0:	2300      	movs	r3, #0
 80025d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80025d6:	e022      	b.n	800261e <UART_SetConfig+0x2fe>
 80025d8:	2302      	movs	r3, #2
 80025da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80025de:	e01e      	b.n	800261e <UART_SetConfig+0x2fe>
 80025e0:	2304      	movs	r3, #4
 80025e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80025e6:	e01a      	b.n	800261e <UART_SetConfig+0x2fe>
 80025e8:	2308      	movs	r3, #8
 80025ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80025ee:	e016      	b.n	800261e <UART_SetConfig+0x2fe>
 80025f0:	2310      	movs	r3, #16
 80025f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80025f6:	e012      	b.n	800261e <UART_SetConfig+0x2fe>
 80025f8:	cfff69f3 	.word	0xcfff69f3
 80025fc:	40008000 	.word	0x40008000
 8002600:	40013800 	.word	0x40013800
 8002604:	40021000 	.word	0x40021000
 8002608:	40004400 	.word	0x40004400
 800260c:	40004800 	.word	0x40004800
 8002610:	40004c00 	.word	0x40004c00
 8002614:	40005000 	.word	0x40005000
 8002618:	2310      	movs	r3, #16
 800261a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4aae      	ldr	r2, [pc, #696]	; (80028dc <UART_SetConfig+0x5bc>)
 8002624:	4293      	cmp	r3, r2
 8002626:	f040 8097 	bne.w	8002758 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800262a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800262e:	2b08      	cmp	r3, #8
 8002630:	d823      	bhi.n	800267a <UART_SetConfig+0x35a>
 8002632:	a201      	add	r2, pc, #4	; (adr r2, 8002638 <UART_SetConfig+0x318>)
 8002634:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002638:	0800265d 	.word	0x0800265d
 800263c:	0800267b 	.word	0x0800267b
 8002640:	08002665 	.word	0x08002665
 8002644:	0800267b 	.word	0x0800267b
 8002648:	0800266b 	.word	0x0800266b
 800264c:	0800267b 	.word	0x0800267b
 8002650:	0800267b 	.word	0x0800267b
 8002654:	0800267b 	.word	0x0800267b
 8002658:	08002673 	.word	0x08002673
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800265c:	f7ff fa88 	bl	8001b70 <HAL_RCC_GetPCLK1Freq>
 8002660:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8002662:	e010      	b.n	8002686 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002664:	4b9e      	ldr	r3, [pc, #632]	; (80028e0 <UART_SetConfig+0x5c0>)
 8002666:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8002668:	e00d      	b.n	8002686 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800266a:	f7ff fa13 	bl	8001a94 <HAL_RCC_GetSysClockFreq>
 800266e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8002670:	e009      	b.n	8002686 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002672:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002676:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8002678:	e005      	b.n	8002686 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800267a:	2300      	movs	r3, #0
 800267c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8002684:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002688:	2b00      	cmp	r3, #0
 800268a:	f000 8130 	beq.w	80028ee <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002692:	4a94      	ldr	r2, [pc, #592]	; (80028e4 <UART_SetConfig+0x5c4>)
 8002694:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002698:	461a      	mov	r2, r3
 800269a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800269c:	fbb3 f3f2 	udiv	r3, r3, r2
 80026a0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80026a2:	697b      	ldr	r3, [r7, #20]
 80026a4:	685a      	ldr	r2, [r3, #4]
 80026a6:	4613      	mov	r3, r2
 80026a8:	005b      	lsls	r3, r3, #1
 80026aa:	4413      	add	r3, r2
 80026ac:	69ba      	ldr	r2, [r7, #24]
 80026ae:	429a      	cmp	r2, r3
 80026b0:	d305      	bcc.n	80026be <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80026b8:	69ba      	ldr	r2, [r7, #24]
 80026ba:	429a      	cmp	r2, r3
 80026bc:	d903      	bls.n	80026c6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80026c4:	e113      	b.n	80028ee <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80026c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026c8:	2200      	movs	r2, #0
 80026ca:	60bb      	str	r3, [r7, #8]
 80026cc:	60fa      	str	r2, [r7, #12]
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026d2:	4a84      	ldr	r2, [pc, #528]	; (80028e4 <UART_SetConfig+0x5c4>)
 80026d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80026d8:	b29b      	uxth	r3, r3
 80026da:	2200      	movs	r2, #0
 80026dc:	603b      	str	r3, [r7, #0]
 80026de:	607a      	str	r2, [r7, #4]
 80026e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80026e4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80026e8:	f7fd fda0 	bl	800022c <__aeabi_uldivmod>
 80026ec:	4602      	mov	r2, r0
 80026ee:	460b      	mov	r3, r1
 80026f0:	4610      	mov	r0, r2
 80026f2:	4619      	mov	r1, r3
 80026f4:	f04f 0200 	mov.w	r2, #0
 80026f8:	f04f 0300 	mov.w	r3, #0
 80026fc:	020b      	lsls	r3, r1, #8
 80026fe:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8002702:	0202      	lsls	r2, r0, #8
 8002704:	6979      	ldr	r1, [r7, #20]
 8002706:	6849      	ldr	r1, [r1, #4]
 8002708:	0849      	lsrs	r1, r1, #1
 800270a:	2000      	movs	r0, #0
 800270c:	460c      	mov	r4, r1
 800270e:	4605      	mov	r5, r0
 8002710:	eb12 0804 	adds.w	r8, r2, r4
 8002714:	eb43 0905 	adc.w	r9, r3, r5
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	2200      	movs	r2, #0
 800271e:	469a      	mov	sl, r3
 8002720:	4693      	mov	fp, r2
 8002722:	4652      	mov	r2, sl
 8002724:	465b      	mov	r3, fp
 8002726:	4640      	mov	r0, r8
 8002728:	4649      	mov	r1, r9
 800272a:	f7fd fd7f 	bl	800022c <__aeabi_uldivmod>
 800272e:	4602      	mov	r2, r0
 8002730:	460b      	mov	r3, r1
 8002732:	4613      	mov	r3, r2
 8002734:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002736:	6a3b      	ldr	r3, [r7, #32]
 8002738:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800273c:	d308      	bcc.n	8002750 <UART_SetConfig+0x430>
 800273e:	6a3b      	ldr	r3, [r7, #32]
 8002740:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002744:	d204      	bcs.n	8002750 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	6a3a      	ldr	r2, [r7, #32]
 800274c:	60da      	str	r2, [r3, #12]
 800274e:	e0ce      	b.n	80028ee <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8002756:	e0ca      	b.n	80028ee <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	69db      	ldr	r3, [r3, #28]
 800275c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002760:	d166      	bne.n	8002830 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8002762:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002766:	2b08      	cmp	r3, #8
 8002768:	d827      	bhi.n	80027ba <UART_SetConfig+0x49a>
 800276a:	a201      	add	r2, pc, #4	; (adr r2, 8002770 <UART_SetConfig+0x450>)
 800276c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002770:	08002795 	.word	0x08002795
 8002774:	0800279d 	.word	0x0800279d
 8002778:	080027a5 	.word	0x080027a5
 800277c:	080027bb 	.word	0x080027bb
 8002780:	080027ab 	.word	0x080027ab
 8002784:	080027bb 	.word	0x080027bb
 8002788:	080027bb 	.word	0x080027bb
 800278c:	080027bb 	.word	0x080027bb
 8002790:	080027b3 	.word	0x080027b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002794:	f7ff f9ec 	bl	8001b70 <HAL_RCC_GetPCLK1Freq>
 8002798:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800279a:	e014      	b.n	80027c6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800279c:	f7ff f9fe 	bl	8001b9c <HAL_RCC_GetPCLK2Freq>
 80027a0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80027a2:	e010      	b.n	80027c6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80027a4:	4b4e      	ldr	r3, [pc, #312]	; (80028e0 <UART_SetConfig+0x5c0>)
 80027a6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80027a8:	e00d      	b.n	80027c6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80027aa:	f7ff f973 	bl	8001a94 <HAL_RCC_GetSysClockFreq>
 80027ae:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80027b0:	e009      	b.n	80027c6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80027b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80027b6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80027b8:	e005      	b.n	80027c6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80027ba:	2300      	movs	r3, #0
 80027bc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80027c4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80027c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	f000 8090 	beq.w	80028ee <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80027ce:	697b      	ldr	r3, [r7, #20]
 80027d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027d2:	4a44      	ldr	r2, [pc, #272]	; (80028e4 <UART_SetConfig+0x5c4>)
 80027d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80027d8:	461a      	mov	r2, r3
 80027da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80027e0:	005a      	lsls	r2, r3, #1
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	085b      	lsrs	r3, r3, #1
 80027e8:	441a      	add	r2, r3
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80027f2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80027f4:	6a3b      	ldr	r3, [r7, #32]
 80027f6:	2b0f      	cmp	r3, #15
 80027f8:	d916      	bls.n	8002828 <UART_SetConfig+0x508>
 80027fa:	6a3b      	ldr	r3, [r7, #32]
 80027fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002800:	d212      	bcs.n	8002828 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002802:	6a3b      	ldr	r3, [r7, #32]
 8002804:	b29b      	uxth	r3, r3
 8002806:	f023 030f 	bic.w	r3, r3, #15
 800280a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800280c:	6a3b      	ldr	r3, [r7, #32]
 800280e:	085b      	lsrs	r3, r3, #1
 8002810:	b29b      	uxth	r3, r3
 8002812:	f003 0307 	and.w	r3, r3, #7
 8002816:	b29a      	uxth	r2, r3
 8002818:	8bfb      	ldrh	r3, [r7, #30]
 800281a:	4313      	orrs	r3, r2
 800281c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	8bfa      	ldrh	r2, [r7, #30]
 8002824:	60da      	str	r2, [r3, #12]
 8002826:	e062      	b.n	80028ee <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8002828:	2301      	movs	r3, #1
 800282a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800282e:	e05e      	b.n	80028ee <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002830:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002834:	2b08      	cmp	r3, #8
 8002836:	d828      	bhi.n	800288a <UART_SetConfig+0x56a>
 8002838:	a201      	add	r2, pc, #4	; (adr r2, 8002840 <UART_SetConfig+0x520>)
 800283a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800283e:	bf00      	nop
 8002840:	08002865 	.word	0x08002865
 8002844:	0800286d 	.word	0x0800286d
 8002848:	08002875 	.word	0x08002875
 800284c:	0800288b 	.word	0x0800288b
 8002850:	0800287b 	.word	0x0800287b
 8002854:	0800288b 	.word	0x0800288b
 8002858:	0800288b 	.word	0x0800288b
 800285c:	0800288b 	.word	0x0800288b
 8002860:	08002883 	.word	0x08002883
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002864:	f7ff f984 	bl	8001b70 <HAL_RCC_GetPCLK1Freq>
 8002868:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800286a:	e014      	b.n	8002896 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800286c:	f7ff f996 	bl	8001b9c <HAL_RCC_GetPCLK2Freq>
 8002870:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8002872:	e010      	b.n	8002896 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002874:	4b1a      	ldr	r3, [pc, #104]	; (80028e0 <UART_SetConfig+0x5c0>)
 8002876:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8002878:	e00d      	b.n	8002896 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800287a:	f7ff f90b 	bl	8001a94 <HAL_RCC_GetSysClockFreq>
 800287e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8002880:	e009      	b.n	8002896 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002882:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002886:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8002888:	e005      	b.n	8002896 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800288a:	2300      	movs	r3, #0
 800288c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800288e:	2301      	movs	r3, #1
 8002890:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8002894:	bf00      	nop
    }

    if (pclk != 0U)
 8002896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002898:	2b00      	cmp	r3, #0
 800289a:	d028      	beq.n	80028ee <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028a0:	4a10      	ldr	r2, [pc, #64]	; (80028e4 <UART_SetConfig+0x5c4>)
 80028a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80028a6:	461a      	mov	r2, r3
 80028a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028aa:	fbb3 f2f2 	udiv	r2, r3, r2
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	085b      	lsrs	r3, r3, #1
 80028b4:	441a      	add	r2, r3
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80028be:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80028c0:	6a3b      	ldr	r3, [r7, #32]
 80028c2:	2b0f      	cmp	r3, #15
 80028c4:	d910      	bls.n	80028e8 <UART_SetConfig+0x5c8>
 80028c6:	6a3b      	ldr	r3, [r7, #32]
 80028c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028cc:	d20c      	bcs.n	80028e8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80028ce:	6a3b      	ldr	r3, [r7, #32]
 80028d0:	b29a      	uxth	r2, r3
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	60da      	str	r2, [r3, #12]
 80028d8:	e009      	b.n	80028ee <UART_SetConfig+0x5ce>
 80028da:	bf00      	nop
 80028dc:	40008000 	.word	0x40008000
 80028e0:	00f42400 	.word	0x00f42400
 80028e4:	0800302c 	.word	0x0800302c
      }
      else
      {
        ret = HAL_ERROR;
 80028e8:	2301      	movs	r3, #1
 80028ea:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	2201      	movs	r2, #1
 80028f2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80028f6:	697b      	ldr	r3, [r7, #20]
 80028f8:	2201      	movs	r2, #1
 80028fa:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	2200      	movs	r2, #0
 8002902:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	2200      	movs	r2, #0
 8002908:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800290a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800290e:	4618      	mov	r0, r3
 8002910:	3730      	adds	r7, #48	; 0x30
 8002912:	46bd      	mov	sp, r7
 8002914:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002918 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002918:	b480      	push	{r7}
 800291a:	b083      	sub	sp, #12
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002924:	f003 0308 	and.w	r3, r3, #8
 8002928:	2b00      	cmp	r3, #0
 800292a:	d00a      	beq.n	8002942 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	430a      	orrs	r2, r1
 8002940:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002946:	f003 0301 	and.w	r3, r3, #1
 800294a:	2b00      	cmp	r3, #0
 800294c:	d00a      	beq.n	8002964 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	430a      	orrs	r2, r1
 8002962:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002968:	f003 0302 	and.w	r3, r3, #2
 800296c:	2b00      	cmp	r3, #0
 800296e:	d00a      	beq.n	8002986 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	430a      	orrs	r2, r1
 8002984:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800298a:	f003 0304 	and.w	r3, r3, #4
 800298e:	2b00      	cmp	r3, #0
 8002990:	d00a      	beq.n	80029a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	430a      	orrs	r2, r1
 80029a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029ac:	f003 0310 	and.w	r3, r3, #16
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d00a      	beq.n	80029ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	430a      	orrs	r2, r1
 80029c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029ce:	f003 0320 	and.w	r3, r3, #32
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d00a      	beq.n	80029ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	430a      	orrs	r2, r1
 80029ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d01a      	beq.n	8002a2e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	430a      	orrs	r2, r1
 8002a0c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a12:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002a16:	d10a      	bne.n	8002a2e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	430a      	orrs	r2, r1
 8002a2c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d00a      	beq.n	8002a50 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	430a      	orrs	r2, r1
 8002a4e:	605a      	str	r2, [r3, #4]
  }
}
 8002a50:	bf00      	nop
 8002a52:	370c      	adds	r7, #12
 8002a54:	46bd      	mov	sp, r7
 8002a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5a:	4770      	bx	lr

08002a5c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b098      	sub	sp, #96	; 0x60
 8002a60:	af02      	add	r7, sp, #8
 8002a62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2200      	movs	r2, #0
 8002a68:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002a6c:	f7fe f8ae 	bl	8000bcc <HAL_GetTick>
 8002a70:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f003 0308 	and.w	r3, r3, #8
 8002a7c:	2b08      	cmp	r3, #8
 8002a7e:	d12f      	bne.n	8002ae0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002a80:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002a84:	9300      	str	r3, [sp, #0]
 8002a86:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002a88:	2200      	movs	r2, #0
 8002a8a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	f000 f88e 	bl	8002bb0 <UART_WaitOnFlagUntilTimeout>
 8002a94:	4603      	mov	r3, r0
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d022      	beq.n	8002ae0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002aa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002aa2:	e853 3f00 	ldrex	r3, [r3]
 8002aa6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002aa8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002aaa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002aae:	653b      	str	r3, [r7, #80]	; 0x50
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	461a      	mov	r2, r3
 8002ab6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002ab8:	647b      	str	r3, [r7, #68]	; 0x44
 8002aba:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002abc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002abe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002ac0:	e841 2300 	strex	r3, r2, [r1]
 8002ac4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002ac6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d1e6      	bne.n	8002a9a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2220      	movs	r2, #32
 8002ad0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002adc:	2303      	movs	r3, #3
 8002ade:	e063      	b.n	8002ba8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 0304 	and.w	r3, r3, #4
 8002aea:	2b04      	cmp	r3, #4
 8002aec:	d149      	bne.n	8002b82 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002aee:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002af2:	9300      	str	r3, [sp, #0]
 8002af4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002af6:	2200      	movs	r2, #0
 8002af8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002afc:	6878      	ldr	r0, [r7, #4]
 8002afe:	f000 f857 	bl	8002bb0 <UART_WaitOnFlagUntilTimeout>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d03c      	beq.n	8002b82 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b10:	e853 3f00 	ldrex	r3, [r3]
 8002b14:	623b      	str	r3, [r7, #32]
   return(result);
 8002b16:	6a3b      	ldr	r3, [r7, #32]
 8002b18:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002b1c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	461a      	mov	r2, r3
 8002b24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002b26:	633b      	str	r3, [r7, #48]	; 0x30
 8002b28:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b2a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002b2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b2e:	e841 2300 	strex	r3, r2, [r1]
 8002b32:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002b34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d1e6      	bne.n	8002b08 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	3308      	adds	r3, #8
 8002b40:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	e853 3f00 	ldrex	r3, [r3]
 8002b48:	60fb      	str	r3, [r7, #12]
   return(result);
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	f023 0301 	bic.w	r3, r3, #1
 8002b50:	64bb      	str	r3, [r7, #72]	; 0x48
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	3308      	adds	r3, #8
 8002b58:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002b5a:	61fa      	str	r2, [r7, #28]
 8002b5c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b5e:	69b9      	ldr	r1, [r7, #24]
 8002b60:	69fa      	ldr	r2, [r7, #28]
 8002b62:	e841 2300 	strex	r3, r2, [r1]
 8002b66:	617b      	str	r3, [r7, #20]
   return(result);
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d1e5      	bne.n	8002b3a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2220      	movs	r2, #32
 8002b72:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002b7e:	2303      	movs	r3, #3
 8002b80:	e012      	b.n	8002ba8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2220      	movs	r2, #32
 8002b86:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2220      	movs	r2, #32
 8002b8e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2200      	movs	r2, #0
 8002b96:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8002ba6:	2300      	movs	r3, #0
}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	3758      	adds	r7, #88	; 0x58
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd80      	pop	{r7, pc}

08002bb0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b084      	sub	sp, #16
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	60f8      	str	r0, [r7, #12]
 8002bb8:	60b9      	str	r1, [r7, #8]
 8002bba:	603b      	str	r3, [r7, #0]
 8002bbc:	4613      	mov	r3, r2
 8002bbe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002bc0:	e04f      	b.n	8002c62 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bc2:	69bb      	ldr	r3, [r7, #24]
 8002bc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bc8:	d04b      	beq.n	8002c62 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bca:	f7fd ffff 	bl	8000bcc <HAL_GetTick>
 8002bce:	4602      	mov	r2, r0
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	1ad3      	subs	r3, r2, r3
 8002bd4:	69ba      	ldr	r2, [r7, #24]
 8002bd6:	429a      	cmp	r2, r3
 8002bd8:	d302      	bcc.n	8002be0 <UART_WaitOnFlagUntilTimeout+0x30>
 8002bda:	69bb      	ldr	r3, [r7, #24]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d101      	bne.n	8002be4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002be0:	2303      	movs	r3, #3
 8002be2:	e04e      	b.n	8002c82 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f003 0304 	and.w	r3, r3, #4
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d037      	beq.n	8002c62 <UART_WaitOnFlagUntilTimeout+0xb2>
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	2b80      	cmp	r3, #128	; 0x80
 8002bf6:	d034      	beq.n	8002c62 <UART_WaitOnFlagUntilTimeout+0xb2>
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	2b40      	cmp	r3, #64	; 0x40
 8002bfc:	d031      	beq.n	8002c62 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	69db      	ldr	r3, [r3, #28]
 8002c04:	f003 0308 	and.w	r3, r3, #8
 8002c08:	2b08      	cmp	r3, #8
 8002c0a:	d110      	bne.n	8002c2e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	2208      	movs	r2, #8
 8002c12:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002c14:	68f8      	ldr	r0, [r7, #12]
 8002c16:	f000 f838 	bl	8002c8a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2208      	movs	r2, #8
 8002c1e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	2200      	movs	r2, #0
 8002c26:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e029      	b.n	8002c82 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	69db      	ldr	r3, [r3, #28]
 8002c34:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c38:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002c3c:	d111      	bne.n	8002c62 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002c46:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002c48:	68f8      	ldr	r0, [r7, #12]
 8002c4a:	f000 f81e 	bl	8002c8a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	2220      	movs	r2, #32
 8002c52:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8002c5e:	2303      	movs	r3, #3
 8002c60:	e00f      	b.n	8002c82 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	69da      	ldr	r2, [r3, #28]
 8002c68:	68bb      	ldr	r3, [r7, #8]
 8002c6a:	4013      	ands	r3, r2
 8002c6c:	68ba      	ldr	r2, [r7, #8]
 8002c6e:	429a      	cmp	r2, r3
 8002c70:	bf0c      	ite	eq
 8002c72:	2301      	moveq	r3, #1
 8002c74:	2300      	movne	r3, #0
 8002c76:	b2db      	uxtb	r3, r3
 8002c78:	461a      	mov	r2, r3
 8002c7a:	79fb      	ldrb	r3, [r7, #7]
 8002c7c:	429a      	cmp	r2, r3
 8002c7e:	d0a0      	beq.n	8002bc2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002c80:	2300      	movs	r3, #0
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	3710      	adds	r7, #16
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}

08002c8a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002c8a:	b480      	push	{r7}
 8002c8c:	b095      	sub	sp, #84	; 0x54
 8002c8e:	af00      	add	r7, sp, #0
 8002c90:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c9a:	e853 3f00 	ldrex	r3, [r3]
 8002c9e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002ca0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ca2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002ca6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	461a      	mov	r2, r3
 8002cae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002cb0:	643b      	str	r3, [r7, #64]	; 0x40
 8002cb2:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cb4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002cb6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002cb8:	e841 2300 	strex	r3, r2, [r1]
 8002cbc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002cbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d1e6      	bne.n	8002c92 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	3308      	adds	r3, #8
 8002cca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ccc:	6a3b      	ldr	r3, [r7, #32]
 8002cce:	e853 3f00 	ldrex	r3, [r3]
 8002cd2:	61fb      	str	r3, [r7, #28]
   return(result);
 8002cd4:	69fb      	ldr	r3, [r7, #28]
 8002cd6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002cda:	f023 0301 	bic.w	r3, r3, #1
 8002cde:	64bb      	str	r3, [r7, #72]	; 0x48
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	3308      	adds	r3, #8
 8002ce6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002ce8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002cea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002cee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002cf0:	e841 2300 	strex	r3, r2, [r1]
 8002cf4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d1e3      	bne.n	8002cc4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d00:	2b01      	cmp	r3, #1
 8002d02:	d118      	bne.n	8002d36 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	e853 3f00 	ldrex	r3, [r3]
 8002d10:	60bb      	str	r3, [r7, #8]
   return(result);
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	f023 0310 	bic.w	r3, r3, #16
 8002d18:	647b      	str	r3, [r7, #68]	; 0x44
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	461a      	mov	r2, r3
 8002d20:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d22:	61bb      	str	r3, [r7, #24]
 8002d24:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d26:	6979      	ldr	r1, [r7, #20]
 8002d28:	69ba      	ldr	r2, [r7, #24]
 8002d2a:	e841 2300 	strex	r3, r2, [r1]
 8002d2e:	613b      	str	r3, [r7, #16]
   return(result);
 8002d30:	693b      	ldr	r3, [r7, #16]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d1e6      	bne.n	8002d04 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2220      	movs	r2, #32
 8002d3a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2200      	movs	r2, #0
 8002d42:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2200      	movs	r2, #0
 8002d48:	675a      	str	r2, [r3, #116]	; 0x74
}
 8002d4a:	bf00      	nop
 8002d4c:	3754      	adds	r7, #84	; 0x54
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d54:	4770      	bx	lr

08002d56 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8002d56:	b480      	push	{r7}
 8002d58:	b085      	sub	sp, #20
 8002d5a:	af00      	add	r7, sp, #0
 8002d5c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d101      	bne.n	8002d6c <HAL_UARTEx_DisableFifoMode+0x16>
 8002d68:	2302      	movs	r3, #2
 8002d6a:	e027      	b.n	8002dbc <HAL_UARTEx_DisableFifoMode+0x66>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2201      	movs	r2, #1
 8002d70:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2224      	movs	r2, #36	; 0x24
 8002d78:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f022 0201 	bic.w	r2, r2, #1
 8002d92:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8002d9a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	68fa      	ldr	r2, [r7, #12]
 8002da8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2220      	movs	r2, #32
 8002dae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2200      	movs	r2, #0
 8002db6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8002dba:	2300      	movs	r3, #0
}
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	3714      	adds	r7, #20
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc6:	4770      	bx	lr

08002dc8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b084      	sub	sp, #16
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
 8002dd0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002dd8:	2b01      	cmp	r3, #1
 8002dda:	d101      	bne.n	8002de0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8002ddc:	2302      	movs	r3, #2
 8002dde:	e02d      	b.n	8002e3c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2201      	movs	r2, #1
 8002de4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2224      	movs	r2, #36	; 0x24
 8002dec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f022 0201 	bic.w	r2, r2, #1
 8002e06:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	689b      	ldr	r3, [r3, #8]
 8002e0e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	683a      	ldr	r2, [r7, #0]
 8002e18:	430a      	orrs	r2, r1
 8002e1a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002e1c:	6878      	ldr	r0, [r7, #4]
 8002e1e:	f000 f84f 	bl	8002ec0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	68fa      	ldr	r2, [r7, #12]
 8002e28:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2220      	movs	r2, #32
 8002e2e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2200      	movs	r2, #0
 8002e36:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8002e3a:	2300      	movs	r3, #0
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3710      	adds	r7, #16
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}

08002e44 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b084      	sub	sp, #16
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
 8002e4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002e54:	2b01      	cmp	r3, #1
 8002e56:	d101      	bne.n	8002e5c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8002e58:	2302      	movs	r3, #2
 8002e5a:	e02d      	b.n	8002eb8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2201      	movs	r2, #1
 8002e60:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2224      	movs	r2, #36	; 0x24
 8002e68:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f022 0201 	bic.w	r2, r2, #1
 8002e82:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	689b      	ldr	r3, [r3, #8]
 8002e8a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	683a      	ldr	r2, [r7, #0]
 8002e94:	430a      	orrs	r2, r1
 8002e96:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002e98:	6878      	ldr	r0, [r7, #4]
 8002e9a:	f000 f811 	bl	8002ec0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	68fa      	ldr	r2, [r7, #12]
 8002ea4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2220      	movs	r2, #32
 8002eaa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8002eb6:	2300      	movs	r3, #0
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	3710      	adds	r7, #16
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}

08002ec0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b085      	sub	sp, #20
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d108      	bne.n	8002ee2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2201      	movs	r2, #1
 8002edc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8002ee0:	e031      	b.n	8002f46 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8002ee2:	2308      	movs	r3, #8
 8002ee4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8002ee6:	2308      	movs	r3, #8
 8002ee8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	0e5b      	lsrs	r3, r3, #25
 8002ef2:	b2db      	uxtb	r3, r3
 8002ef4:	f003 0307 	and.w	r3, r3, #7
 8002ef8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	0f5b      	lsrs	r3, r3, #29
 8002f02:	b2db      	uxtb	r3, r3
 8002f04:	f003 0307 	and.w	r3, r3, #7
 8002f08:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002f0a:	7bbb      	ldrb	r3, [r7, #14]
 8002f0c:	7b3a      	ldrb	r2, [r7, #12]
 8002f0e:	4911      	ldr	r1, [pc, #68]	; (8002f54 <UARTEx_SetNbDataToProcess+0x94>)
 8002f10:	5c8a      	ldrb	r2, [r1, r2]
 8002f12:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8002f16:	7b3a      	ldrb	r2, [r7, #12]
 8002f18:	490f      	ldr	r1, [pc, #60]	; (8002f58 <UARTEx_SetNbDataToProcess+0x98>)
 8002f1a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002f1c:	fb93 f3f2 	sdiv	r3, r3, r2
 8002f20:	b29a      	uxth	r2, r3
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002f28:	7bfb      	ldrb	r3, [r7, #15]
 8002f2a:	7b7a      	ldrb	r2, [r7, #13]
 8002f2c:	4909      	ldr	r1, [pc, #36]	; (8002f54 <UARTEx_SetNbDataToProcess+0x94>)
 8002f2e:	5c8a      	ldrb	r2, [r1, r2]
 8002f30:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8002f34:	7b7a      	ldrb	r2, [r7, #13]
 8002f36:	4908      	ldr	r1, [pc, #32]	; (8002f58 <UARTEx_SetNbDataToProcess+0x98>)
 8002f38:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002f3a:	fb93 f3f2 	sdiv	r3, r3, r2
 8002f3e:	b29a      	uxth	r2, r3
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8002f46:	bf00      	nop
 8002f48:	3714      	adds	r7, #20
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f50:	4770      	bx	lr
 8002f52:	bf00      	nop
 8002f54:	08003044 	.word	0x08003044
 8002f58:	0800304c 	.word	0x0800304c

08002f5c <memset>:
 8002f5c:	4402      	add	r2, r0
 8002f5e:	4603      	mov	r3, r0
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d100      	bne.n	8002f66 <memset+0xa>
 8002f64:	4770      	bx	lr
 8002f66:	f803 1b01 	strb.w	r1, [r3], #1
 8002f6a:	e7f9      	b.n	8002f60 <memset+0x4>

08002f6c <strncpy>:
 8002f6c:	b510      	push	{r4, lr}
 8002f6e:	3901      	subs	r1, #1
 8002f70:	4603      	mov	r3, r0
 8002f72:	b132      	cbz	r2, 8002f82 <strncpy+0x16>
 8002f74:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8002f78:	f803 4b01 	strb.w	r4, [r3], #1
 8002f7c:	3a01      	subs	r2, #1
 8002f7e:	2c00      	cmp	r4, #0
 8002f80:	d1f7      	bne.n	8002f72 <strncpy+0x6>
 8002f82:	441a      	add	r2, r3
 8002f84:	2100      	movs	r1, #0
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d100      	bne.n	8002f8c <strncpy+0x20>
 8002f8a:	bd10      	pop	{r4, pc}
 8002f8c:	f803 1b01 	strb.w	r1, [r3], #1
 8002f90:	e7f9      	b.n	8002f86 <strncpy+0x1a>
	...

08002f94 <__libc_init_array>:
 8002f94:	b570      	push	{r4, r5, r6, lr}
 8002f96:	4d0d      	ldr	r5, [pc, #52]	; (8002fcc <__libc_init_array+0x38>)
 8002f98:	4c0d      	ldr	r4, [pc, #52]	; (8002fd0 <__libc_init_array+0x3c>)
 8002f9a:	1b64      	subs	r4, r4, r5
 8002f9c:	10a4      	asrs	r4, r4, #2
 8002f9e:	2600      	movs	r6, #0
 8002fa0:	42a6      	cmp	r6, r4
 8002fa2:	d109      	bne.n	8002fb8 <__libc_init_array+0x24>
 8002fa4:	4d0b      	ldr	r5, [pc, #44]	; (8002fd4 <__libc_init_array+0x40>)
 8002fa6:	4c0c      	ldr	r4, [pc, #48]	; (8002fd8 <__libc_init_array+0x44>)
 8002fa8:	f000 f818 	bl	8002fdc <_init>
 8002fac:	1b64      	subs	r4, r4, r5
 8002fae:	10a4      	asrs	r4, r4, #2
 8002fb0:	2600      	movs	r6, #0
 8002fb2:	42a6      	cmp	r6, r4
 8002fb4:	d105      	bne.n	8002fc2 <__libc_init_array+0x2e>
 8002fb6:	bd70      	pop	{r4, r5, r6, pc}
 8002fb8:	f855 3b04 	ldr.w	r3, [r5], #4
 8002fbc:	4798      	blx	r3
 8002fbe:	3601      	adds	r6, #1
 8002fc0:	e7ee      	b.n	8002fa0 <__libc_init_array+0xc>
 8002fc2:	f855 3b04 	ldr.w	r3, [r5], #4
 8002fc6:	4798      	blx	r3
 8002fc8:	3601      	adds	r6, #1
 8002fca:	e7f2      	b.n	8002fb2 <__libc_init_array+0x1e>
 8002fcc:	0800305c 	.word	0x0800305c
 8002fd0:	0800305c 	.word	0x0800305c
 8002fd4:	0800305c 	.word	0x0800305c
 8002fd8:	08003060 	.word	0x08003060

08002fdc <_init>:
 8002fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fde:	bf00      	nop
 8002fe0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fe2:	bc08      	pop	{r3}
 8002fe4:	469e      	mov	lr, r3
 8002fe6:	4770      	bx	lr

08002fe8 <_fini>:
 8002fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fea:	bf00      	nop
 8002fec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fee:	bc08      	pop	{r3}
 8002ff0:	469e      	mov	lr, r3
 8002ff2:	4770      	bx	lr
