[*]
[*] GTKWave Analyzer v3.3.104 (w)1999-2020 BSI
[*] Sun Jul 10 07:28:21 2022
[*]
[dumpfile] "/home/jrsharp/home_mnt/code/FPGA/SLURM/test/module_testbenches/cpu_instruction_cache/dump.vcd"
[dumpfile_mtime] "Sun Jul 10 07:24:43 2022"
[dumpfile_size] 155809
[savefile] "/home/jrsharp/home_mnt/code/FPGA/SLURM/test/module_testbenches/cpu_instruction_cache/config.gtkw"
[timestart] 0
[size] 1775 954
[pos] -1 -1
*-9.000000 27750 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] tb.
[treeopen] tb.cache0.
[sst_width] 319
[signals_width] 309
[sst_expanded] 1
[sst_vpaned_height] 269
@28
tb.CLK
tb.RSTb
@200
-
-
@22
tb.cache0.cache_request_address[14:0]
@28
tb.cache0.cache_miss
@200
-
-
-
@22
tb.cache0.mem0.\RAM[0][31:0]
tb.cache0.mem0.\RAM[1][31:0]
@200
-
-
@22
tb.cache0.data_out[31:0]
tb.cache0.address_x[14:0]
@200
-
-
@22
tb.cache0.mem_address_x[8:0]
tb.cache0.memory_address[14:0]
tb.cache0.memory_data[15:0]
@28
tb.cache0.memory_rd_req
tb.memory_success
@200
-
@22
tb.reg_addr1[14:0]
tb.reg_addr2[14:0]
tb.reg_data1[15:0]
tb.reg_data2[15:0]
@200
-
@22
tb.cache0.mem0.\RAM[0][31:0]
tb.cache0.mem0.\RAM[1][31:0]
tb.cache0.mem0.\RAM[2][31:0]
tb.cache0.mem0.\RAM[3][31:0]
tb.cache0.mem0.\RAM[4][31:0]
tb.cache0.mem0.\RAM[5][31:0]
tb.cache0.mem0.\RAM[6][31:0]
tb.cache0.mem0.\RAM[16][31:0]
@23
tb.cache0.mem0.\RAM[17][31:0]
[pattern_trace] 1
[pattern_trace] 0
