#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Sep 10 20:11:04 2023
# Process ID: 18180
# Current directory: /home/student/wmiskowicz/Projekt/VerZ1/Saper_game/fpga
# Command line: vivado -mode tcl -source scripts/generate_bitstream.tcl
# Log file: /home/student/wmiskowicz/Projekt/VerZ1/Saper_game/fpga/vivado.log
# Journal file: /home/student/wmiskowicz/Projekt/VerZ1/Saper_game/fpga/vivado.jou
# Running On: cadence24, OS: Linux, CPU Frequency: 3992.773 MHz, CPU Physical cores: 4, Host memory: 16720 MB
#-----------------------------------------------------------
source scripts/generate_bitstream.tcl
# source scripts/project_details.tcl
## set project_name Saper_game
## set top_module top_vga_basys3
## set target xc7a35tcpg236-1
## set xdc_files {
##     constraints/top_vga_basys3.xdc
##     constraints/clk_wiz_0.xdc
## }
## set sv_files {
##     ../rtl/draw/ifs_pkgs/vga_pkg.sv
##     ../rtl/draw/ifs_pkgs/colour_pkg.sv
##     ../rtl/draw/ifs_pkgs/vga_if.sv
##     ../rtl/draw/top_draw_board/top_draw_board.sv
##     ../rtl/draw/top_draw_board/vga_timing.sv
##     ../rtl/draw/top_draw_board/draw_bg.sv
##     ../rtl/draw/top_draw_board/draw_board.sv
##     ../rtl/draw/top_redraw_board/top_redraw_board.sv
##     ../rtl/draw/top_redraw_board/mine/draw_mine.sv
##     ../rtl/draw/top_redraw_board/mine/multiplier.sv
##     ../rtl/draw/top_redraw_board/flag/draw_flag.sv
##     ../rtl/draw/top_redraw_board/flag/generate_flag_array.sv
##     ../rtl/draw/top_redraw_board/defuse/draw_defused.sv
##     ../rtl/draw/top_redraw_board/defuse/generate_defuse_array.sv
##     ../rtl/draw/top_redraw_board/defuse/defuse_field.sv
##     ../rtl/draw/top_redraw_board/defuse/defuse_missing.sv
##     ../rtl/draw/top_redraw_board/array_timing.sv
##     ../rtl/draw/top_redraw_board/top_draw_num/top_draw_num.sv 
##     ../rtl/draw/top_redraw_board/top_draw_num/check_char_board.sv 
##     ../rtl/draw/top_redraw_board/top_draw_num/draw_char_board.sv 
##     ../rtl/draw/top_redraw_board/top_draw_num/generate_num_array.sv 
##     ../rtl/draw/top_redraw_board/top_draw_num/char_pos_conv.sv 
##     ../rtl/draw/top_redraw_board/top_draw_num/num_font_rom.sv
##     ../rtl/draw/edge_ctr/edge_detector.sv
##     ../rtl/draw/edge_ctr/edge_ctr.sv
##     ../rtl/draw/edge_ctr/ts_counter.sv
##     ../rtl/draw/top_char/game_over16x16.sv
##     ../rtl/draw/top_char/char_rom16x16.sv
##     ../rtl/draw/top_char/draw_rect_char.sv
##     ../rtl/draw/top_char/game_over_disp.sv
##     ../rtl/draw/top_char/top_char.sv
##     ../rtl/top_vga.sv
##     ../rtl/game/top_game_setup/top_game_setup.sv
##     ../rtl/game/top_game_setup/select_level.sv
##     ../rtl/game/top_game_setup/latch.sv
##     ../rtl/game/top_game_setup/settings_latch.sv
##     ../rtl/game/top_mine/top_mine.sv
##     ../rtl/game/game_set_if.sv
##     ../rtl/game/win_check.sv
##     ../rtl/game/top_mine/detect_index.sv
##     ../rtl/game/top_mine/mine_board.sv
##     ../rtl/game/top_mine/mine_check.sv
##     ../rtl/game/top_mine/dim_counter.sv
##     ../rtl/game/top_mine/random_gen.sv
##     ../rtl/game/top_mine/mouse_pos_conv.sv
##     ../rtl/mouse/top_mouse.sv
##     ../rtl/mouse/draw_mouse.sv
##     ../rtl/timer/top_timer.sv 
##     ../rtl/timer/bin2bcd.sv 
##     ../rtl/timer/time_controller.sv 
##     rtl/top_vga_basys3.sv
## }
## set verilog_files {
##     rtl/clk_wiz_0_clk_wiz.v
##     rtl/clk_wiz_0.v
##     ../rtl/import/list_ch04_15_disp_hex_mux.v
##     ../rtl/import/delay.v
##     ../rtl/draw/top_char/font_rom.v
##      
##  }
## set vhdl_files {
##     ../rtl/mouse/MouseCtl.vhd
##     ../rtl/mouse/MouseDisplay.vhd
##     ../rtl/mouse/Ps2Interface.vhd
##  }
# proc create_new_project {project_name target top_module} {
#     file mkdir build
#     create_project ${project_name} build -part ${target} -force
# 
#     # read files from the variables provided by the project_details.tcl
#     if {[info exists ::xdc_files]}     {read_xdc ${::xdc_files}}
#     if {[info exists ::sv_files]}      {read_verilog -sv ${::sv_files}}
#     if {[info exists ::verilog_files]} {read_verilog ${::verilog_files}}
#     if {[info exists ::vhdl_files]}    {read_vhdl ${::vhdl_files}}
#     if {[info exists ::mem_files]}     {read_mem ${::mem_files}}
# 
#     set_property top ${top_module} [current_fileset]
#     update_compile_order -fileset sources_1
# }
# proc generate_bitstream {} {
#     # Run synthesis
#     reset_run synth_1
#     launch_runs synth_1 -jobs 8
#     wait_on_run synth_1
# 
#     # Run implemenatation up to bitstream generation
#     launch_runs impl_1 -to_step write_bitstream -jobs 8
#     wait_on_run impl_1
# }
# create_new_project $project_name $target $top_module
# generate_bitstream
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Sep 10 20:11:17 2023] Launched synth_1...
Run output will be captured here: /home/student/wmiskowicz/Projekt/VerZ1/Saper_game/fpga/build/Saper_game.runs/synth_1/runme.log
[Sun Sep 10 20:11:17 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top_vga_basys3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_vga_basys3.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_vga_basys3.tcl -notrace
Command: synth_design -top top_vga_basys3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18520
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2717.805 ; gain = 0.000 ; free physical = 5971 ; free virtual = 17146
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_vga_basys3' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/fpga/rtl/top_vga_basys3.sv:17]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/fpga/rtl/clk_wiz_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/fpga/rtl/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:63510]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 9.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:63510]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (4#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/fpga/rtl/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (5#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/fpga/rtl/clk_wiz_0.v:71]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74749]
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (6#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74749]
INFO: [Synth 8-6157] synthesizing module 'top_vga' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/top_vga.sv:17]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (6#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:10]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (6#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:10]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (6#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:10]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (6#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:10]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (6#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:10]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (6#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:10]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (6#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:10]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (6#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:10]
INFO: [Synth 8-6157] synthesizing module 'game_set_if' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/game_set_if.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'game_set_if' (6#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/game_set_if.sv:10]
INFO: [Synth 8-6157] synthesizing module 'top_char' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_char/top_char.sv:12]
INFO: [Synth 8-6157] synthesizing module 'char_rom16x16' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_char/char_rom16x16.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'char_rom16x16' (7#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_char/char_rom16x16.sv:13]
INFO: [Synth 8-6157] synthesizing module 'font_rom' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_char/font_rom.v:9]
INFO: [Synth 8-6155] done synthesizing module 'font_rom' (8#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_char/font_rom.v:9]
INFO: [Synth 8-6157] synthesizing module 'draw_rect_char' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_char/draw_rect_char.sv:12]
INFO: [Synth 8-6157] synthesizing module 'delay_upel' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/import/delay.v:3]
	Parameter WIDTH bound to: 38 - type: integer 
	Parameter CLK_DEL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay_upel' (9#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/import/delay.v:3]
INFO: [Synth 8-6157] synthesizing module 'delay_upel__parameterized0' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/import/delay.v:3]
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter CLK_DEL bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay_upel__parameterized0' (9#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/import/delay.v:3]
INFO: [Synth 8-6155] done synthesizing module 'draw_rect_char' (10#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_char/draw_rect_char.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'top_char' (11#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_char/top_char.sv:12]
INFO: [Synth 8-6157] synthesizing module 'game_over_disp' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_char/game_over_disp.sv:12]
INFO: [Synth 8-6157] synthesizing module 'game_over16x16' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_char/game_over16x16.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'game_over16x16' (12#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_char/game_over16x16.sv:13]
INFO: [Synth 8-6157] synthesizing module 'draw_rect_char__parameterized0' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_char/draw_rect_char.sv:12]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter XPOS bound to: 840 - type: integer 
	Parameter YPOS bound to: 70 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_rect_char__parameterized0' (12#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_char/draw_rect_char.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'game_over_disp' (13#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_char/game_over_disp.sv:12]
INFO: [Synth 8-6157] synthesizing module 'top_draw_board' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_draw_board/top_draw_board.sv:13]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (13#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:10]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (13#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:10]
INFO: [Synth 8-6157] synthesizing module 'vga_timing' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_draw_board/vga_timing.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'vga_timing' (14#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_draw_board/vga_timing.sv:12]
INFO: [Synth 8-6157] synthesizing module 'draw_bg' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_draw_board/draw_bg.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'draw_bg' (15#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_draw_board/draw_bg.sv:13]
INFO: [Synth 8-6157] synthesizing module 'draw_board' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_draw_board/draw_board.sv:11]
INFO: [Synth 8-6157] synthesizing module 'char_pos_conv' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_redraw_board/top_draw_num/char_pos_conv.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'char_pos_conv' (16#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_redraw_board/top_draw_num/char_pos_conv.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'draw_board' (17#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_draw_board/draw_board.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'top_draw_board' (18#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_draw_board/top_draw_board.sv:13]
INFO: [Synth 8-6157] synthesizing module 'top_redraw_board' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_redraw_board/top_redraw_board.sv:13]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (18#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:10]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (18#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:10]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (18#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/ifs_pkgs/vga_if.sv:10]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/timer/bin2bcd.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd' (19#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/timer/bin2bcd.sv:11]
INFO: [Synth 8-6157] synthesizing module 'win_check' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/win_check.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'win_check' (20#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/win_check.sv:10]
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/edge_ctr/edge_detector.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (21#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/edge_ctr/edge_detector.sv:12]
INFO: [Synth 8-6157] synthesizing module 'draw_flag' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_redraw_board/flag/draw_flag.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'draw_flag' (22#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_redraw_board/flag/draw_flag.sv:11]
INFO: [Synth 8-6157] synthesizing module 'draw_defused' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_redraw_board/defuse/draw_defused.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'draw_defused' (23#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_redraw_board/defuse/draw_defused.sv:12]
INFO: [Synth 8-6157] synthesizing module 'latch' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/top_game_setup/latch.sv:10]
	Parameter DATA_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'latch' (24#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/top_game_setup/latch.sv:10]
INFO: [Synth 8-6157] synthesizing module 'latch__parameterized0' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/top_game_setup/latch.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'latch__parameterized0' (24#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/top_game_setup/latch.sv:10]
INFO: [Synth 8-6157] synthesizing module 'draw_mine' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_redraw_board/mine/draw_mine.sv:11]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_redraw_board/mine/multiplier.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (25#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_redraw_board/mine/multiplier.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'draw_mine' (26#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_redraw_board/mine/draw_mine.sv:11]
INFO: [Synth 8-6157] synthesizing module 'top_draw_num' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_redraw_board/top_draw_num/top_draw_num.sv:11]
INFO: [Synth 8-6157] synthesizing module 'check_char_board' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_redraw_board/top_draw_num/check_char_board.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'check_char_board' (27#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_redraw_board/top_draw_num/check_char_board.sv:11]
INFO: [Synth 8-6157] synthesizing module 'num_font_rom' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_redraw_board/top_draw_num/num_font_rom.sv:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_redraw_board/top_draw_num/num_font_rom.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'num_font_rom' (28#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_redraw_board/top_draw_num/num_font_rom.sv:9]
INFO: [Synth 8-6157] synthesizing module 'draw_char_board' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_redraw_board/top_draw_num/draw_char_board.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'draw_char_board' (29#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_redraw_board/top_draw_num/draw_char_board.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'top_draw_num' (30#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_redraw_board/top_draw_num/top_draw_num.sv:11]
INFO: [Synth 8-6157] synthesizing module 'generate_flag_array' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_redraw_board/flag/generate_flag_array.sv:10]
INFO: [Synth 8-6157] synthesizing module 'edge_ctr' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/edge_ctr/edge_ctr.sv:10]
INFO: [Synth 8-6157] synthesizing module 'ts_counter' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/edge_ctr/ts_counter.sv:11]
	Parameter DATA_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ts_counter' (31#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/edge_ctr/ts_counter.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'edge_ctr' (32#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/edge_ctr/edge_ctr.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'generate_flag_array' (33#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_redraw_board/flag/generate_flag_array.sv:10]
INFO: [Synth 8-6157] synthesizing module 'generate_defuse_array' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_redraw_board/defuse/generate_defuse_array.sv:10]
INFO: [Synth 8-6157] synthesizing module 'defuse_field' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_redraw_board/defuse/defuse_field.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'defuse_field' (34#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_redraw_board/defuse/defuse_field.sv:10]
INFO: [Synth 8-6157] synthesizing module 'defuse_missing' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_redraw_board/defuse/defuse_missing.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'defuse_missing' (35#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_redraw_board/defuse/defuse_missing.sv:10]
INFO: [Synth 8-6157] synthesizing module 'array_timing' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_redraw_board/array_timing.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'array_timing' (36#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_redraw_board/array_timing.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'generate_defuse_array' (37#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_redraw_board/defuse/generate_defuse_array.sv:10]
INFO: [Synth 8-6157] synthesizing module 'generate_num_array' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_redraw_board/top_draw_num/generate_num_array.sv:10]
WARNING: [Synth 8-5856] 3D RAM num_arr_easy_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM num_arr_medium_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM num_arr_hard_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'generate_num_array' (38#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_redraw_board/top_draw_num/generate_num_array.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'top_redraw_board' (39#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/draw/top_redraw_board/top_redraw_board.sv:13]
INFO: [Synth 8-6157] synthesizing module 'top_game_setup' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/top_game_setup/top_game_setup.sv:12]
INFO: [Synth 8-6157] synthesizing module 'game_set_if' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/game_set_if.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'game_set_if' (39#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/game_set_if.sv:10]
INFO: [Synth 8-6157] synthesizing module 'select_level' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/top_game_setup/select_level.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'select_level' (40#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/top_game_setup/select_level.sv:11]
INFO: [Synth 8-6157] synthesizing module 'latch__parameterized1' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/top_game_setup/latch.sv:10]
	Parameter DATA_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'latch__parameterized1' (40#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/top_game_setup/latch.sv:10]
INFO: [Synth 8-6157] synthesizing module 'latch__parameterized2' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/top_game_setup/latch.sv:10]
	Parameter DATA_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'latch__parameterized2' (40#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/top_game_setup/latch.sv:10]
INFO: [Synth 8-6157] synthesizing module 'latch__parameterized3' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/top_game_setup/latch.sv:10]
	Parameter DATA_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'latch__parameterized3' (40#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/top_game_setup/latch.sv:10]
INFO: [Synth 8-6157] synthesizing module 'settings_latch' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/top_game_setup/settings_latch.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'settings_latch' (41#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/top_game_setup/settings_latch.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'top_game_setup' (42#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/top_game_setup/top_game_setup.sv:12]
INFO: [Synth 8-6157] synthesizing module 'top_mouse' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/mouse/top_mouse.sv:12]
INFO: [Synth 8-6157] synthesizing module 'draw_mouse' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/mouse/draw_mouse.sv:10]
INFO: [Synth 8-638] synthesizing module 'MouseDisplay' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/mouse/MouseDisplay.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'MouseDisplay' (43#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/mouse/MouseDisplay.vhd:119]
INFO: [Synth 8-6155] done synthesizing module 'draw_mouse' (44#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/mouse/draw_mouse.sv:10]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/mouse/MouseCtl.vhd:207]
INFO: [Synth 8-3491] module 'Ps2Interface' declared at '/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/mouse/Ps2Interface.vhd:152' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/mouse/MouseCtl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/mouse/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (45#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/mouse/Ps2Interface.vhd:180]
WARNING: [Synth 8-6014] Unused sequential element set_x.inc_reg was removed.  [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/mouse/MouseCtl.vhd:450]
WARNING: [Synth 8-6014] Unused sequential element set_x.x_inter_reg was removed.  [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/mouse/MouseCtl.vhd:456]
WARNING: [Synth 8-6014] Unused sequential element set_y.inc_reg was removed.  [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/mouse/MouseCtl.vhd:514]
WARNING: [Synth 8-6014] Unused sequential element set_y.y_inter_reg was removed.  [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/mouse/MouseCtl.vhd:520]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (46#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/mouse/MouseCtl.vhd:207]
INFO: [Synth 8-6155] done synthesizing module 'top_mouse' (47#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/mouse/top_mouse.sv:12]
INFO: [Synth 8-6157] synthesizing module 'top_mine' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/top_mine/top_mine.sv:12]
INFO: [Synth 8-6157] synthesizing module 'detect_index' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/top_mine/detect_index.sv:11]
INFO: [Synth 8-6157] synthesizing module 'mouse_ind_conv' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/top_mine/mouse_pos_conv.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'mouse_ind_conv' (48#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/top_mine/mouse_pos_conv.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'detect_index' (49#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/top_mine/detect_index.sv:11]
INFO: [Synth 8-6157] synthesizing module 'random_gen' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/top_mine/random_gen.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'random_gen' (50#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/top_mine/random_gen.sv:12]
INFO: [Synth 8-6157] synthesizing module 'mine_board' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/top_mine/mine_board.sv:10]
INFO: [Synth 8-6157] synthesizing module 'dim_counter' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/top_mine/dim_counter.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'dim_counter' (51#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/top_mine/dim_counter.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'mine_board' (52#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/top_mine/mine_board.sv:10]
INFO: [Synth 8-6157] synthesizing module 'mine_check' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/top_mine/mine_check.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'mine_check' (53#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/top_mine/mine_check.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'top_mine' (54#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/game/top_mine/top_mine.sv:12]
INFO: [Synth 8-6157] synthesizing module 'top_timer' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/timer/top_timer.sv:12]
INFO: [Synth 8-6157] synthesizing module 'time_controller' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/timer/time_controller.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'time_controller' (55#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/timer/time_controller.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'top_timer' (56#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/timer/top_timer.sv:12]
INFO: [Synth 8-6157] synthesizing module 'disp_hex_mux' [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/import/list_ch04_15_disp_hex_mux.v:2]
INFO: [Synth 8-226] default block is never used [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/import/list_ch04_15_disp_hex_mux.v:64]
INFO: [Synth 8-6155] done synthesizing module 'disp_hex_mux' (57#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/import/list_ch04_15_disp_hex_mux.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top_vga' (58#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/rtl/top_vga.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'top_vga_basys3' (59#1) [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/fpga/rtl/top_vga_basys3.sv:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2717.805 ; gain = 0.000 ; free physical = 6446 ; free virtual = 17625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2717.805 ; gain = 0.000 ; free physical = 6479 ; free virtual = 17657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2717.805 ; gain = 0.000 ; free physical = 6479 ; free virtual = 17657
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2717.805 ; gain = 0.000 ; free physical = 6455 ; free virtual = 17633
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/fpga/constraints/top_vga_basys3.xdc]
Finished Parsing XDC File [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/fpga/constraints/top_vga_basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/fpga/constraints/top_vga_basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_vga_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_vga_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/fpga/constraints/clk_wiz_0.xdc]
Finished Parsing XDC File [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/fpga/constraints/clk_wiz_0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/fpga/constraints/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_vga_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_vga_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2807.535 ; gain = 0.000 ; free physical = 6328 ; free virtual = 17506
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2807.535 ; gain = 0.000 ; free physical = 6328 ; free virtual = 17506
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 2807.535 ; gain = 89.730 ; free physical = 6457 ; free virtual = 17635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 2807.535 ; gain = 89.730 ; free physical = 6457 ; free virtual = 17635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 2807.535 ; gain = 89.730 ; free physical = 6457 ; free virtual = 17635
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'draw_board'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'select_level'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MouseCtl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'time_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
                    DRAW |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'draw_board'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
             CHOSE_LEVEL |                               01 |                               01
                 DISABLE |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'select_level'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                00000000000000001 |                            00000
            rx_down_edge |                00000000000000010 |                            00011
                rx_clk_l |                00000000000000100 |                            00010
                rx_clk_h |                00000000000001000 |                            00001
         rx_error_parity |                00000000000010000 |                            00100
           rx_data_ready |                00000000000100000 |                            00101
          tx_force_clk_l |                00000000001000000 |                            00110
      tx_bring_data_down |                00000000010000000 |                            00111
          tx_release_clk |                00000000100000000 |                            01000
 tx_first_wait_down_edge |                00000001000000000 |                            01001
                tx_clk_l |                00000010000000000 |                            01010
         tx_wait_up_edge |                00000100000000000 |                            01011
tx_wait_up_edge_before_ack |                00001000000000000 |                            01101
             tx_wait_ack |                00010000000000000 |                            01110
         tx_received_ack |                00100000000000000 |                            01111
         tx_error_no_ack |                01000000000000000 |                            10000
                tx_clk_h |                10000000000000000 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset | 0000000000000000000000000000000000001 |                           000000
          reset_wait_ack | 0000000000000000000000000000000000010 |                           000001
reset_wait_bat_completion | 0000000000000000000000000000000000100 |                           000010
           reset_wait_id | 0000000000000000000000000000000001000 |                           000011
reset_set_sample_rate_200 | 0000000000000000000000000000000010000 |                           000100
reset_set_sample_rate_200_wait_ack | 0000000000000000000000000000000100000 |                           000101
reset_send_sample_rate_200 | 0000000000000000000000000000001000000 |                           000110
reset_send_sample_rate_200_wait_ack | 0000000000000000000000000000010000000 |                           000111
reset_set_sample_rate_100 | 0000000000000000000000000000100000000 |                           001000
reset_set_sample_rate_100_wait_ack | 0000000000000000000000000001000000000 |                           001001
reset_send_sample_rate_100 | 0000000000000000000000000010000000000 |                           001010
reset_send_sample_rate_100_wait_ack | 0000000000000000000000000100000000000 |                           001011
reset_set_sample_rate_80 | 0000000000000000000000001000000000000 |                           001100
reset_set_sample_rate_80_wait_ack | 0000000000000000000000010000000000000 |                           001101
reset_send_sample_rate_80 | 0000000000000000000000100000000000000 |                           001110
reset_send_sample_rate_80_wait_ack | 0000000000000000000001000000000000000 |                           001111
           reset_read_id | 0000000000000000000010000000000000000 |                           010000
  reset_read_id_wait_ack | 0000000000000000000100000000000000000 |                           010001
   reset_read_id_wait_id | 0000000000000000001000000000000000000 |                           010010
    reset_set_resolution | 0000000000000000010000000000000000000 |                           010011
reset_set_resolution_wait_ack | 0000000000000000100000000000000000000 |                           010100
   reset_send_resolution | 0000000000000001000000000000000000000 |                           010101
reset_send_resolution_wait_ack | 0000000000000010000000000000000000000 |                           010110
reset_set_sample_rate_40 | 0000000000000100000000000000000000000 |                           010111
reset_set_sample_rate_40_wait_ack | 0000000000001000000000000000000000000 |                           011000
reset_send_sample_rate_40 | 0000000000010000000000000000000000000 |                           011001
reset_send_sample_rate_40_wait_ack | 0000000000100000000000000000000000000 |                           011010
  reset_enable_reporting | 0000000001000000000000000000000000000 |                           011011
reset_enable_reporting_wait_ack | 0000000010000000000000000000000000000 |                           011100
             read_byte_1 | 0000000100000000000000000000000000000 |                           011101
             read_byte_2 | 0000001000000000000000000000000000000 |                           011110
             read_byte_3 | 0000010000000000000000000000000000000 |                           011111
             read_byte_4 | 0000100000000000000000000000000000000 |                           100000
          mark_new_event | 0001000000000000000000000000000000000 |                           100100
           check_read_id | 0010000000000000000000000000000000000 |                           100001
  check_read_id_wait_ack | 0100000000000000000000000000000000000 |                           100010
   check_read_id_wait_id | 1000000000000000000000000000000000000 |                           100011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'MouseCtl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   COUNT |                              001 |                              001
                    STOP |                              010 |                              010
                    DONE |                              011 |                              011
                 ELAPSED |                              100 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'time_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 2807.535 ; gain = 89.730 ; free physical = 6427 ; free virtual = 17609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 23    
	   3 Input   32 Bit       Adders := 3     
	   2 Input   28 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 8     
	   2 Input   11 Bit       Adders := 21    
	   3 Input   11 Bit       Adders := 12    
	   4 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 20    
	   3 Input    9 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 6     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 2     
	   4 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 12    
	   3 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 38    
	   3 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 4     
	   8 Input    3 Bit       Adders := 1     
+---Registers : 
	               50 Bit    Registers := 1     
	               38 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 64    
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 16    
	               11 Bit    Registers := 49    
	               10 Bit    Registers := 68    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 41    
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 16    
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 422   
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 106   
+---ROMs : 
	                    ROMs := 3     
+---Muxes : 
	 401 Input   50 Bit        Muxes := 1     
	  37 Input   37 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 69    
	   2 Input   32 Bit        Muxes := 1     
	   5 Input   28 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	  17 Input   17 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 18    
	   2 Input   16 Bit        Muxes := 524   
	   2 Input   12 Bit        Muxes := 29    
	   3 Input   12 Bit        Muxes := 3     
	   2 Input   11 Bit        Muxes := 28    
	   8 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 526   
	   3 Input   10 Bit        Muxes := 1     
	   6 Input   10 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 283   
	   6 Input    8 Bit        Muxes := 1     
	  37 Input    8 Bit        Muxes := 3     
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 9     
	   9 Input    7 Bit        Muxes := 2     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 5     
	   6 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 6     
	   3 Input    5 Bit        Muxes := 2     
	  16 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 12    
	   3 Input    4 Bit        Muxes := 2     
	  37 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 6     
	   5 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 432   
	   5 Input    1 Bit        Muxes := 6     
	 401 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 101   
	   4 Input    1 Bit        Muxes := 256   
	  17 Input    1 Bit        Muxes := 4     
	  37 Input    1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:30 ; elapsed = 00:02:47 . Memory (MB): peak = 3095.289 ; gain = 377.484 ; free physical = 6318 ; free virtual = 17526
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------+-----------------------------------------+---------------+----------------+
|Module Name    | RTL Object                              | Depth x Width | Implemented As | 
+---------------+-----------------------------------------+---------------+----------------+
|MouseDisplay   | mouserom[0]                             | 256x2         | LUT            | 
|top_char       | u_char_rom16x16/char_code_reg           | 256x7         | Block RAM      | 
|top_char       | u_font_rom/char_line_pixels_reg         | 2048x8        | Block RAM      | 
|game_over_disp | u_font_rom/char_line_pixels_reg         | 2048x8        | Block RAM      | 
|top_mouse      | u_draw_mouse/u_MouseDisplay/mouserom[0] | 256x2         | LUT            | 
+---------------+-----------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:35 ; elapsed = 00:02:52 . Memory (MB): peak = 3095.293 ; gain = 377.488 ; free physical = 6222 ; free virtual = 17431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:48 ; elapsed = 00:03:06 . Memory (MB): peak = 3095.305 ; gain = 377.500 ; free physical = 6186 ; free virtual = 17395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_top_vga/u_top_char/u_char_rom16x16/char_code_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_vga/u_top_char/u_font_rom/char_line_pixels_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_vga/u_top_char/u_font_rom/char_line_pixels_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:56 ; elapsed = 00:03:14 . Memory (MB): peak = 3095.305 ; gain = 377.500 ; free physical = 6205 ; free virtual = 17414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:00 ; elapsed = 00:03:18 . Memory (MB): peak = 3095.305 ; gain = 377.500 ; free physical = 6204 ; free virtual = 17413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:00 ; elapsed = 00:03:18 . Memory (MB): peak = 3095.305 ; gain = 377.500 ; free physical = 6204 ; free virtual = 17413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:02 ; elapsed = 00:03:20 . Memory (MB): peak = 3095.305 ; gain = 377.500 ; free physical = 6201 ; free virtual = 17410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:02 ; elapsed = 00:03:20 . Memory (MB): peak = 3095.305 ; gain = 377.500 ; free physical = 6201 ; free virtual = 17409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:03 ; elapsed = 00:03:21 . Memory (MB): peak = 3095.305 ; gain = 377.500 ; free physical = 6205 ; free virtual = 17414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:03 ; elapsed = 00:03:21 . Memory (MB): peak = 3095.305 ; gain = 377.500 ; free physical = 6204 ; free virtual = 17413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_vga_basys3 | u_top_vga/u_top_redraw_board/u_draw_defused/out\.vsync_reg | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_vga_basys3 | u_top_vga/u_top_redraw_board/u_draw_defused/out\.vblnk_reg | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_vga_basys3 | u_top_vga/u_top_redraw_board/u_draw_defused/out\.hsync_reg | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_vga_basys3 | u_top_vga/u_top_redraw_board/u_draw_defused/out\.hblnk_reg | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+---------------+------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   461|
|3     |LUT1       |   209|
|4     |LUT2       |   964|
|5     |LUT3       |  2430|
|6     |LUT4       |  1221|
|7     |LUT5       |  1579|
|8     |LUT6       |  6226|
|9     |MMCME2_ADV |     1|
|10    |MUXF7      |   656|
|11    |MUXF8      |   234|
|12    |ODDR       |     1|
|13    |RAMB18E1   |     2|
|15    |SRL16E     |     4|
|16    |FDCE       |   270|
|17    |FDPE       |     4|
|18    |FDRE       |  4143|
|19    |FDSE       |    12|
|20    |IBUF       |     6|
|21    |IOBUF      |     2|
|22    |OBUF       |    26|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:03 ; elapsed = 00:03:21 . Memory (MB): peak = 3095.305 ; gain = 377.500 ; free physical = 6197 ; free virtual = 17405
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:59 ; elapsed = 00:03:17 . Memory (MB): peak = 3095.305 ; gain = 287.770 ; free physical = 6242 ; free virtual = 17450
Synthesis Optimization Complete : Time (s): cpu = 00:03:03 ; elapsed = 00:03:21 . Memory (MB): peak = 3095.305 ; gain = 377.500 ; free physical = 6241 ; free virtual = 17450
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3095.305 ; gain = 0.000 ; free physical = 6342 ; free virtual = 17551
INFO: [Netlist 29-17] Analyzing 1357 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3127.309 ; gain = 0.000 ; free physical = 6294 ; free virtual = 17502
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Synth Design complete, checksum: e9bf225e
INFO: [Common 17-83] Releasing license: Synthesis
195 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:14 ; elapsed = 00:03:28 . Memory (MB): peak = 3127.309 ; gain = 409.617 ; free physical = 6524 ; free virtual = 17732
INFO: [Common 17-1381] The checkpoint '/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/fpga/build/Saper_game.runs/synth_1/top_vga_basys3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_vga_basys3_utilization_synth.rpt -pb top_vga_basys3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep 10 20:15:00 2023...
[Sun Sep 10 20:15:11 2023] synth_1 finished
wait_on_runs: Time (s): cpu = 00:03:30 ; elapsed = 00:03:54 . Memory (MB): peak = 2715.801 ; gain = 0.000 ; free physical = 7475 ; free virtual = 18653
[Sun Sep 10 20:15:11 2023] Launched impl_1...
Run output will be captured here: /home/student/wmiskowicz/Projekt/VerZ1/Saper_game/fpga/build/Saper_game.runs/impl_1/runme.log
[Sun Sep 10 20:15:11 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top_vga_basys3.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_vga_basys3.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_vga_basys3.tcl -notrace
Command: link_design -top top_vga_basys3 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2717.809 ; gain = 0.000 ; free physical = 6879 ; free virtual = 18071
INFO: [Netlist 29-17] Analyzing 1357 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/fpga/constraints/top_vga_basys3.xdc]
Finished Parsing XDC File [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/fpga/constraints/top_vga_basys3.xdc]
Parsing XDC File [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/fpga/constraints/clk_wiz_0.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/fpga/constraints/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/fpga/constraints/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2876.535 ; gain = 102.812 ; free physical = 6385 ; free virtual = 17577
Finished Parsing XDC File [/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/fpga/constraints/clk_wiz_0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2876.539 ; gain = 0.000 ; free physical = 6399 ; free virtual = 17591
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2876.539 ; gain = 158.840 ; free physical = 6399 ; free virtual = 17591
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2940.566 ; gain = 64.027 ; free physical = 6385 ; free virtual = 17577

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e10a406f

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2940.566 ; gain = 0.000 ; free physical = 6375 ; free virtual = 17567

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter u_top_vga/u_top_draw_board/u_draw_bg/out\\.rgb[3]_i_1 into driver instance u_top_vga/u_top_draw_board/u_vga_timing/out\\.rgb[3]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_top_vga/u_top_game_setup/u_settings_latch/x_out[3]_i_2 into driver instance u_top_vga/u_top_game_setup/u_settings_latch/mines_ctr[5]_i_3, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter u_top_vga/u_top_mouse/u_MouseCtl/Inst_Ps2Interface/delay_100us_count[0]_i_2 into driver instance u_top_vga/u_top_mouse/u_MouseCtl/Inst_Ps2Interface/delay_100us_count[0]_i_4, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_top_vga/u_top_mouse/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_inv_i_1 into driver instance u_top_vga/u_top_mouse/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_inv_i_2, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter u_top_vga/u_top_mouse/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_inv_i_1 into driver instance u_top_vga/u_top_mouse/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_inv_i_2, which resulted in an inversion of 1 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14986ff02

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3148.504 ; gain = 0.004 ; free physical = 6149 ; free virtual = 17340
INFO: [Opt 31-389] Phase Retarget created 12 cells and removed 33 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1ae2daaab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3148.504 ; gain = 0.004 ; free physical = 6150 ; free virtual = 17341
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 12 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e22afc04

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3148.504 ; gain = 0.004 ; free physical = 6150 ; free virtual = 17341
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1e22afc04

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3148.504 ; gain = 0.004 ; free physical = 6150 ; free virtual = 17342
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1e22afc04

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3148.504 ; gain = 0.004 ; free physical = 6150 ; free virtual = 17342
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1e22afc04

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3148.504 ; gain = 0.004 ; free physical = 6150 ; free virtual = 17342
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              12  |              33  |                                              1  |
|  Constant propagation         |               2  |              12  |                                              0  |
|  Sweep                        |               0  |               1  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3148.504 ; gain = 0.000 ; free physical = 6150 ; free virtual = 17342
Ending Logic Optimization Task | Checksum: 1e43f1421

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3148.504 ; gain = 0.004 ; free physical = 6150 ; free virtual = 17342

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1e43f1421

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6144 ; free virtual = 17322
Ending Power Optimization Task | Checksum: 1e43f1421

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3423.469 ; gain = 274.965 ; free physical = 6154 ; free virtual = 17331

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e43f1421

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6154 ; free virtual = 17331

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6154 ; free virtual = 17331
Ending Netlist Obfuscation Task | Checksum: 1e43f1421

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6154 ; free virtual = 17331
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3423.469 ; gain = 546.930 ; free physical = 6154 ; free virtual = 17331
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6143 ; free virtual = 17322
INFO: [Common 17-1381] The checkpoint '/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/fpga/build/Saper_game.runs/impl_1/top_vga_basys3_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_vga_basys3_drc_opted.rpt -pb top_vga_basys3_drc_opted.pb -rpx top_vga_basys3_drc_opted.rpx
Command: report_drc -file top_vga_basys3_drc_opted.rpt -pb top_vga_basys3_drc_opted.pb -rpx top_vga_basys3_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home_local/Xilinx/Vivado/2021.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/student/wmiskowicz/Projekt/VerZ1/Saper_game/fpga/build/Saper_game.runs/impl_1/top_vga_basys3_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6068 ; free virtual = 17249
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1320b6af1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6068 ; free virtual = 17249
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6068 ; free virtual = 17249

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 133fffffc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6087 ; free virtual = 17268

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 214c70a11

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6099 ; free virtual = 17280

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 214c70a11

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6099 ; free virtual = 17280
Phase 1 Placer Initialization | Checksum: 214c70a11

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6098 ; free virtual = 17279

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f73f01f7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6081 ; free virtual = 17262

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 142fa5ede

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6082 ; free virtual = 17263

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 142fa5ede

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6082 ; free virtual = 17263

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 14 LUTNM shape to break, 129 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 14, two critical 0, total 14, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 68 nets or LUTs. Breaked 14 LUTs, combined 54 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6055 ; free virtual = 17236

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           14  |             54  |                    68  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           14  |             54  |                    68  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 20599b163

Time (s): cpu = 00:00:33 ; elapsed = 00:00:11 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6057 ; free virtual = 17238
Phase 2.4 Global Placement Core | Checksum: 12edf7c0b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:11 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6055 ; free virtual = 17236
Phase 2 Global Placement | Checksum: 12edf7c0b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:11 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6061 ; free virtual = 17242

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19090e470

Time (s): cpu = 00:00:37 ; elapsed = 00:00:12 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6052 ; free virtual = 17233

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2397ca14c

Time (s): cpu = 00:00:41 ; elapsed = 00:00:13 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6060 ; free virtual = 17241

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2019044c4

Time (s): cpu = 00:00:42 ; elapsed = 00:00:13 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6059 ; free virtual = 17241

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23d746d04

Time (s): cpu = 00:00:42 ; elapsed = 00:00:13 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6059 ; free virtual = 17241

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 242845de6

Time (s): cpu = 00:00:46 ; elapsed = 00:00:14 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6041 ; free virtual = 17223

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1dbaf6ee0

Time (s): cpu = 00:00:50 ; elapsed = 00:00:18 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6045 ; free virtual = 17227

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1ddb412a2

Time (s): cpu = 00:00:51 ; elapsed = 00:00:18 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6043 ; free virtual = 17225

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1f50ccaba

Time (s): cpu = 00:00:51 ; elapsed = 00:00:19 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6028 ; free virtual = 17210

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 22b76b886

Time (s): cpu = 00:00:59 ; elapsed = 00:00:20 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6041 ; free virtual = 17223
Phase 3 Detail Placement | Checksum: 22b76b886

Time (s): cpu = 00:00:59 ; elapsed = 00:00:20 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6041 ; free virtual = 17223

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2663887fc

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.113 | TNS=-0.113 |
Phase 1 Physical Synthesis Initialization | Checksum: 25d8fa422

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6034 ; free virtual = 17216
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 238ba273b

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6034 ; free virtual = 17216
Phase 4.1.1.1 BUFG Insertion | Checksum: 2663887fc

Time (s): cpu = 00:01:07 ; elapsed = 00:00:22 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6034 ; free virtual = 17216

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.521. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: d4e6b244

Time (s): cpu = 00:01:10 ; elapsed = 00:00:24 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6030 ; free virtual = 17212

Time (s): cpu = 00:01:10 ; elapsed = 00:00:24 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6030 ; free virtual = 17212
Phase 4.1 Post Commit Optimization | Checksum: d4e6b244

Time (s): cpu = 00:01:10 ; elapsed = 00:00:24 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6030 ; free virtual = 17212

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d4e6b244

Time (s): cpu = 00:01:10 ; elapsed = 00:00:24 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6031 ; free virtual = 17213

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: d4e6b244

Time (s): cpu = 00:01:10 ; elapsed = 00:00:25 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6031 ; free virtual = 17213
Phase 4.3 Placer Reporting | Checksum: d4e6b244

Time (s): cpu = 00:01:10 ; elapsed = 00:00:25 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6031 ; free virtual = 17213

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6031 ; free virtual = 17213

Time (s): cpu = 00:01:10 ; elapsed = 00:00:25 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6031 ; free virtual = 17213
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 970f96a4

Time (s): cpu = 00:01:10 ; elapsed = 00:00:25 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6031 ; free virtual = 17213
Ending Placer Task | Checksum: 93c1ae28

Time (s): cpu = 00:01:10 ; elapsed = 00:00:25 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6031 ; free virtual = 17213
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:12 ; elapsed = 00:00:25 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6050 ; free virtual = 17232
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6032 ; free virtual = 17235
INFO: [Common 17-1381] The checkpoint '/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/fpga/build/Saper_game.runs/impl_1/top_vga_basys3_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_vga_basys3_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6037 ; free virtual = 17224
INFO: [runtcl-4] Executing : report_utilization -file top_vga_basys3_utilization_placed.rpt -pb top_vga_basys3_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_vga_basys3_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 6042 ; free virtual = 17229
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 5988 ; free virtual = 17197
INFO: [Common 17-1381] The checkpoint '/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/fpga/build/Saper_game.runs/impl_1/top_vga_basys3_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5eed8c7 ConstDB: 0 ShapeSum: 8dd2d561 RouteDB: 0
Post Restoration Checksum: NetGraph: f290cdcd NumContArr: 4bc55956 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 13e562723

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 5894 ; free virtual = 17086

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13e562723

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 5895 ; free virtual = 17087

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13e562723

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 5861 ; free virtual = 17053

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13e562723

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 5861 ; free virtual = 17053
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1bb0dc6e2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 5847 ; free virtual = 17039
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.649  | TNS=0.000  | WHS=-0.136 | THS=-87.969|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11649
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11649
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1c2037985

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 5845 ; free virtual = 17036

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1c2037985

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 3423.469 ; gain = 0.000 ; free physical = 5845 ; free virtual = 17036
Phase 3 Initial Routing | Checksum: 163e8a2e9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 3453.137 ; gain = 29.668 ; free physical = 5838 ; free virtual = 17030

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5675
 Number of Nodes with overlaps = 1491
 Number of Nodes with overlaps = 510
 Number of Nodes with overlaps = 245
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.438  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 190490c87

Time (s): cpu = 00:01:15 ; elapsed = 00:00:44 . Memory (MB): peak = 3453.137 ; gain = 29.668 ; free physical = 5837 ; free virtual = 17025

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.437  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1fd681a04

Time (s): cpu = 00:01:17 ; elapsed = 00:00:46 . Memory (MB): peak = 3453.137 ; gain = 29.668 ; free physical = 5835 ; free virtual = 17023
Phase 4 Rip-up And Reroute | Checksum: 1fd681a04

Time (s): cpu = 00:01:17 ; elapsed = 00:00:46 . Memory (MB): peak = 3453.137 ; gain = 29.668 ; free physical = 5835 ; free virtual = 17023

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1fd681a04

Time (s): cpu = 00:01:17 ; elapsed = 00:00:46 . Memory (MB): peak = 3453.137 ; gain = 29.668 ; free physical = 5835 ; free virtual = 17023

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1fd681a04

Time (s): cpu = 00:01:17 ; elapsed = 00:00:46 . Memory (MB): peak = 3453.137 ; gain = 29.668 ; free physical = 5835 ; free virtual = 17023
Phase 5 Delay and Skew Optimization | Checksum: 1fd681a04

Time (s): cpu = 00:01:17 ; elapsed = 00:00:46 . Memory (MB): peak = 3453.137 ; gain = 29.668 ; free physical = 5835 ; free virtual = 17023

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bd51f48a

Time (s): cpu = 00:01:19 ; elapsed = 00:00:47 . Memory (MB): peak = 3453.137 ; gain = 29.668 ; free physical = 5835 ; free virtual = 17023
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.473  | TNS=0.000  | WHS=0.051  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bd51f48a

Time (s): cpu = 00:01:19 ; elapsed = 00:00:47 . Memory (MB): peak = 3453.137 ; gain = 29.668 ; free physical = 5835 ; free virtual = 17023
Phase 6 Post Hold Fix | Checksum: 1bd51f48a

Time (s): cpu = 00:01:19 ; elapsed = 00:00:47 . Memory (MB): peak = 3453.137 ; gain = 29.668 ; free physical = 5835 ; free virtual = 17023

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.95623 %
  Global Horizontal Routing Utilization  = 8.41645 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19aaf6d86

Time (s): cpu = 00:01:19 ; elapsed = 00:00:47 . Memory (MB): peak = 3453.137 ; gain = 29.668 ; free physical = 5835 ; free virtual = 17023

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19aaf6d86

Time (s): cpu = 00:01:19 ; elapsed = 00:00:47 . Memory (MB): peak = 3453.137 ; gain = 29.668 ; free physical = 5829 ; free virtual = 17017

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d126552a

Time (s): cpu = 00:01:21 ; elapsed = 00:00:48 . Memory (MB): peak = 3501.156 ; gain = 77.688 ; free physical = 5833 ; free virtual = 17020

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.473  | TNS=0.000  | WHS=0.051  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d126552a

Time (s): cpu = 00:01:22 ; elapsed = 00:00:48 . Memory (MB): peak = 3501.156 ; gain = 77.688 ; free physical = 5835 ; free virtual = 17023
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:22 ; elapsed = 00:00:48 . Memory (MB): peak = 3501.156 ; gain = 77.688 ; free physical = 5875 ; free virtual = 17063

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:30 ; elapsed = 00:00:50 . Memory (MB): peak = 3501.156 ; gain = 77.688 ; free physical = 5876 ; free virtual = 17064
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3501.156 ; gain = 0.000 ; free physical = 5849 ; free virtual = 17063
INFO: [Common 17-1381] The checkpoint '/home/student/wmiskowicz/Projekt/VerZ1/Saper_game/fpga/build/Saper_game.runs/impl_1/top_vga_basys3_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_vga_basys3_drc_routed.rpt -pb top_vga_basys3_drc_routed.pb -rpx top_vga_basys3_drc_routed.rpx
Command: report_drc -file top_vga_basys3_drc_routed.rpt -pb top_vga_basys3_drc_routed.pb -rpx top_vga_basys3_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/student/wmiskowicz/Projekt/VerZ1/Saper_game/fpga/build/Saper_game.runs/impl_1/top_vga_basys3_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_vga_basys3_methodology_drc_routed.rpt -pb top_vga_basys3_methodology_drc_routed.pb -rpx top_vga_basys3_methodology_drc_routed.rpx
Command: report_methodology -file top_vga_basys3_methodology_drc_routed.rpt -pb top_vga_basys3_methodology_drc_routed.pb -rpx top_vga_basys3_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/student/wmiskowicz/Projekt/VerZ1/Saper_game/fpga/build/Saper_game.runs/impl_1/top_vga_basys3_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_vga_basys3_power_routed.rpt -pb top_vga_basys3_power_summary_routed.pb -rpx top_vga_basys3_power_routed.rpx
Command: report_power -file top_vga_basys3_power_routed.rpt -pb top_vga_basys3_power_summary_routed.pb -rpx top_vga_basys3_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
115 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_vga_basys3_route_status.rpt -pb top_vga_basys3_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_vga_basys3_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_vga_basys3_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_vga_basys3_bus_skew_routed.rpt -pb top_vga_basys3_bus_skew_routed.pb -rpx top_vga_basys3_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force top_vga_basys3.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_vga_basys3.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3805.355 ; gain = 260.422 ; free physical = 5800 ; free virtual = 17003
INFO: [Common 17-206] Exiting Vivado at Sun Sep 10 20:17:44 2023...
[Sun Sep 10 20:17:45 2023] impl_1 finished
wait_on_runs: Time (s): cpu = 00:04:40 ; elapsed = 00:02:34 . Memory (MB): peak = 2715.801 ; gain = 0.000 ; free physical = 7449 ; free virtual = 18652
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 10 20:17:45 2023...
