digraph "0_radare2_f17bfd9f1da05f30f23a4dd05e9d2363e1406948@API" {
"1002924" [label="(Call,op->operands[0].reg << 3 | op->operands[1].regs[0])"];
"1002925" [label="(Call,op->operands[0].reg << 3)"];
"1002031" [label="(Call,op->operands[0].reg == X86R_EAX)"];
"1002886" [label="(Call,op->operands[1].regs[0] == X86R_RIP)"];
"1002541" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002172" [label="(Call,a->bits == 64 && op->operands[1].regs[0])"];
"1002173" [label="(Call,a->bits == 64)"];
"1002040" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002388" [label="(Call,op->operands[1].regs[0] != -1)"];
"1002398" [label="(Call,-1)"];
"1002837" [label="(Call,op->operands[1].regs[0] == X86R_EBP)"];
"1002922" [label="(Call,0x80 | op->operands[0].reg << 3 | op->operands[1].regs[0])"];
"1002917" [label="(Call,data[l++] = 0x80 | op->operands[0].reg << 3 | op->operands[1].regs[0])"];
"1003067" [label="(Call,op->operands[1].regs[0] == X86R_ESP)"];
"1003107" [label="(Call,op->operands[1].regs[0] == X86R_EIP)"];
"1003097" [label="(Call,op->operands[1].offset > 128 || op->operands[1].regs[0] == X86R_EIP)"];
"1003153" [label="(Call,op->operands[1].regs[0] == X86R_RIP)"];
"1003151" [label="(Call,offset || op->operands[1].regs[0] == X86R_RIP)"];
"1003145" [label="(Call,a->bits == 64 && (offset || op->operands[1].regs[0] == X86R_RIP))"];
"1003165" [label="(Call,data[l++] = offset)"];
"1003172" [label="(Call,op->operands[1].offset > 127 || op->operands[1].regs[0] == X86R_RIP)"];
"1003199" [label="(Call,offset >> 8)"];
"1003194" [label="(Call,data[l++] = offset >> 8)"];
"1003207" [label="(Call,offset >> 16)"];
"1003202" [label="(Call,data[l++] = offset >> 16)"];
"1003215" [label="(Call,offset >> 24)"];
"1003210" [label="(Call,data[l++] = offset >> 24)"];
"1003182" [label="(Call,op->operands[1].regs[0] == X86R_RIP)"];
"1002045" [label="(Identifier,op)"];
"1003166" [label="(Call,data[l++])"];
"1002358" [label="(Call,a->bits == 64)"];
"1003193" [label="(Block,)"];
"1003204" [label="(Identifier,data)"];
"1002556" [label="(Identifier,a)"];
"1003171" [label="(ControlStructure,if (op->operands[1].offset > 127 || op->operands[1].regs[0] == X86R_RIP))"];
"1002388" [label="(Call,op->operands[1].regs[0] != -1)"];
"1002039" [label="(Identifier,X86R_EAX)"];
"1003081" [label="(Identifier,data)"];
"1002551" [label="(Identifier,X86R_UNDEFINED)"];
"1003047" [label="(Call,op->operands[0].reg << 3 | op->operands[1].regs[0])"];
"1002922" [label="(Call,0x80 | op->operands[0].reg << 3 | op->operands[1].regs[0])"];
"1002924" [label="(Call,op->operands[0].reg << 3 | op->operands[1].regs[0])"];
"1003164" [label="(Block,)"];
"1003009" [label="(Call,op->operands[1].regs[0] == X86R_RIP)"];
"1003203" [label="(Call,data[l++])"];
"1003048" [label="(Call,op->operands[0].reg << 3)"];
"1002173" [label="(Call,a->bits == 64)"];
"1003146" [label="(Call,a->bits == 64)"];
"1002933" [label="(Literal,3)"];
"1003210" [label="(Call,data[l++] = offset >> 24)"];
"1003170" [label="(Identifier,offset)"];
"1002811" [label="(Call,op->operands[1].regs[1] << 3 | op->operands[1].regs[0])"];
"1003183" [label="(Call,op->operands[1].regs[0])"];
"1003145" [label="(Call,a->bits == 64 && (offset || op->operands[1].regs[0] == X86R_RIP))"];
"1003151" [label="(Call,offset || op->operands[1].regs[0] == X86R_RIP)"];
"1002885" [label="(ControlStructure,if (op->operands[1].regs[0] == X86R_RIP))"];
"1002917" [label="(Call,data[l++] = 0x80 | op->operands[0].reg << 3 | op->operands[1].regs[0])"];
"1003121" [label="(Identifier,data)"];
"1003096" [label="(ControlStructure,if (op->operands[1].offset > 128 || op->operands[1].regs[0] == X86R_EIP))"];
"1002873" [label="(Call,offset && op->operands[0].type & OT_QWORD)"];
"1002178" [label="(Call,op->operands[1].regs[0])"];
"1002923" [label="(Literal,0x80)"];
"1002978" [label="(Call,op->operands[1].regs[0] == X86R_EIP && (op->operands[0].type & OT_DWORD))"];
"1003117" [label="(Identifier,X86R_EIP)"];
"1003154" [label="(Call,op->operands[1].regs[0])"];
"1002699" [label="(Call,op->operands[1].regs[0] << 3)"];
"1003192" [label="(Identifier,X86R_RIP)"];
"1003201" [label="(Literal,8)"];
"1002174" [label="(Call,a->bits)"];
"1002177" [label="(Literal,64)"];
"1002911" [label="(Identifier,op)"];
"1002916" [label="(Block,)"];
"1003195" [label="(Call,data[l++])"];
"1003107" [label="(Call,op->operands[1].regs[0] == X86R_EIP)"];
"1003207" [label="(Call,offset >> 16)"];
"1002030" [label="(Call,op->operands[0].reg == X86R_EAX && op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002040" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002399" [label="(Literal,1)"];
"1002041" [label="(Call,op->operands[1].regs[0])"];
"1002651" [label="(Call,op->operands[0].reg << 3)"];
"1003219" [label="(Identifier,l)"];
"1002540" [label="(ControlStructure,if (op->operands[1].regs[0] == X86R_UNDEFINED))"];
"1002229" [label="(Call,op->operands[0].reg << 3)"];
"1002837" [label="(Call,op->operands[1].regs[0] == X86R_EBP)"];
"1002190" [label="(Call,op->operands[1].regs[0] >= X86R_R8)"];
"1003167" [label="(Identifier,data)"];
"1002032" [label="(Call,op->operands[0].reg)"];
"1002290" [label="(Call,op->operands[1].regs[0] % 6)"];
"1003209" [label="(Literal,16)"];
"1002926" [label="(Call,op->operands[0].reg)"];
"1003177" [label="(Identifier,op)"];
"1002541" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1003194" [label="(Call,data[l++] = offset >> 8)"];
"1003208" [label="(Identifier,offset)"];
"1002900" [label="(Identifier,data)"];
"1003202" [label="(Call,data[l++] = offset >> 16)"];
"1003216" [label="(Identifier,offset)"];
"1003097" [label="(Call,op->operands[1].offset > 128 || op->operands[1].regs[0] == X86R_EIP)"];
"1002835" [label="(Call,offset || op->operands[1].regs[0] == X86R_EBP)"];
"1002172" [label="(Call,a->bits == 64 && op->operands[1].regs[0])"];
"1003077" [label="(Identifier,X86R_ESP)"];
"1002403" [label="(Identifier,data)"];
"1003200" [label="(Identifier,offset)"];
"1002966" [label="(Identifier,op)"];
"1002314" [label="(Call,(ut32)op->operands[0].reg)"];
"1003212" [label="(Identifier,data)"];
"1003152" [label="(Identifier,offset)"];
"1003165" [label="(Call,data[l++] = offset)"];
"1002838" [label="(Call,op->operands[1].regs[0])"];
"1003173" [label="(Call,op->operands[1].offset > 127)"];
"1002887" [label="(Call,op->operands[1].regs[0])"];
"1003199" [label="(Call,offset >> 8)"];
"1002938" [label="(Identifier,op)"];
"1003215" [label="(Call,offset >> 24)"];
"1002031" [label="(Call,op->operands[0].reg == X86R_EAX)"];
"1002387" [label="(ControlStructure,if (op->operands[1].regs[0] != -1))"];
"1003220" [label="(MethodReturn,static int)"];
"1002542" [label="(Call,op->operands[1].regs[0])"];
"1003182" [label="(Call,op->operands[1].regs[0] == X86R_RIP)"];
"1003108" [label="(Call,op->operands[1].regs[0])"];
"1002778" [label="(Call,op->operands[1].regs[1] != X86R_UNDEFINED)"];
"1002918" [label="(Call,data[l++])"];
"1003172" [label="(Call,op->operands[1].offset > 127 || op->operands[1].regs[0] == X86R_RIP)"];
"1003163" [label="(Identifier,X86R_RIP)"];
"1003217" [label="(Literal,24)"];
"1003087" [label="(Identifier,mod)"];
"1002934" [label="(Call,op->operands[1].regs[0])"];
"1002389" [label="(Call,op->operands[1].regs[0])"];
"1002201" [label="(Call,op->operands[0].reg < 4)"];
"1003153" [label="(Call,op->operands[1].regs[0] == X86R_RIP)"];
"1002847" [label="(Identifier,X86R_EBP)"];
"1003067" [label="(Call,op->operands[1].regs[0] == X86R_ESP)"];
"1002566" [label="(Call,op->operands[0].reg << 3)"];
"1002398" [label="(Call,-1)"];
"1003098" [label="(Call,op->operands[1].offset > 128)"];
"1002590" [label="(Call,op->operands[0].reg << 3)"];
"1000104" [label="(MethodParameterIn,ut8 *data)"];
"1002796" [label="(Call,op->operands[0].reg << 3)"];
"1003211" [label="(Call,data[l++])"];
"1003066" [label="(ControlStructure,if (op->operands[1].regs[0] == X86R_ESP))"];
"1002718" [label="(Call,getsib (op->operands[1].scale[0]) << 3 | op->operands[1].regs[0])"];
"1002409" [label="(Identifier,data)"];
"1002950" [label="(Call,0x40 | op->operands[1].regs[0])"];
"1002050" [label="(Identifier,X86R_UNDEFINED)"];
"1002979" [label="(Call,op->operands[1].regs[0] == X86R_EIP)"];
"1002162" [label="(Call,op->operands[0].type & OT_BYTE && a->bits == 64 && op->operands[1].regs[0])"];
"1002638" [label="(Identifier,op)"];
"1003144" [label="(ControlStructure,if (a->bits == 64 && (offset || op->operands[1].regs[0] == X86R_RIP)))"];
"1003008" [label="(Call,op->operands[1].regs[0] == X86R_RIP && (op->operands[0].type & OT_QWORD))"];
"1003196" [label="(Identifier,data)"];
"1002886" [label="(Call,op->operands[1].regs[0] == X86R_RIP)"];
"1002925" [label="(Call,op->operands[0].reg << 3)"];
"1002896" [label="(Identifier,X86R_RIP)"];
"1002182" [label="(Identifier,op)"];
"1003068" [label="(Call,op->operands[1].regs[0])"];
"1002924" -> "1002922"  [label="AST: "];
"1002924" -> "1002934"  [label="CFG: "];
"1002925" -> "1002924"  [label="AST: "];
"1002934" -> "1002924"  [label="AST: "];
"1002922" -> "1002924"  [label="CFG: "];
"1002924" -> "1003220"  [label="DDG: op->operands[0].reg << 3"];
"1002924" -> "1002922"  [label="DDG: op->operands[0].reg << 3"];
"1002924" -> "1002922"  [label="DDG: op->operands[1].regs[0]"];
"1002925" -> "1002924"  [label="DDG: op->operands[0].reg"];
"1002925" -> "1002924"  [label="DDG: 3"];
"1002886" -> "1002924"  [label="DDG: op->operands[1].regs[0]"];
"1002924" -> "1003067"  [label="DDG: op->operands[1].regs[0]"];
"1002925" -> "1002933"  [label="CFG: "];
"1002926" -> "1002925"  [label="AST: "];
"1002933" -> "1002925"  [label="AST: "];
"1002938" -> "1002925"  [label="CFG: "];
"1002925" -> "1003220"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002925"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002030"  [label="AST: "];
"1002031" -> "1002039"  [label="CFG: "];
"1002032" -> "1002031"  [label="AST: "];
"1002039" -> "1002031"  [label="AST: "];
"1002045" -> "1002031"  [label="CFG: "];
"1002030" -> "1002031"  [label="CFG: "];
"1002031" -> "1003220"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1003220"  [label="DDG: X86R_EAX"];
"1002031" -> "1002030"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002030"  [label="DDG: X86R_EAX"];
"1002031" -> "1002201"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002229"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002314"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002566"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002590"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002651"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002796"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1003048"  [label="DDG: op->operands[0].reg"];
"1002886" -> "1002885"  [label="AST: "];
"1002886" -> "1002896"  [label="CFG: "];
"1002887" -> "1002886"  [label="AST: "];
"1002896" -> "1002886"  [label="AST: "];
"1002900" -> "1002886"  [label="CFG: "];
"1002911" -> "1002886"  [label="CFG: "];
"1002886" -> "1003220"  [label="DDG: X86R_RIP"];
"1002886" -> "1003220"  [label="DDG: op->operands[1].regs[0] == X86R_RIP"];
"1002541" -> "1002886"  [label="DDG: op->operands[1].regs[0]"];
"1002837" -> "1002886"  [label="DDG: op->operands[1].regs[0]"];
"1002886" -> "1002950"  [label="DDG: op->operands[1].regs[0]"];
"1002886" -> "1003067"  [label="DDG: op->operands[1].regs[0]"];
"1002886" -> "1003151"  [label="DDG: op->operands[1].regs[0] == X86R_RIP"];
"1002886" -> "1003153"  [label="DDG: X86R_RIP"];
"1002886" -> "1003172"  [label="DDG: op->operands[1].regs[0] == X86R_RIP"];
"1002886" -> "1003182"  [label="DDG: X86R_RIP"];
"1002541" -> "1002540"  [label="AST: "];
"1002541" -> "1002551"  [label="CFG: "];
"1002542" -> "1002541"  [label="AST: "];
"1002551" -> "1002541"  [label="AST: "];
"1002556" -> "1002541"  [label="CFG: "];
"1002638" -> "1002541"  [label="CFG: "];
"1002541" -> "1003220"  [label="DDG: op->operands[1].regs[0] == X86R_UNDEFINED"];
"1002541" -> "1003220"  [label="DDG: op->operands[1].regs[0]"];
"1002541" -> "1003220"  [label="DDG: X86R_UNDEFINED"];
"1002172" -> "1002541"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002541"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002541"  [label="DDG: X86R_UNDEFINED"];
"1002388" -> "1002541"  [label="DDG: op->operands[1].regs[0]"];
"1002541" -> "1002699"  [label="DDG: op->operands[1].regs[0]"];
"1002541" -> "1002718"  [label="DDG: op->operands[1].regs[0]"];
"1002541" -> "1002778"  [label="DDG: X86R_UNDEFINED"];
"1002541" -> "1002811"  [label="DDG: op->operands[1].regs[0]"];
"1002541" -> "1002837"  [label="DDG: op->operands[1].regs[0]"];
"1002541" -> "1002979"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002162"  [label="AST: "];
"1002172" -> "1002173"  [label="CFG: "];
"1002172" -> "1002178"  [label="CFG: "];
"1002173" -> "1002172"  [label="AST: "];
"1002178" -> "1002172"  [label="AST: "];
"1002162" -> "1002172"  [label="CFG: "];
"1002172" -> "1003220"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1003220"  [label="DDG: a->bits == 64"];
"1002172" -> "1002162"  [label="DDG: a->bits == 64"];
"1002172" -> "1002162"  [label="DDG: op->operands[1].regs[0]"];
"1002173" -> "1002172"  [label="DDG: a->bits"];
"1002173" -> "1002172"  [label="DDG: 64"];
"1002040" -> "1002172"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002190"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002290"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002388"  [label="DDG: op->operands[1].regs[0]"];
"1002173" -> "1002177"  [label="CFG: "];
"1002174" -> "1002173"  [label="AST: "];
"1002177" -> "1002173"  [label="AST: "];
"1002182" -> "1002173"  [label="CFG: "];
"1002173" -> "1003220"  [label="DDG: a->bits"];
"1002173" -> "1002358"  [label="DDG: a->bits"];
"1002040" -> "1002030"  [label="AST: "];
"1002040" -> "1002050"  [label="CFG: "];
"1002041" -> "1002040"  [label="AST: "];
"1002050" -> "1002040"  [label="AST: "];
"1002030" -> "1002040"  [label="CFG: "];
"1002040" -> "1003220"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1003220"  [label="DDG: X86R_UNDEFINED"];
"1002040" -> "1002030"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002030"  [label="DDG: X86R_UNDEFINED"];
"1002040" -> "1002190"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002290"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002388"  [label="DDG: op->operands[1].regs[0]"];
"1002388" -> "1002387"  [label="AST: "];
"1002388" -> "1002398"  [label="CFG: "];
"1002389" -> "1002388"  [label="AST: "];
"1002398" -> "1002388"  [label="AST: "];
"1002403" -> "1002388"  [label="CFG: "];
"1002409" -> "1002388"  [label="CFG: "];
"1002388" -> "1003220"  [label="DDG: op->operands[1].regs[0] != -1"];
"1002388" -> "1003220"  [label="DDG: -1"];
"1002398" -> "1002388"  [label="DDG: 1"];
"1002398" -> "1002399"  [label="CFG: "];
"1002399" -> "1002398"  [label="AST: "];
"1002837" -> "1002835"  [label="AST: "];
"1002837" -> "1002847"  [label="CFG: "];
"1002838" -> "1002837"  [label="AST: "];
"1002847" -> "1002837"  [label="AST: "];
"1002835" -> "1002837"  [label="CFG: "];
"1002837" -> "1003220"  [label="DDG: X86R_EBP"];
"1002837" -> "1002835"  [label="DDG: op->operands[1].regs[0]"];
"1002837" -> "1002835"  [label="DDG: X86R_EBP"];
"1002837" -> "1002979"  [label="DDG: op->operands[1].regs[0]"];
"1002922" -> "1002917"  [label="AST: "];
"1002923" -> "1002922"  [label="AST: "];
"1002917" -> "1002922"  [label="CFG: "];
"1002922" -> "1003220"  [label="DDG: op->operands[0].reg << 3 | op->operands[1].regs[0]"];
"1002922" -> "1002917"  [label="DDG: 0x80"];
"1002922" -> "1002917"  [label="DDG: op->operands[0].reg << 3 | op->operands[1].regs[0]"];
"1002917" -> "1002916"  [label="AST: "];
"1002918" -> "1002917"  [label="AST: "];
"1002966" -> "1002917"  [label="CFG: "];
"1002917" -> "1003220"  [label="DDG: 0x80 | op->operands[0].reg << 3 | op->operands[1].regs[0]"];
"1002917" -> "1003220"  [label="DDG: data[l++]"];
"1000104" -> "1002917"  [label="DDG: data"];
"1003067" -> "1003066"  [label="AST: "];
"1003067" -> "1003077"  [label="CFG: "];
"1003068" -> "1003067"  [label="AST: "];
"1003077" -> "1003067"  [label="AST: "];
"1003081" -> "1003067"  [label="CFG: "];
"1003087" -> "1003067"  [label="CFG: "];
"1003067" -> "1003220"  [label="DDG: op->operands[1].regs[0]"];
"1003067" -> "1003220"  [label="DDG: op->operands[1].regs[0] == X86R_ESP"];
"1003067" -> "1003220"  [label="DDG: X86R_ESP"];
"1002979" -> "1003067"  [label="DDG: op->operands[1].regs[0]"];
"1003009" -> "1003067"  [label="DDG: op->operands[1].regs[0]"];
"1002950" -> "1003067"  [label="DDG: op->operands[1].regs[0]"];
"1003047" -> "1003067"  [label="DDG: op->operands[1].regs[0]"];
"1003067" -> "1003107"  [label="DDG: op->operands[1].regs[0]"];
"1003067" -> "1003153"  [label="DDG: op->operands[1].regs[0]"];
"1003067" -> "1003182"  [label="DDG: op->operands[1].regs[0]"];
"1003107" -> "1003097"  [label="AST: "];
"1003107" -> "1003117"  [label="CFG: "];
"1003108" -> "1003107"  [label="AST: "];
"1003117" -> "1003107"  [label="AST: "];
"1003097" -> "1003107"  [label="CFG: "];
"1003107" -> "1003220"  [label="DDG: X86R_EIP"];
"1003107" -> "1003220"  [label="DDG: op->operands[1].regs[0]"];
"1003107" -> "1003097"  [label="DDG: op->operands[1].regs[0]"];
"1003107" -> "1003097"  [label="DDG: X86R_EIP"];
"1002979" -> "1003107"  [label="DDG: X86R_EIP"];
"1003097" -> "1003096"  [label="AST: "];
"1003097" -> "1003098"  [label="CFG: "];
"1003098" -> "1003097"  [label="AST: "];
"1003121" -> "1003097"  [label="CFG: "];
"1003219" -> "1003097"  [label="CFG: "];
"1003097" -> "1003220"  [label="DDG: op->operands[1].regs[0] == X86R_EIP"];
"1003097" -> "1003220"  [label="DDG: op->operands[1].offset > 128"];
"1003097" -> "1003220"  [label="DDG: op->operands[1].offset > 128 || op->operands[1].regs[0] == X86R_EIP"];
"1003098" -> "1003097"  [label="DDG: op->operands[1].offset"];
"1003098" -> "1003097"  [label="DDG: 128"];
"1002978" -> "1003097"  [label="DDG: op->operands[1].regs[0] == X86R_EIP"];
"1003153" -> "1003151"  [label="AST: "];
"1003153" -> "1003163"  [label="CFG: "];
"1003154" -> "1003153"  [label="AST: "];
"1003163" -> "1003153"  [label="AST: "];
"1003151" -> "1003153"  [label="CFG: "];
"1003153" -> "1003220"  [label="DDG: X86R_RIP"];
"1003153" -> "1003220"  [label="DDG: op->operands[1].regs[0]"];
"1003153" -> "1003151"  [label="DDG: op->operands[1].regs[0]"];
"1003153" -> "1003151"  [label="DDG: X86R_RIP"];
"1003009" -> "1003153"  [label="DDG: X86R_RIP"];
"1003153" -> "1003182"  [label="DDG: op->operands[1].regs[0]"];
"1003153" -> "1003182"  [label="DDG: X86R_RIP"];
"1003151" -> "1003145"  [label="AST: "];
"1003151" -> "1003152"  [label="CFG: "];
"1003152" -> "1003151"  [label="AST: "];
"1003145" -> "1003151"  [label="CFG: "];
"1003151" -> "1003220"  [label="DDG: offset"];
"1003151" -> "1003220"  [label="DDG: op->operands[1].regs[0] == X86R_RIP"];
"1003151" -> "1003145"  [label="DDG: offset"];
"1003151" -> "1003145"  [label="DDG: op->operands[1].regs[0] == X86R_RIP"];
"1002873" -> "1003151"  [label="DDG: offset"];
"1002835" -> "1003151"  [label="DDG: offset"];
"1003008" -> "1003151"  [label="DDG: op->operands[1].regs[0] == X86R_RIP"];
"1003151" -> "1003165"  [label="DDG: offset"];
"1003151" -> "1003172"  [label="DDG: op->operands[1].regs[0] == X86R_RIP"];
"1003151" -> "1003199"  [label="DDG: offset"];
"1003145" -> "1003144"  [label="AST: "];
"1003145" -> "1003146"  [label="CFG: "];
"1003146" -> "1003145"  [label="AST: "];
"1003167" -> "1003145"  [label="CFG: "];
"1003219" -> "1003145"  [label="CFG: "];
"1003145" -> "1003220"  [label="DDG: a->bits == 64 && (offset || op->operands[1].regs[0] == X86R_RIP)"];
"1003145" -> "1003220"  [label="DDG: a->bits == 64"];
"1003145" -> "1003220"  [label="DDG: offset || op->operands[1].regs[0] == X86R_RIP"];
"1003146" -> "1003145"  [label="DDG: a->bits"];
"1003146" -> "1003145"  [label="DDG: 64"];
"1003165" -> "1003164"  [label="AST: "];
"1003165" -> "1003170"  [label="CFG: "];
"1003166" -> "1003165"  [label="AST: "];
"1003170" -> "1003165"  [label="AST: "];
"1003177" -> "1003165"  [label="CFG: "];
"1003165" -> "1003220"  [label="DDG: offset"];
"1003165" -> "1003220"  [label="DDG: data[l++]"];
"1002873" -> "1003165"  [label="DDG: offset"];
"1002835" -> "1003165"  [label="DDG: offset"];
"1000104" -> "1003165"  [label="DDG: data"];
"1003172" -> "1003171"  [label="AST: "];
"1003172" -> "1003173"  [label="CFG: "];
"1003172" -> "1003182"  [label="CFG: "];
"1003173" -> "1003172"  [label="AST: "];
"1003182" -> "1003172"  [label="AST: "];
"1003196" -> "1003172"  [label="CFG: "];
"1003219" -> "1003172"  [label="CFG: "];
"1003172" -> "1003220"  [label="DDG: op->operands[1].offset > 127 || op->operands[1].regs[0] == X86R_RIP"];
"1003172" -> "1003220"  [label="DDG: op->operands[1].offset > 127"];
"1003172" -> "1003220"  [label="DDG: op->operands[1].regs[0] == X86R_RIP"];
"1003173" -> "1003172"  [label="DDG: op->operands[1].offset"];
"1003173" -> "1003172"  [label="DDG: 127"];
"1003008" -> "1003172"  [label="DDG: op->operands[1].regs[0] == X86R_RIP"];
"1003182" -> "1003172"  [label="DDG: op->operands[1].regs[0]"];
"1003182" -> "1003172"  [label="DDG: X86R_RIP"];
"1003199" -> "1003194"  [label="AST: "];
"1003199" -> "1003201"  [label="CFG: "];
"1003200" -> "1003199"  [label="AST: "];
"1003201" -> "1003199"  [label="AST: "];
"1003194" -> "1003199"  [label="CFG: "];
"1003199" -> "1003194"  [label="DDG: offset"];
"1003199" -> "1003194"  [label="DDG: 8"];
"1002873" -> "1003199"  [label="DDG: offset"];
"1002835" -> "1003199"  [label="DDG: offset"];
"1003199" -> "1003207"  [label="DDG: offset"];
"1003194" -> "1003193"  [label="AST: "];
"1003195" -> "1003194"  [label="AST: "];
"1003204" -> "1003194"  [label="CFG: "];
"1003194" -> "1003220"  [label="DDG: offset >> 8"];
"1000104" -> "1003194"  [label="DDG: data"];
"1003207" -> "1003202"  [label="AST: "];
"1003207" -> "1003209"  [label="CFG: "];
"1003208" -> "1003207"  [label="AST: "];
"1003209" -> "1003207"  [label="AST: "];
"1003202" -> "1003207"  [label="CFG: "];
"1003207" -> "1003202"  [label="DDG: offset"];
"1003207" -> "1003202"  [label="DDG: 16"];
"1003207" -> "1003215"  [label="DDG: offset"];
"1003202" -> "1003193"  [label="AST: "];
"1003203" -> "1003202"  [label="AST: "];
"1003212" -> "1003202"  [label="CFG: "];
"1003202" -> "1003220"  [label="DDG: offset >> 16"];
"1000104" -> "1003202"  [label="DDG: data"];
"1003215" -> "1003210"  [label="AST: "];
"1003215" -> "1003217"  [label="CFG: "];
"1003216" -> "1003215"  [label="AST: "];
"1003217" -> "1003215"  [label="AST: "];
"1003210" -> "1003215"  [label="CFG: "];
"1003215" -> "1003220"  [label="DDG: offset"];
"1003215" -> "1003210"  [label="DDG: offset"];
"1003215" -> "1003210"  [label="DDG: 24"];
"1003210" -> "1003193"  [label="AST: "];
"1003211" -> "1003210"  [label="AST: "];
"1003219" -> "1003210"  [label="CFG: "];
"1003210" -> "1003220"  [label="DDG: offset >> 24"];
"1003210" -> "1003220"  [label="DDG: data[l++]"];
"1000104" -> "1003210"  [label="DDG: data"];
"1003182" -> "1003192"  [label="CFG: "];
"1003183" -> "1003182"  [label="AST: "];
"1003192" -> "1003182"  [label="AST: "];
"1003182" -> "1003220"  [label="DDG: X86R_RIP"];
"1003182" -> "1003220"  [label="DDG: op->operands[1].regs[0]"];
"1003009" -> "1003182"  [label="DDG: X86R_RIP"];
}
