-- -------------------------------------------------------------
-- 
-- File Name: E:\Downloads\2021b-10mayFINAL\2021b-10mayFINAL\srcFiles\filter_block\hdlsrc\filter_block_test\filters.vhd
-- Created: 2022-05-12 15:03:01
-- 
-- Generated by MATLAB 9.11 and HDL Coder 3.19
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: filters
-- Source Path: filter_block_test/Subsystem Reference/filters
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.Subsystem_Reference_pkg.ALL;

ENTITY filters IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        stream_in                         :   IN    vector_of_std_logic_vector4(0 TO 7);  -- sfix4_E2 [8]
        coeffs                            :   IN    vector_of_std_logic_vector8(0 TO 9);  -- uint8 [10]
        stream_out                        :   OUT   vector_of_std_logic_vector32(0 TO 7)  -- sfix32_E2 [8]
        );
END filters;


ARCHITECTURE rtl OF filters IS

  -- Component Declarations
  COMPONENT filter
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          stream_in                       :   IN    vector_of_std_logic_vector4(0 TO 7);  -- sfix4_E2 [8]
          s_1                             :   IN    std_logic_vector(7 DOWNTO 0);  -- uint8
          a_2_1                           :   IN    std_logic_vector(7 DOWNTO 0);  -- uint8
          a_3_1                           :   IN    std_logic_vector(7 DOWNTO 0);  -- uint8
          b_2_1                           :   IN    std_logic_vector(7 DOWNTO 0);  -- uint8
          b_3_1                           :   IN    std_logic_vector(7 DOWNTO 0);  -- uint8
          s_2                             :   IN    std_logic_vector(7 DOWNTO 0);  -- uint8
          a_2_2                           :   IN    std_logic_vector(7 DOWNTO 0);  -- uint8
          a_3_2                           :   IN    std_logic_vector(7 DOWNTO 0);  -- uint8
          b_2_2                           :   IN    std_logic_vector(7 DOWNTO 0);  -- uint8
          b_3_2                           :   IN    std_logic_vector(7 DOWNTO 0);  -- uint8
          stream_out                      :   OUT   vector_of_std_logic_vector32(0 TO 7)  -- sfix32_E2 [8]
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : filter
    USE ENTITY work.filter(rtl);

  -- Signals
  SIGNAL filter_out1                      : vector_of_std_logic_vector32(0 TO 7);  -- ufix32 [8]

BEGIN
  u_filter : filter
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              stream_in => stream_in,  -- sfix4_E2 [8]
              s_1 => coeffs(0),  -- uint8
              a_2_1 => coeffs(1),  -- uint8
              a_3_1 => coeffs(2),  -- uint8
              b_2_1 => coeffs(3),  -- uint8
              b_3_1 => coeffs(4),  -- uint8
              s_2 => coeffs(5),  -- uint8
              a_2_2 => coeffs(6),  -- uint8
              a_3_2 => coeffs(7),  -- uint8
              b_2_2 => coeffs(8),  -- uint8
              b_3_2 => coeffs(9),  -- uint8
              stream_out => filter_out1  -- sfix32_E2 [8]
              );

  stream_out <= filter_out1;

END rtl;

