INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Documents/VUT/Digitlnelektronika1/Cvika/Digital-electronics-1-Project/Door lock system/Door lock system.srcs/sources_1/new/display_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'display_control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Documents/VUT/Digitlnelektronika1/Cvika/Digital-electronics-1-Project/Door lock system/Door lock system.srcs/sources_1/new/door_lock_system.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'door_lock_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Documents/VUT/Digitlnelektronika1/Cvika/Digital-electronics-1-Project/Door lock system/Door lock system.srcs/sim_1/new/tb_door_lock_system.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_door_lock_system'
