Analysis & Synthesis report for Next186_SoC
Thu May 21 21:50:00 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Next186_SoC|system:sys_inst|i2c_master_byte:i2cmb|STATE
 12. State Machine - |Next186_SoC|system:sys_inst|UART_8250:UART|q1:rs232_wr|str
 13. State Machine - |Next186_SoC|system:sys_inst|UART_8250:UART|q1:rs232_wr|wstr
 14. State Machine - |Next186_SoC|system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst|STATE
 15. State Machine - |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|op
 16. State Machine - |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|STATE
 17. State Machine - |Next186_SoC|system:sys_inst|SDRAM_16bit:SDR|RET
 18. State Machine - |Next186_SoC|system:sys_inst|SDRAM_16bit:SDR|STATE
 19. State Machine - |Next186_SoC|sd_card:sd_card|write_state
 20. State Machine - |Next186_SoC|sd_card:sd_card|read_state
 21. Registers Protected by Synthesis
 22. Logic Cells Representing Combinational Loops
 23. Registers Removed During Synthesis
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Physical Synthesis Netlist Optimizations
 27. Registers Packed Into Inferred Megafunctions
 28. Registers Added for RAM Pass-Through Logic
 29. Multiplexer Restructuring Statistics (No Restructuring Performed)
 30. Source assignments for user_io:user_io
 31. Source assignments for dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component
 32. Source assignments for dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 33. Source assignments for system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated
 34. Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated
 35. Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|a_graycounter_rn6:rdptr_g1p
 36. Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|a_graycounter_m5c:wrptr_g1p
 37. Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|altsyncram_7011:fifo_ram
 38. Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp
 39. Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12
 40. Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|dffpipe_1v8:ws_brp
 41. Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|dffpipe_909:ws_bwp
 42. Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp
 43. Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17
 44. Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|cntr_old:cntr_b
 45. Source assignments for system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component|altsyncram_ltd2:auto_generated
 46. Source assignments for system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component|altsyncram_edf2:auto_generated
 47. Source assignments for system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_lgn2:auto_generated
 48. Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component
 49. Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated
 50. Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|a_graycounter_nn6:rdptr_g1p
 51. Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|a_graycounter_j5c:wrptr_g1p
 52. Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|altsyncram_sb41:fifo_ram
 53. Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp
 54. Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12
 55. Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp
 56. Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15
 57. Source assignments for system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component|altsyncram_jbr1:auto_generated
 58. Source assignments for system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component|altsyncram_q8k1:auto_generated
 59. Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component
 60. Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated
 61. Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|a_graycounter_4p6:rdptr_g1p
 62. Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|a_graycounter_07c:wrptr_g1p
 63. Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|altsyncram_mb41:fifo_ram
 64. Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp
 65. Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12
 66. Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp
 67. Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15
 68. Source assignments for mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dle1:auto_generated
 69. Source assignments for system:sys_inst|VGA_DAC:dac|altsyncram:store_rtl_0|altsyncram_6md1:auto_generated
 70. Source assignments for system:sys_inst|VGA_CRT:crt|altsyncram:store_rtl_0|altsyncram_opg1:auto_generated
 71. Source assignments for system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_0|altsyncram_kbh1:auto_generated
 72. Source assignments for system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_1|altsyncram_acd1:auto_generated
 73. Source assignments for system:sys_inst|VGA_GC:gc|altsyncram:store_rtl_0|altsyncram_qmg1:auto_generated
 74. Source assignments for mist_video:mist_video|scandoubler:scandoubler|altsyncram:sd_buffer_rtl_0|altsyncram_cvd1:auto_generated
 75. Source assignments for system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_qsd1:auto_generated
 76. Source assignments for system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_1|altsyncram_qsd1:auto_generated
 77. Source assignments for sd_card:sd_card|sd_card_dpram:buffer_dpram|altsyncram:ram_rtl_0|altsyncram_k3r1:auto_generated
 78. Parameter Settings for User Entity Instance: Top-level Entity: |Next186_SoC
 79. Parameter Settings for User Entity Instance: user_io:user_io
 80. Parameter Settings for User Entity Instance: sd_card:sd_card|sd_card_dpram:buffer_dpram
 81. Parameter Settings for User Entity Instance: mist_video:mist_video
 82. Parameter Settings for User Entity Instance: mist_video:mist_video|scandoubler:scandoubler
 83. Parameter Settings for User Entity Instance: mist_video:mist_video|osd:osd
 84. Parameter Settings for User Entity Instance: dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component
 85. Parameter Settings for User Entity Instance: system:sys_inst|dcm:dcm_system|altpll:altpll_component
 86. Parameter Settings for User Entity Instance: system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component
 87. Parameter Settings for User Entity Instance: system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component
 88. Parameter Settings for User Entity Instance: system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 89. Parameter Settings for User Entity Instance: system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component
 90. Parameter Settings for User Entity Instance: system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component
 91. Parameter Settings for User Entity Instance: system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component
 92. Parameter Settings for User Entity Instance: system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component
 93. Parameter Settings for User Entity Instance: system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component
 94. Parameter Settings for User Entity Instance: system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component
 95. Parameter Settings for User Entity Instance: system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component
 96. Parameter Settings for Inferred Entity Instance: mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0
 97. Parameter Settings for Inferred Entity Instance: system:sys_inst|VGA_DAC:dac|altsyncram:store_rtl_0
 98. Parameter Settings for Inferred Entity Instance: system:sys_inst|VGA_CRT:crt|altsyncram:store_rtl_0
 99. Parameter Settings for Inferred Entity Instance: system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_0
100. Parameter Settings for Inferred Entity Instance: system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_1
101. Parameter Settings for Inferred Entity Instance: system:sys_inst|VGA_GC:gc|altsyncram:store_rtl_0
102. Parameter Settings for Inferred Entity Instance: mist_video:mist_video|scandoubler:scandoubler|altsyncram:sd_buffer_rtl_0
103. Parameter Settings for Inferred Entity Instance: system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0
104. Parameter Settings for Inferred Entity Instance: system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_1
105. Parameter Settings for Inferred Entity Instance: sd_card:sd_card|sd_card_dpram:buffer_dpram|altsyncram:ram_rtl_0
106. Parameter Settings for Inferred Entity Instance: system:sys_inst|DSP32:DSP32_inst|lpm_mult:Mult0
107. Parameter Settings for Inferred Entity Instance: system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|lpm_mult:Mult0
108. altpll Parameter Settings by Entity Instance
109. altsyncram Parameter Settings by Entity Instance
110. dcfifo Parameter Settings by Entity Instance
111. lpm_mult Parameter Settings by Entity Instance
112. Port Connectivity Checks: "system:sys_inst|i2c_master_byte:i2cmb"
113. Port Connectivity Checks: "system:sys_inst|timer_8253:timer|counter:counter2"
114. Port Connectivity Checks: "system:sys_inst|timer_8253:timer|counter:counter0"
115. Port Connectivity Checks: "system:sys_inst|timer_8253:timer"
116. Port Connectivity Checks: "system:sys_inst|unit186:CPUUnit"
117. Port Connectivity Checks: "system:sys_inst|sr_font:VGA_FONT"
118. Port Connectivity Checks: "system:sys_inst|VGA_CRT:crt"
119. Port Connectivity Checks: "system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac"
120. Port Connectivity Checks: "system:sys_inst|VGA_DAC:dac"
121. Port Connectivity Checks: "system:sys_inst|VGA_SG:VGA"
122. Port Connectivity Checks: "system:sys_inst|cache2:cache_bios"
123. Port Connectivity Checks: "system:sys_inst|dcm:dcm_system"
124. Port Connectivity Checks: "system:sys_inst"
125. Port Connectivity Checks: "dd_buf:sdrclk_buf"
126. Port Connectivity Checks: "mist_video:mist_video|cofi:cofi"
127. Port Connectivity Checks: "mist_video:mist_video"
128. Port Connectivity Checks: "sd_card:sd_card"
129. Port Connectivity Checks: "user_io:user_io"
130. Post-Synthesis Netlist Statistics for Top Partition
131. Elapsed Time Per Partition
132. Analysis & Synthesis Messages
133. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 21 21:50:00 2020       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; Next186_SoC                                 ;
; Top-level Entity Name              ; Next186_SoC                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 12,729                                      ;
;     Total combinational functions  ; 9,981                                       ;
;     Dedicated logic registers      ; 4,668                                       ;
; Total registers                    ; 4670                                        ;
; Total pins                         ; 71                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 191,608                                     ;
; Embedded Multiplier 9-bit elements ; 10                                          ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C8       ;                    ;
; Top-level entity name                                                      ; Next186_SoC        ; Next186_SoC        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Restructure Multiplexers                                                   ; Off                ; Auto               ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                ;
+----------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                       ; Library ;
+----------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------+
; mist-modules/user_io.v                       ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v                       ;         ;
; mist-modules/sd_card.v                       ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/sd_card.v                       ;         ;
; mist-modules/scandoubler.v                   ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/scandoubler.v                   ;         ;
; mist-modules/rgb2ypbpr.sv                    ; yes             ; User SystemVerilog HDL File                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/rgb2ypbpr.sv                    ;         ;
; mist-modules/osd.v                           ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/osd.v                           ;         ;
; mist-modules/mist_video.v                    ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/mist_video.v                    ;         ;
; mist-modules/cofi.sv                         ; yes             ; User SystemVerilog HDL File                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/cofi.sv                         ;         ;
; cache2.v                                     ; yes             ; User Wizard-Generated File                            ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v                                     ;         ;
; i2c_master_byte.v                            ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/i2c_master_byte.v                            ;         ;
; q16.v                                        ; yes             ; User Wizard-Generated File                            ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/q16.v                                        ;         ;
; datamem16.v                                  ; yes             ; User Wizard-Generated File                            ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/datamem16.v                                  ;         ;
; instrmem.v                                   ; yes             ; User Wizard-Generated File                            ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/instrmem.v                                   ;         ;
; qdsp.v                                       ; yes             ; User Wizard-Generated File                            ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/qdsp.v                                       ;         ;
; DSP32.v                                      ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DSP32.v                                      ;         ;
; UART_8250.v                                  ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/UART_8250.v                                  ;         ;
; rs232_phy.v                                  ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/rs232_phy.v                                  ;         ;
; q1.v                                         ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/q1.v                                         ;         ;
; dcm_cpu.v                                    ; yes             ; User Wizard-Generated File                            ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/dcm_cpu.v                                    ;         ;
; Next186/Next186_Regs.v                       ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_Regs.v                       ;         ;
; Next186/Next186_CPU.v                        ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v                        ;         ;
; Next186/Next186_BIU_2T_delayread.v           ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_BIU_2T_delayread.v           ;         ;
; Next186/Next186_ALU.v                        ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_ALU.v                        ;         ;
; vga.v                                        ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/vga.v                                        ;         ;
; unit186.v                                    ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/unit186.v                                    ;         ;
; timer8253.v                                  ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/timer8253.v                                  ;         ;
; sdram.v                                      ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/sdram.v                                      ;         ;
; PIC_8259.v                                   ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/PIC_8259.v                                   ;         ;
; KB_8042.v                                    ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/KB_8042.v                                    ;         ;
; ddr_186.v                                    ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v                                    ;         ;
; cache_controller.v                           ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache_controller.v                           ;         ;
; next186_soc.v                                ; yes             ; User Verilog HDL File                                 ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v                                ;         ;
; dcm.v                                        ; yes             ; User Wizard-Generated File                            ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/dcm.v                                        ;         ;
; fifo.v                                       ; yes             ; User Wizard-Generated File                            ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/fifo.v                                       ;         ;
; DAC_SRAM.v                                   ; yes             ; User Wizard-Generated File                            ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DAC_SRAM.v                                   ;         ;
; font.mif                                     ; yes             ; User Memory Initialization File                       ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/font.mif                                     ;         ;
; sr_font.v                                    ; yes             ; User Wizard-Generated File                            ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/sr_font.v                                    ;         ;
; cache_bootload.mif                           ; yes             ; User Memory Initialization File                       ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache_bootload.mif                           ;         ;
; cache.v                                      ; yes             ; User Wizard-Generated File                            ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache.v                                      ;         ;
; dd_buf.v                                     ; yes             ; User Wizard-Generated File                            ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/dd_buf.v                                     ;         ;
; egapal.mem                                   ; yes             ; Auto-Found Unspecified File                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/egapal.mem                                   ;         ;
; altddio_out.tdf                              ; yes             ; Megafunction                                          ; e:/altera/17.1/quartus/libraries/megafunctions/altddio_out.tdf                                                     ;         ;
; aglobal171.inc                               ; yes             ; Megafunction                                          ; e:/altera/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                      ;         ;
; stratix_ddio.inc                             ; yes             ; Megafunction                                          ; e:/altera/17.1/quartus/libraries/megafunctions/stratix_ddio.inc                                                    ;         ;
; cyclone_ddio.inc                             ; yes             ; Megafunction                                          ; e:/altera/17.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                                    ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                                          ; e:/altera/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                         ;         ;
; stratix_lcell.inc                            ; yes             ; Megafunction                                          ; e:/altera/17.1/quartus/libraries/megafunctions/stratix_lcell.inc                                                   ;         ;
; db/ddio_out_p9j.tdf                          ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/ddio_out_p9j.tdf                          ;         ;
; altpll.tdf                                   ; yes             ; Megafunction                                          ; e:/altera/17.1/quartus/libraries/megafunctions/altpll.tdf                                                          ;         ;
; stratix_pll.inc                              ; yes             ; Megafunction                                          ; e:/altera/17.1/quartus/libraries/megafunctions/stratix_pll.inc                                                     ;         ;
; stratixii_pll.inc                            ; yes             ; Megafunction                                          ; e:/altera/17.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                   ;         ;
; cycloneii_pll.inc                            ; yes             ; Megafunction                                          ; e:/altera/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                   ;         ;
; db/dcm_altpll.v                              ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcm_altpll.v                              ;         ;
; db/dcm_cpu_altpll.v                          ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcm_cpu_altpll.v                          ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                                          ; e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                      ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                                          ; e:/altera/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                               ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                                          ; e:/altera/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                      ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                                          ; e:/altera/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                       ;         ;
; altrom.inc                                   ; yes             ; Megafunction                                          ; e:/altera/17.1/quartus/libraries/megafunctions/altrom.inc                                                          ;         ;
; altram.inc                                   ; yes             ; Megafunction                                          ; e:/altera/17.1/quartus/libraries/megafunctions/altram.inc                                                          ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                                          ; e:/altera/17.1/quartus/libraries/megafunctions/altdpram.inc                                                        ;         ;
; db/altsyncram_bkn2.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf                       ;         ;
; db/decode_jsa.tdf                            ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/decode_jsa.tdf                            ;         ;
; db/mux_gob.tdf                               ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/mux_gob.tdf                               ;         ;
; dcfifo_mixed_widths.tdf                      ; yes             ; Megafunction                                          ; e:/altera/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                                             ;         ;
; db/dcfifo_6qf1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_6qf1.tdf                           ;         ;
; db/a_gray2bin_ugb.tdf                        ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/a_gray2bin_ugb.tdf                        ;         ;
; db/a_graycounter_rn6.tdf                     ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/a_graycounter_rn6.tdf                     ;         ;
; db/a_graycounter_m5c.tdf                     ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/a_graycounter_m5c.tdf                     ;         ;
; db/altsyncram_7011.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_7011.tdf                       ;         ;
; db/alt_synch_pipe_h9l.tdf                    ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/alt_synch_pipe_h9l.tdf                    ;         ;
; db/dffpipe_2v8.tdf                           ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dffpipe_2v8.tdf                           ;         ;
; db/dffpipe_1v8.tdf                           ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dffpipe_1v8.tdf                           ;         ;
; db/dffpipe_909.tdf                           ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dffpipe_909.tdf                           ;         ;
; db/alt_synch_pipe_i9l.tdf                    ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/alt_synch_pipe_i9l.tdf                    ;         ;
; db/dffpipe_3v8.tdf                           ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dffpipe_3v8.tdf                           ;         ;
; db/cmpr_f66.tdf                              ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/cmpr_f66.tdf                              ;         ;
; db/cntr_old.tdf                              ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/cntr_old.tdf                              ;         ;
; db/altsyncram_ltd2.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_ltd2.tdf                       ;         ;
; db/altsyncram_edf2.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_edf2.tdf                       ;         ;
; db/altsyncram_lgn2.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_lgn2.tdf                       ;         ;
; dcfifo.tdf                                   ; yes             ; Megafunction                                          ; e:/altera/17.1/quartus/libraries/megafunctions/dcfifo.tdf                                                          ;         ;
; lpm_counter.inc                              ; yes             ; Megafunction                                          ; e:/altera/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                                     ;         ;
; lpm_add_sub.inc                              ; yes             ; Megafunction                                          ; e:/altera/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                     ;         ;
; a_graycounter.inc                            ; yes             ; Megafunction                                          ; e:/altera/17.1/quartus/libraries/megafunctions/a_graycounter.inc                                                   ;         ;
; a_fefifo.inc                                 ; yes             ; Megafunction                                          ; e:/altera/17.1/quartus/libraries/megafunctions/a_fefifo.inc                                                        ;         ;
; a_gray2bin.inc                               ; yes             ; Megafunction                                          ; e:/altera/17.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                      ;         ;
; dffpipe.inc                                  ; yes             ; Megafunction                                          ; e:/altera/17.1/quartus/libraries/megafunctions/dffpipe.inc                                                         ;         ;
; alt_sync_fifo.inc                            ; yes             ; Megafunction                                          ; e:/altera/17.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                   ;         ;
; lpm_compare.inc                              ; yes             ; Megafunction                                          ; e:/altera/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                                     ;         ;
; altsyncram_fifo.inc                          ; yes             ; Megafunction                                          ; e:/altera/17.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                 ;         ;
; db/dcfifo_ote1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_ote1.tdf                           ;         ;
; db/a_graycounter_nn6.tdf                     ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/a_graycounter_nn6.tdf                     ;         ;
; db/a_graycounter_j5c.tdf                     ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/a_graycounter_j5c.tdf                     ;         ;
; db/altsyncram_sb41.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_sb41.tdf                       ;         ;
; db/alt_synch_pipe_d9l.tdf                    ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/alt_synch_pipe_d9l.tdf                    ;         ;
; db/dffpipe_uu8.tdf                           ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dffpipe_uu8.tdf                           ;         ;
; db/alt_synch_pipe_e9l.tdf                    ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/alt_synch_pipe_e9l.tdf                    ;         ;
; db/dffpipe_vu8.tdf                           ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dffpipe_vu8.tdf                           ;         ;
; db/cmpr_b66.tdf                              ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/cmpr_b66.tdf                              ;         ;
; db/altsyncram_jbr1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_jbr1.tdf                       ;         ;
; db/altsyncram_q8k1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_q8k1.tdf                       ;         ;
; db/dcfifo_emf1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_emf1.tdf                           ;         ;
; db/a_graycounter_4p6.tdf                     ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/a_graycounter_4p6.tdf                     ;         ;
; db/a_graycounter_07c.tdf                     ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/a_graycounter_07c.tdf                     ;         ;
; db/altsyncram_mb41.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_mb41.tdf                       ;         ;
; db/alt_synch_pipe_qal.tdf                    ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/alt_synch_pipe_qal.tdf                    ;         ;
; db/dffpipe_b09.tdf                           ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dffpipe_b09.tdf                           ;         ;
; db/alt_synch_pipe_ral.tdf                    ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/alt_synch_pipe_ral.tdf                    ;         ;
; db/dffpipe_f09.tdf                           ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dffpipe_f09.tdf                           ;         ;
; db/cmpr_o76.tdf                              ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/cmpr_o76.tdf                              ;         ;
; db/altsyncram_dle1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_dle1.tdf                       ;         ;
; db/altsyncram_6md1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_6md1.tdf                       ;         ;
; db/altsyncram_opg1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_opg1.tdf                       ;         ;
; db/altsyncram_kbh1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_kbh1.tdf                       ;         ;
; db/next186_soc.ram0_seg_map_bebb0bbd.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/next186_soc.ram0_seg_map_bebb0bbd.hdl.mif ;         ;
; db/altsyncram_acd1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_acd1.tdf                       ;         ;
; db/altsyncram_qmg1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_qmg1.tdf                       ;         ;
; db/altsyncram_cvd1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_cvd1.tdf                       ;         ;
; db/altsyncram_qsd1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_qsd1.tdf                       ;         ;
; db/altsyncram_k3r1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_k3r1.tdf                       ;         ;
; lpm_mult.tdf                                 ; yes             ; Megafunction                                          ; e:/altera/17.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                        ;         ;
; multcore.inc                                 ; yes             ; Megafunction                                          ; e:/altera/17.1/quartus/libraries/megafunctions/multcore.inc                                                        ;         ;
; bypassff.inc                                 ; yes             ; Megafunction                                          ; e:/altera/17.1/quartus/libraries/megafunctions/bypassff.inc                                                        ;         ;
; altshift.inc                                 ; yes             ; Megafunction                                          ; e:/altera/17.1/quartus/libraries/megafunctions/altshift.inc                                                        ;         ;
; db/mult_46t.tdf                              ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/mult_46t.tdf                              ;         ;
; db/mult_76t.tdf                              ; yes             ; Auto-Generated Megafunction                           ; E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/mult_76t.tdf                              ;         ;
+----------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                               ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                       ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 12,729                                                                                                      ;
;                                             ;                                                                                                             ;
; Total combinational functions               ; 9981                                                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                                                             ;
;     -- 4 input functions                    ; 6278                                                                                                        ;
;     -- 3 input functions                    ; 2047                                                                                                        ;
;     -- <=2 input functions                  ; 1656                                                                                                        ;
;                                             ;                                                                                                             ;
; Logic elements by mode                      ;                                                                                                             ;
;     -- normal mode                          ; 8841                                                                                                        ;
;     -- arithmetic mode                      ; 1140                                                                                                        ;
;                                             ;                                                                                                             ;
; Total registers                             ; 4670                                                                                                        ;
;     -- Dedicated logic registers            ; 4668                                                                                                        ;
;     -- I/O registers                        ; 4                                                                                                           ;
;                                             ;                                                                                                             ;
; I/O pins                                    ; 71                                                                                                          ;
; Total memory bits                           ; 191608                                                                                                      ;
;                                             ;                                                                                                             ;
; Embedded Multiplier 9-bit elements          ; 10                                                                                                          ;
;                                             ;                                                                                                             ;
; Total PLLs                                  ; 2                                                                                                           ;
;     -- PLLs                                 ; 2                                                                                                           ;
;                                             ;                                                                                                             ;
; Maximum fan-out node                        ; system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component|dcm_cpu_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 3373                                                                                                        ;
; Total fan-out                               ; 52974                                                                                                       ;
; Average fan-out                             ; 3.52                                                                                                        ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; Compilation Hierarchy Node                                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                      ; Entity Name                 ; Library Name ;
+--------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; |Next186_SoC                                                 ; 9981 (1)            ; 4668 (0)                  ; 191608      ; 10           ; 0       ; 5         ; 71   ; 0            ; |Next186_SoC                                                                                                                                                             ; Next186_SoC                 ; work         ;
;    |dd_buf:sdrclk_buf|                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|dd_buf:sdrclk_buf                                                                                                                                           ; dd_buf                      ; work         ;
;       |altddio_out:ALTDDIO_OUT_component|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component                                                                                                         ; altddio_out                 ; work         ;
;          |ddio_out_p9j:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                             ; ddio_out_p9j                ; work         ;
;    |mist_video:mist_video|                                   ; 894 (60)            ; 265 (3)                   ; 22528       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|mist_video:mist_video                                                                                                                                       ; mist_video                  ; work         ;
;       |cofi:cofi|                                            ; 30 (30)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|mist_video:mist_video|cofi:cofi                                                                                                                             ; cofi                        ; work         ;
;       |osd:osd|                                              ; 335 (335)           ; 182 (182)                 ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|mist_video:mist_video|osd:osd                                                                                                                               ; osd                         ; work         ;
;          |altsyncram:osd_buffer_rtl_0|                       ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0                                                                                                   ; altsyncram                  ; work         ;
;             |altsyncram_dle1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dle1:auto_generated                                                                    ; altsyncram_dle1             ; work         ;
;       |rgb2ypbpr:rgb2ypbpr|                                  ; 408 (408)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|mist_video:mist_video|rgb2ypbpr:rgb2ypbpr                                                                                                                   ; rgb2ypbpr                   ; work         ;
;       |scandoubler:scandoubler|                              ; 61 (61)             ; 60 (60)                   ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|mist_video:mist_video|scandoubler:scandoubler                                                                                                               ; scandoubler                 ; work         ;
;          |altsyncram:sd_buffer_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|mist_video:mist_video|scandoubler:scandoubler|altsyncram:sd_buffer_rtl_0                                                                                    ; altsyncram                  ; work         ;
;             |altsyncram_cvd1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|mist_video:mist_video|scandoubler:scandoubler|altsyncram:sd_buffer_rtl_0|altsyncram_cvd1:auto_generated                                                     ; altsyncram_cvd1             ; work         ;
;    |sd_card:sd_card|                                         ; 586 (586)           ; 418 (418)                 ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|sd_card:sd_card                                                                                                                                             ; sd_card                     ; work         ;
;       |sd_card_dpram:buffer_dpram|                           ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|sd_card:sd_card|sd_card_dpram:buffer_dpram                                                                                                                  ; sd_card_dpram               ; work         ;
;          |altsyncram:ram_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|sd_card:sd_card|sd_card_dpram:buffer_dpram|altsyncram:ram_rtl_0                                                                                             ; altsyncram                  ; work         ;
;             |altsyncram_k3r1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|sd_card:sd_card|sd_card_dpram:buffer_dpram|altsyncram:ram_rtl_0|altsyncram_k3r1:auto_generated                                                              ; altsyncram_k3r1             ; work         ;
;    |system:sys_inst|                                         ; 8285 (683)          ; 3834 (296)                ; 164984      ; 10           ; 0       ; 5         ; 0    ; 0            ; |Next186_SoC|system:sys_inst                                                                                                                                             ; system                      ; work         ;
;       |DSP32:DSP32_inst|                                     ; 738 (613)           ; 135 (83)                  ; 41232       ; 8            ; 0       ; 4         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst                                                                                                                            ; DSP32                       ; work         ;
;          |instrmem:Code|                                     ; 1 (0)               ; 1 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|instrmem:Code                                                                                                              ; instrmem                    ; work         ;
;             |altsyncram:altsyncram_component|                ; 1 (0)               ; 1 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component                                                                              ; altsyncram                  ; work         ;
;                |altsyncram_jbr1:auto_generated|              ; 1 (1)               ; 1 (1)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component|altsyncram_jbr1:auto_generated                                               ; altsyncram_jbr1             ; work         ;
;          |lpm_mult:Mult0|                                    ; 92 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|lpm_mult:Mult0                                                                                                             ; lpm_mult                    ; work         ;
;             |mult_46t:auto_generated|                        ; 92 (92)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|lpm_mult:Mult0|mult_46t:auto_generated                                                                                     ; mult_46t                    ; work         ;
;          |qdsp:qbus|                                         ; 32 (0)              ; 51 (0)                    ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus                                                                                                                  ; qdsp                        ; work         ;
;             |dcfifo:dcfifo_component|                        ; 32 (0)              ; 51 (0)                    ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component                                                                                          ; dcfifo                      ; work         ;
;                |dcfifo_ote1:auto_generated|                  ; 32 (5)              ; 51 (15)                   ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated                                                               ; dcfifo_ote1                 ; work         ;
;                   |a_graycounter_j5c:wrptr_g1p|              ; 11 (11)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|a_graycounter_j5c:wrptr_g1p                                   ; a_graycounter_j5c           ; work         ;
;                   |a_graycounter_nn6:rdptr_g1p|              ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|a_graycounter_nn6:rdptr_g1p                                   ; a_graycounter_nn6           ; work         ;
;                   |alt_synch_pipe_d9l:rs_dgwp|               ; 0 (0)               ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp                                    ; alt_synch_pipe_d9l          ; work         ;
;                      |dffpipe_uu8:dffpipe12|                 ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12              ; dffpipe_uu8                 ; work         ;
;                   |alt_synch_pipe_e9l:ws_dgrp|               ; 0 (0)               ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp                                    ; alt_synch_pipe_e9l          ; work         ;
;                      |dffpipe_vu8:dffpipe15|                 ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15              ; dffpipe_vu8                 ; work         ;
;                   |altsyncram_sb41:fifo_ram|                 ; 0 (0)               ; 0 (0)                     ; 272         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|altsyncram_sb41:fifo_ram                                      ; altsyncram_sb41             ; work         ;
;                   |cmpr_b66:rdempty_eq_comp|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|cmpr_b66:rdempty_eq_comp                                      ; cmpr_b66                    ; work         ;
;                   |cmpr_b66:wrfull_eq_comp|                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|cmpr_b66:wrfull_eq_comp                                       ; cmpr_b66                    ; work         ;
;          |regs:DSRegs|                                       ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs                                                                                                                ; regs                        ; work         ;
;             |altsyncram:r_rtl_0|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0                                                                                             ; altsyncram                  ; work         ;
;                |altsyncram_qsd1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_qsd1:auto_generated                                                              ; altsyncram_qsd1             ; work         ;
;             |altsyncram:r_rtl_1|                             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_1                                                                                             ; altsyncram                  ; work         ;
;                |altsyncram_qsd1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_1|altsyncram_qsd1:auto_generated                                                              ; altsyncram_qsd1             ; work         ;
;             |datamem16:RdRegs|                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs                                                                                               ; datamem16                   ; work         ;
;                |altsyncram:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component                                                               ; altsyncram                  ; work         ;
;                   |altsyncram_q8k1:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component|altsyncram_q8k1:auto_generated                                ; altsyncram_q8k1             ; work         ;
;       |KB_Mouse_8042:KB_Mouse|                               ; 121 (79)            ; 86 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|KB_Mouse_8042:KB_Mouse                                                                                                                      ; KB_Mouse_8042               ; work         ;
;          |PS2Interface:Keyboard|                             ; 21 (21)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Keyboard                                                                                                ; PS2Interface                ; work         ;
;          |PS2Interface:Mouse|                                ; 21 (21)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Mouse                                                                                                   ; PS2Interface                ; work         ;
;       |PIC_8259:PIC|                                         ; 26 (26)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|PIC_8259:PIC                                                                                                                                ; PIC_8259                    ; work         ;
;       |SDRAM_16bit:SDR|                                      ; 162 (162)           ; 191 (191)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|SDRAM_16bit:SDR                                                                                                                             ; SDRAM_16bit                 ; work         ;
;       |UART_8250:UART|                                       ; 202 (46)            ; 215 (29)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART                                                                                                                              ; UART_8250                   ; work         ;
;          |q16:rs232_rd|                                      ; 63 (0)              ; 107 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd                                                                                                                 ; q16                         ; work         ;
;             |dcfifo:dcfifo_component|                        ; 63 (0)              ; 107 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component                                                                                         ; dcfifo                      ; work         ;
;                |dcfifo_emf1:auto_generated|                  ; 63 (5)              ; 107 (33)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated                                                              ; dcfifo_emf1                 ; work         ;
;                   |a_graycounter_07c:wrptr_g1p|              ; 21 (21)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|a_graycounter_07c:wrptr_g1p                                  ; a_graycounter_07c           ; work         ;
;                   |a_graycounter_4p6:rdptr_g1p|              ; 23 (23)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|a_graycounter_4p6:rdptr_g1p                                  ; a_graycounter_4p6           ; work         ;
;                   |alt_synch_pipe_qal:rs_dgwp|               ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp                                   ; alt_synch_pipe_qal          ; work         ;
;                      |dffpipe_b09:dffpipe12|                 ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12             ; dffpipe_b09                 ; work         ;
;                   |alt_synch_pipe_ral:ws_dgrp|               ; 0 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp                                   ; alt_synch_pipe_ral          ; work         ;
;                      |dffpipe_f09:dffpipe15|                 ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15             ; dffpipe_f09                 ; work         ;
;                   |altsyncram_mb41:fifo_ram|                 ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|altsyncram_mb41:fifo_ram                                     ; altsyncram_mb41             ; work         ;
;                   |cmpr_o76:rdempty_eq_comp|                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|cmpr_o76:rdempty_eq_comp                                     ; cmpr_o76                    ; work         ;
;                   |cmpr_o76:wrfull_eq_comp|                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|cmpr_o76:wrfull_eq_comp                                      ; cmpr_o76                    ; work         ;
;          |q1:rs232_wr|                                       ; 10 (10)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|q1:rs232_wr                                                                                                                  ; q1                          ; work         ;
;          |rs232_phy:rs232_phy_inst|                          ; 83 (83)             ; 62 (62)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst                                                                                                     ; rs232_phy                   ; work         ;
;       |VGA_CRT:crt|                                          ; 49 (49)             ; 71 (71)                   ; 200         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_CRT:crt                                                                                                                                 ; VGA_CRT                     ; work         ;
;          |altsyncram:store_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 200         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_CRT:crt|altsyncram:store_rtl_0                                                                                                          ; altsyncram                  ; work         ;
;             |altsyncram_opg1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 200         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_CRT:crt|altsyncram:store_rtl_0|altsyncram_opg1:auto_generated                                                                           ; altsyncram_opg1             ; work         ;
;       |VGA_DAC:dac|                                          ; 181 (181)           ; 134 (134)                 ; 8360        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_DAC:dac                                                                                                                                 ; VGA_DAC                     ; work         ;
;          |DAC_SRAM:vga_dac|                                  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac                                                                                                                ; DAC_SRAM                    ; work         ;
;             |altsyncram:altsyncram_component|                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component                                                                                ; altsyncram                  ; work         ;
;                |altsyncram_ltd2:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component|altsyncram_ltd2:auto_generated                                                 ; altsyncram_ltd2             ; work         ;
;          |altsyncram:store_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 168         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_DAC:dac|altsyncram:store_rtl_0                                                                                                          ; altsyncram                  ; work         ;
;             |altsyncram_6md1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 168         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_DAC:dac|altsyncram:store_rtl_0|altsyncram_6md1:auto_generated                                                                           ; altsyncram_6md1             ; work         ;
;       |VGA_GC:gc|                                            ; 29 (29)             ; 38 (38)                   ; 72          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_GC:gc                                                                                                                                   ; VGA_GC                      ; work         ;
;          |altsyncram:store_rtl_0|                            ; 0 (0)               ; 0 (0)                     ; 72          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_GC:gc|altsyncram:store_rtl_0                                                                                                            ; altsyncram                  ; work         ;
;             |altsyncram_qmg1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 72          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_GC:gc|altsyncram:store_rtl_0|altsyncram_qmg1:auto_generated                                                                             ; altsyncram_qmg1             ; work         ;
;       |VGA_SC:sc|                                            ; 13 (13)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_SC:sc                                                                                                                                   ; VGA_SC                      ; work         ;
;       |VGA_SG:VGA|                                           ; 45 (45)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|VGA_SG:VGA                                                                                                                                  ; VGA_SG                      ; work         ;
;       |cache_controller:cache_ctl|                           ; 1992 (1992)         ; 1774 (1774)               ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl                                                                                                                  ; cache_controller            ; work         ;
;          |cache:cache_mem|                                   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|cache:cache_mem                                                                                                  ; cache                       ; work         ;
;             |altsyncram:altsyncram_component|                ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component                                                                  ; altsyncram                  ; work         ;
;                |altsyncram_lgn2:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_lgn2:auto_generated                                   ; altsyncram_lgn2             ; work         ;
;       |dcm:dcm_system|                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|dcm:dcm_system                                                                                                                              ; dcm                         ; work         ;
;          |altpll:altpll_component|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|dcm:dcm_system|altpll:altpll_component                                                                                                      ; altpll                      ; work         ;
;             |dcm_altpll:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated                                                                            ; dcm_altpll                  ; work         ;
;       |dcm_cpu:dcm_cpu_inst|                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|dcm_cpu:dcm_cpu_inst                                                                                                                        ; dcm_cpu                     ; work         ;
;          |altpll:altpll_component|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component                                                                                                ; altpll                      ; work         ;
;             |dcm_cpu_altpll:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component|dcm_cpu_altpll:auto_generated                                                                  ; dcm_cpu_altpll              ; work         ;
;       |fifo:vga_fifo|                                        ; 77 (0)              ; 110 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo                                                                                                                               ; fifo                        ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 77 (0)              ; 110 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; dcfifo_mixed_widths         ; work         ;
;             |dcfifo_6qf1:auto_generated|                     ; 77 (16)             ; 110 (28)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated                                                  ; dcfifo_6qf1                 ; work         ;
;                |a_gray2bin_ugb:wrptr_g_gray2bin|             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin                  ; a_gray2bin_ugb              ; work         ;
;                |a_gray2bin_ugb:ws_dgrp_gray2bin|             ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin                  ; a_gray2bin_ugb              ; work         ;
;                |a_graycounter_m5c:wrptr_g1p|                 ; 16 (16)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|a_graycounter_m5c:wrptr_g1p                      ; a_graycounter_m5c           ; work         ;
;                |a_graycounter_rn6:rdptr_g1p|                 ; 17 (17)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|a_graycounter_rn6:rdptr_g1p                      ; a_graycounter_rn6           ; work         ;
;                |alt_synch_pipe_h9l:rs_dgwp|                  ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp                       ; alt_synch_pipe_h9l          ; work         ;
;                   |dffpipe_2v8:dffpipe12|                    ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12 ; dffpipe_2v8                 ; work         ;
;                |alt_synch_pipe_i9l:ws_dgrp|                  ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp                       ; alt_synch_pipe_i9l          ; work         ;
;                   |dffpipe_3v8:dffpipe17|                    ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17 ; dffpipe_3v8                 ; work         ;
;                |altsyncram_7011:fifo_ram|                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|altsyncram_7011:fifo_ram                         ; altsyncram_7011             ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                    ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|cmpr_f66:rdempty_eq_comp                         ; cmpr_f66                    ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                     ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|cmpr_f66:wrfull_eq_comp                          ; cmpr_f66                    ; work         ;
;                |cntr_old:cntr_b|                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|cntr_old:cntr_b                                  ; cntr_old                    ; work         ;
;                |dffpipe_1v8:ws_brp|                          ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|dffpipe_1v8:ws_brp                               ; dffpipe_1v8                 ; work         ;
;                |dffpipe_909:ws_bwp|                          ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|dffpipe_909:ws_bwp                               ; dffpipe_909                 ; work         ;
;       |i2c_master_byte:i2cmb|                                ; 42 (42)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|i2c_master_byte:i2cmb                                                                                                                       ; i2c_master_byte             ; work         ;
;       |seg_map:seg_mapper|                                   ; 47 (47)             ; 44 (44)                   ; 432         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|seg_map:seg_mapper                                                                                                                          ; seg_map                     ; work         ;
;          |altsyncram:map_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 288         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_0                                                                                                     ; altsyncram                  ; work         ;
;             |altsyncram_kbh1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 288         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_0|altsyncram_kbh1:auto_generated                                                                      ; altsyncram_kbh1             ; work         ;
;          |altsyncram:map_rtl_1|                              ; 0 (0)               ; 0 (0)                     ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_1                                                                                                     ; altsyncram                  ; work         ;
;             |altsyncram_acd1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_1|altsyncram_acd1:auto_generated                                                                      ; altsyncram_acd1             ; work         ;
;       |sr_font:VGA_FONT|                                     ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|sr_font:VGA_FONT                                                                                                                            ; sr_font                     ; work         ;
;          |altsyncram:altsyncram_component|                   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component                                                                                            ; altsyncram                  ; work         ;
;             |altsyncram_edf2:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component|altsyncram_edf2:auto_generated                                                             ; altsyncram_edf2             ; work         ;
;       |timer_8253:timer|                                     ; 205 (31)            ; 103 (11)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|timer_8253:timer                                                                                                                            ; timer_8253                  ; work         ;
;          |counter:counter0|                                  ; 87 (87)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|timer_8253:timer|counter:counter0                                                                                                           ; counter                     ; work         ;
;          |counter:counter2|                                  ; 87 (87)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|timer_8253:timer|counter:counter2                                                                                                           ; counter                     ; work         ;
;       |unit186:CPUUnit|                                      ; 3673 (383)          ; 532 (33)                  ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|unit186:CPUUnit                                                                                                                             ; unit186                     ; work         ;
;          |BIU186_32bSync_2T_DelayRead:BIU|                   ; 395 (395)           ; 170 (170)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU                                                                                             ; BIU186_32bSync_2T_DelayRead ; work         ;
;          |Next186_CPU:cpu|                                   ; 2895 (1740)         ; 329 (96)                  ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu                                                                                                             ; Next186_CPU                 ; work         ;
;             |Next186_ALU:ALU16|                              ; 457 (457)           ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16                                                                                           ; Next186_ALU                 ; work         ;
;                |lpm_mult:Mult0|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|lpm_mult:Mult0                                                                            ; lpm_mult                    ; work         ;
;                   |mult_76t:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|lpm_mult:Mult0|mult_76t:auto_generated                                                    ; mult_76t                    ; work         ;
;             |Next186_EA:EA|                                  ; 140 (140)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_EA:EA                                                                                               ; Next186_EA                  ; work         ;
;             |Next186_Regs:REGS|                              ; 558 (558)           ; 233 (233)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS                                                                                           ; Next186_Regs                ; work         ;
;    |user_io:user_io|                                         ; 215 (215)           ; 151 (151)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Next186_SoC|user_io:user_io                                                                                                                                             ; user_io                     ; work         ;
+--------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+
; Name                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+
; mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dle1:auto_generated|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                         ;
; mist_video:mist_video|scandoubler:scandoubler|altsyncram:sd_buffer_rtl_0|altsyncram_cvd1:auto_generated|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; 2048         ; 3            ; 2048         ; 3            ; 6144  ; None                                         ;
; sd_card:sd_card|sd_card_dpram:buffer_dpram|altsyncram:ram_rtl_0|altsyncram_k3r1:auto_generated|ALTSYNCRAM                                      ; AUTO ; True Dual Port   ; 512          ; 8            ; 512          ; 8            ; 4096  ; None                                         ;
; system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component|altsyncram_jbr1:auto_generated|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None                                         ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|altsyncram_sb41:fifo_ram|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 16           ; 17           ; 16           ; 17           ; 272   ; None                                         ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_qsd1:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None                                         ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_1|altsyncram_qsd1:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None                                         ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component|altsyncram_q8k1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 256          ; 32           ; 512          ; 16           ; 8192  ; None                                         ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|altsyncram_mb41:fifo_ram|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                         ;
; system:sys_inst|VGA_CRT:crt|altsyncram:store_rtl_0|altsyncram_opg1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; 25           ; 8            ; 25           ; 8            ; 200   ; None                                         ;
; system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component|altsyncram_ltd2:auto_generated|ALTSYNCRAM                         ; AUTO ; True Dual Port   ; 1024         ; 8            ; 256          ; 32           ; 8192  ; None                                         ;
; system:sys_inst|VGA_DAC:dac|altsyncram:store_rtl_0|altsyncram_6md1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; 21           ; 8            ; 21           ; 8            ; 168   ; None                                         ;
; system:sys_inst|VGA_GC:gc|altsyncram:store_rtl_0|altsyncram_qmg1:auto_generated|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; 9            ; 8            ; 9            ; 8            ; 72    ; None                                         ;
; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_lgn2:auto_generated|ALTSYNCRAM           ; AUTO ; True Dual Port   ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; cache_bootload.mif                           ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|altsyncram_7011:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 256          ; 32           ; 8192  ; None                                         ;
; system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_0|altsyncram_kbh1:auto_generated|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; 32           ; 9            ; 32           ; 9            ; 288   ; db/Next186_SoC.ram0_seg_map_bebb0bbd.hdl.mif ;
; system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_1|altsyncram_acd1:auto_generated|ALTSYNCRAM                                              ; AUTO ; Single Port      ; 32           ; 9            ; --           ; --           ; 288   ; db/Next186_SoC.ram0_seg_map_bebb0bbd.hdl.mif ;
; system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component|altsyncram_edf2:auto_generated|ALTSYNCRAM                                     ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; font.mif                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 5           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 10          ;
; Signed Embedded Multipliers           ; 2           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------+-----------------+
; Altera ; ALTDDIO_OUT  ; 17.1    ; N/A          ; N/A          ; |Next186_SoC|dd_buf:sdrclk_buf                                             ; dd_buf.v        ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|instrmem:Code                ; instrmem.v      ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs ; datamem16.v     ;
; Altera ; FIFO         ; 17.1    ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|qdsp:qbus                    ; qdsp.v          ;
; Altera ; FIFO         ; 17.1    ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|UART_8250:UART|q16:rs232_rd                   ; q16.v           ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|sr_font:VGA_FONT                              ; sr_font.v       ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|cache2:cache_bios                             ; cache2.v        ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|cache:cache_mem    ; cache.v         ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac                  ; DAC_SRAM.v      ;
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|dcm_cpu:dcm_cpu_inst                          ; dcm_cpu.v       ;
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|dcm:dcm_system                                ; dcm.v           ;
; Altera ; FIFO         ; 17.1    ; N/A          ; N/A          ; |Next186_SoC|system:sys_inst|fifo:vga_fifo                                 ; fifo.v          ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |Next186_SoC|system:sys_inst|i2c_master_byte:i2cmb|STATE ;
+----------+----------+----------+----------+------------------------------+
; Name     ; STATE.11 ; STATE.10 ; STATE.01 ; STATE.00                     ;
+----------+----------+----------+----------+------------------------------+
; STATE.00 ; 0        ; 0        ; 0        ; 0                            ;
; STATE.01 ; 0        ; 0        ; 1        ; 1                            ;
; STATE.10 ; 0        ; 1        ; 0        ; 1                            ;
; STATE.11 ; 1        ; 0        ; 0        ; 1                            ;
+----------+----------+----------+----------+------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |Next186_SoC|system:sys_inst|UART_8250:UART|q1:rs232_wr|str ;
+--------+--------+--------+--------------------------------------------------+
; Name   ; str.00 ; str.10 ; str.01                                           ;
+--------+--------+--------+--------------------------------------------------+
; str.00 ; 0      ; 0      ; 0                                                ;
; str.01 ; 1      ; 0      ; 1                                                ;
; str.10 ; 1      ; 1      ; 0                                                ;
+--------+--------+--------+--------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |Next186_SoC|system:sys_inst|UART_8250:UART|q1:rs232_wr|wstr ;
+---------+---------+---------+------------------------------------------------+
; Name    ; wstr.00 ; wstr.10 ; wstr.01                                        ;
+---------+---------+---------+------------------------------------------------+
; wstr.00 ; 0       ; 0       ; 0                                              ;
; wstr.01 ; 1       ; 0       ; 1                                              ;
; wstr.10 ; 1       ; 1       ; 0                                              ;
+---------+---------+---------+------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |Next186_SoC|system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst|STATE ;
+----------+----------+----------+-----------------------------------------------------------+
; Name     ; STATE.00 ; STATE.10 ; STATE.01                                                  ;
+----------+----------+----------+-----------------------------------------------------------+
; STATE.00 ; 0        ; 0        ; 0                                                         ;
; STATE.01 ; 1        ; 0        ; 1                                                         ;
; STATE.10 ; 1        ; 1        ; 0                                                         ;
+----------+----------+----------+-----------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|op               ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+
; Name   ; op.111 ; op.110 ; op.101 ; op.100 ; op.011 ; op.010 ; op.001 ; op.000 ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+
; op.000 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ;
; op.001 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 1      ;
; op.010 ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 1      ;
; op.011 ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 1      ;
; op.100 ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 1      ;
; op.101 ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 1      ;
; op.110 ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ;
; op.111 ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|STATE ;
+-----------+-----------+-----------+-----------+-----------+-------------------+
; Name      ; STATE.111 ; STATE.101 ; STATE.100 ; STATE.011 ; STATE.000         ;
+-----------+-----------+-----------+-----------+-----------+-------------------+
; STATE.000 ; 0         ; 0         ; 0         ; 0         ; 0                 ;
; STATE.011 ; 0         ; 0         ; 0         ; 1         ; 1                 ;
; STATE.100 ; 0         ; 0         ; 1         ; 0         ; 1                 ;
; STATE.101 ; 0         ; 1         ; 0         ; 0         ; 1                 ;
; STATE.111 ; 1         ; 0         ; 0         ; 0         ; 1                 ;
+-----------+-----------+-----------+-----------+-----------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |Next186_SoC|system:sys_inst|SDRAM_16bit:SDR|RET    ;
+---------+---------+---------+---------+---------+---------+---------+
; Name    ; RET.111 ; RET.110 ; RET.101 ; RET.100 ; RET.011 ; RET.000 ;
+---------+---------+---------+---------+---------+---------+---------+
; RET.000 ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ;
; RET.011 ; 0       ; 0       ; 0       ; 0       ; 1       ; 1       ;
; RET.100 ; 0       ; 0       ; 0       ; 1       ; 0       ; 1       ;
; RET.101 ; 0       ; 0       ; 1       ; 0       ; 0       ; 1       ;
; RET.110 ; 0       ; 1       ; 0       ; 0       ; 0       ; 1       ;
; RET.111 ; 1       ; 0       ; 0       ; 0       ; 0       ; 1       ;
+---------+---------+---------+---------+---------+---------+---------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |Next186_SoC|system:sys_inst|SDRAM_16bit:SDR|STATE                                        ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; STATE.111 ; STATE.110 ; STATE.101 ; STATE.100 ; STATE.011 ; STATE.010 ; STATE.001 ; STATE.000 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; STATE.000 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; STATE.001 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; STATE.010 ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; STATE.011 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; STATE.100 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; STATE.101 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; STATE.110 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; STATE.111 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Next186_SoC|sd_card:sd_card|write_state                                                                                                                                                                                                       ;
+---------------------------------+---------------------------+---------------------------------+--------------------------------+--------------------------------+--------------------------------+---------------------------------+---------------------------+
; Name                            ; write_state.WR_STATE_BUSY ; write_state.WR_STATE_SEND_DRESP ; write_state.WR_STATE_RECV_CRC1 ; write_state.WR_STATE_RECV_CRC0 ; write_state.WR_STATE_RECV_DATA ; write_state.WR_STATE_EXP_DTOKEN ; write_state.WR_STATE_IDLE ;
+---------------------------------+---------------------------+---------------------------------+--------------------------------+--------------------------------+--------------------------------+---------------------------------+---------------------------+
; write_state.WR_STATE_IDLE       ; 0                         ; 0                               ; 0                              ; 0                              ; 0                              ; 0                               ; 0                         ;
; write_state.WR_STATE_EXP_DTOKEN ; 0                         ; 0                               ; 0                              ; 0                              ; 0                              ; 1                               ; 1                         ;
; write_state.WR_STATE_RECV_DATA  ; 0                         ; 0                               ; 0                              ; 0                              ; 1                              ; 0                               ; 1                         ;
; write_state.WR_STATE_RECV_CRC0  ; 0                         ; 0                               ; 0                              ; 1                              ; 0                              ; 0                               ; 1                         ;
; write_state.WR_STATE_RECV_CRC1  ; 0                         ; 0                               ; 1                              ; 0                              ; 0                              ; 0                               ; 1                         ;
; write_state.WR_STATE_SEND_DRESP ; 0                         ; 1                               ; 0                              ; 0                              ; 0                              ; 0                               ; 1                         ;
; write_state.WR_STATE_BUSY       ; 1                         ; 0                               ; 0                              ; 0                              ; 0                              ; 0                               ; 1                         ;
+---------------------------------+---------------------------+---------------------------------+--------------------------------+--------------------------------+--------------------------------+---------------------------------+---------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Next186_SoC|sd_card:sd_card|read_state                                                                                                  ;
+--------------------------------+-------------------------------+--------------------------------+-----------------------------+--------------------------+
; Name                           ; read_state.RD_STATE_SEND_DATA ; read_state.RD_STATE_SEND_TOKEN ; read_state.RD_STATE_WAIT_IO ; read_state.RD_STATE_IDLE ;
+--------------------------------+-------------------------------+--------------------------------+-----------------------------+--------------------------+
; read_state.RD_STATE_IDLE       ; 0                             ; 0                              ; 0                           ; 0                        ;
; read_state.RD_STATE_WAIT_IO    ; 0                             ; 0                              ; 1                           ; 1                        ;
; read_state.RD_STATE_SEND_TOKEN ; 0                             ; 1                              ; 0                           ; 1                        ;
; read_state.RD_STATE_SEND_DATA  ; 1                             ; 0                              ; 0                           ; 1                        ;
+--------------------------------+-------------------------------+--------------------------------+-----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[10]            ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[8]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[9]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[6]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[7]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[4]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[5]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[2]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[3]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[0]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe17a[1]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10]            ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[8]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[9]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[6]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[4]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[5]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[2]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[3]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[0]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[1]             ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[8] ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[6] ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[7] ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[4] ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[5] ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[2] ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[3] ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[0] ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe19a[1] ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[4]              ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[2]              ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[3]              ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[0]              ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12|dffe14a[1]              ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15|dffe17a[4]              ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15|dffe17a[2]              ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15|dffe17a[3]              ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15|dffe17a[0]              ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15|dffe17a[1]              ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[10]            ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[8]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[9]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[6]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[7]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[4]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[5]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[2]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[3]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[0]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15|dffe16a[1]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10]            ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[8]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[6]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[4]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[2]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[0]             ; yes                                                              ; yes                                        ;
; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[1]             ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[8] ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[6] ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[7] ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[4] ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[5] ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[2] ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[3] ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[0] ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a[1] ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; yes                                                              ; yes                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[4]              ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[2]              ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[3]              ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[0]              ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a[1]              ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15|dffe16a[4]              ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15|dffe16a[2]              ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15|dffe16a[3]              ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15|dffe16a[0]              ; yes                                                              ; yes                                        ;
; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15|dffe16a[1]              ; yes                                                              ; yes                                        ;
; Total number of protected registers is 100                                                                                                                             ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; mist_video:mist_video|rgb2ypbpr:rgb2ypbpr|Add12~0      ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
; Register name                                                                                                                            ; Reason for Removal                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
; system:sys_inst|rNMI[0..8]                                                                                                               ; Lost fanout                                                        ;
; system:sys_inst|VGA_SC:sc|dout1[4..7]                                                                                                    ; Stuck at GND due to stuck port data_in                             ;
; mist_video:mist_video|cofi:cofi|red_last[1..5]                                                                                           ; Lost fanout                                                        ;
; mist_video:mist_video|cofi:cofi|blue_last[1..5]                                                                                          ; Lost fanout                                                        ;
; mist_video:mist_video|cofi:cofi|green_last[1..5]                                                                                         ; Lost fanout                                                        ;
; mist_video:mist_video|cofi:cofi|hblank_out                                                                                               ; Lost fanout                                                        ;
; user_io:user_io|serial_out_wptr[0..5]                                                                                                    ; Stuck at GND due to stuck port clock                               ;
; system:sys_inst|rNMI[9]                                                                                                                  ; Stuck at GND due to stuck port data_in                             ;
; sd_card:sd_card|reply_len[0,1,3]                                                                                                         ; Stuck at GND due to stuck port data_in                             ;
; sd_card:sd_card|reply[1,3..5,7]                                                                                                          ; Stuck at GND due to stuck port data_in                             ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|dffpipe_909:ws_bwp|dffe16a[9] ; Lost fanout                                                        ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|dffpipe_1v8:ws_brp|dffe15a[8] ; Lost fanout                                                        ;
; system:sys_inst|PIC_8259:PIC|ivect[7]                                                                                                    ; Merged with system:sys_inst|PIC_8259:PIC|ivect[1]                  ;
; system:sys_inst|PIC_8259:PIC|ivect[5,6]                                                                                                  ; Merged with system:sys_inst|PIC_8259:PIC|ivect[4]                  ;
; mist_video:mist_video|osd:osd|pixsz[24..31]                                                                                              ; Merged with mist_video:mist_video|osd:osd|pixsz[23]                ;
; mist_video:mist_video|osd:osd|hs                                                                                                         ; Merged with mist_video:mist_video|cofi:cofi|hs_out                 ;
; mist_video:mist_video|scandoubler:scandoubler|r_out[2,3]                                                                                 ; Merged with mist_video:mist_video|scandoubler:scandoubler|r_out[1] ;
; mist_video:mist_video|scandoubler:scandoubler|g_out[2,3]                                                                                 ; Merged with mist_video:mist_video|scandoubler:scandoubler|g_out[1] ;
; mist_video:mist_video|scandoubler:scandoubler|b_out[2,3]                                                                                 ; Merged with mist_video:mist_video|scandoubler:scandoubler|b_out[1] ;
; user_io:user_io|acmd[7]~reg1                                                                                                             ; Merged with user_io:user_io|acmd[7]                                ;
; user_io:user_io|acmd[6]~reg1                                                                                                             ; Merged with user_io:user_io|acmd[6]                                ;
; user_io:user_io|acmd[5]~reg1                                                                                                             ; Merged with user_io:user_io|acmd[5]                                ;
; user_io:user_io|acmd[4]~reg1                                                                                                             ; Merged with user_io:user_io|acmd[4]                                ;
; user_io:user_io|acmd[3]~reg1                                                                                                             ; Merged with user_io:user_io|acmd[3]                                ;
; user_io:user_io|acmd[2]~reg1                                                                                                             ; Merged with user_io:user_io|acmd[2]                                ;
; user_io:user_io|acmd[1]~reg1                                                                                                             ; Merged with user_io:user_io|acmd[1]                                ;
; user_io:user_io|acmd[0]~reg1                                                                                                             ; Merged with user_io:user_io|acmd[0]                                ;
; user_io:user_io|abyte_cnt[7]~reg1                                                                                                        ; Merged with user_io:user_io|abyte_cnt[7]                           ;
; user_io:user_io|abyte_cnt[6]~reg1                                                                                                        ; Merged with user_io:user_io|abyte_cnt[6]                           ;
; user_io:user_io|abyte_cnt[5]~reg1                                                                                                        ; Merged with user_io:user_io|abyte_cnt[5]                           ;
; user_io:user_io|abyte_cnt[4]~reg1                                                                                                        ; Merged with user_io:user_io|abyte_cnt[4]                           ;
; user_io:user_io|abyte_cnt[3]~reg1                                                                                                        ; Merged with user_io:user_io|abyte_cnt[3]                           ;
; user_io:user_io|abyte_cnt[2]~reg1                                                                                                        ; Merged with user_io:user_io|abyte_cnt[2]                           ;
; user_io:user_io|abyte_cnt[1]~reg1                                                                                                        ; Merged with user_io:user_io|abyte_cnt[1]                           ;
; user_io:user_io|abyte_cnt[0]~reg1                                                                                                        ; Merged with user_io:user_io|abyte_cnt[0]                           ;
; user_io:user_io|spi_transfer_end~reg1                                                                                                    ; Merged with user_io:user_io|spi_transfer_end                       ;
; user_io:user_io|spi_transfer_endD~reg1                                                                                                   ; Merged with user_io:user_io|spi_transfer_endD                      ;
; user_io:user_io|spi_receiver_strobe~reg1                                                                                                 ; Merged with user_io:user_io|spi_receiver_strobe                    ;
; user_io:user_io|spi_receiver_strobeD~reg1                                                                                                ; Merged with user_io:user_io|spi_receiver_strobeD                   ;
; sd_card:sd_card|reply0[1..4]                                                                                                             ; Merged with sd_card:sd_card|reply0[0]                              ;
; sd_card:sd_card|reply1[4..7]                                                                                                             ; Merged with sd_card:sd_card|reply0[0]                              ;
; sd_card:sd_card|reply2[4..6]                                                                                                             ; Merged with sd_card:sd_card|reply0[0]                              ;
; sd_card:sd_card|reply1[0..3]                                                                                                             ; Merged with sd_card:sd_card|reply0[7]                              ;
; sd_card:sd_card|reply2[7]                                                                                                                ; Merged with sd_card:sd_card|reply0[7]                              ;
; system:sys_inst|PIC_8259:PIC|ivect[1]                                                                                                    ; Stuck at GND due to stuck port data_in                             ;
; sd_card:sd_card|reply0[0,5]                                                                                                              ; Stuck at GND due to stuck port data_in                             ;
; system:sys_inst|seg_map:seg_mapper|map_rtl_0_bypass[9]                                                                                   ; Stuck at GND due to stuck port data_in                             ;
; sd_card:sd_card|cmd[7]                                                                                                                   ; Stuck at GND due to stuck port data_in                             ;
; system:sys_inst|UART_8250:UART|q1:rs232_wr|wstr.01                                                                                       ; Lost fanout                                                        ;
; system:sys_inst|i2c_master_byte:i2cmb|STATE~5                                                                                            ; Lost fanout                                                        ;
; system:sys_inst|i2c_master_byte:i2cmb|STATE~6                                                                                            ; Lost fanout                                                        ;
; system:sys_inst|DSP32:DSP32_inst|op~2                                                                                                    ; Lost fanout                                                        ;
; system:sys_inst|DSP32:DSP32_inst|op~3                                                                                                    ; Lost fanout                                                        ;
; system:sys_inst|DSP32:DSP32_inst|op~4                                                                                                    ; Lost fanout                                                        ;
; system:sys_inst|cache_controller:cache_ctl|STATE~6                                                                                       ; Lost fanout                                                        ;
; system:sys_inst|cache_controller:cache_ctl|STATE~7                                                                                       ; Lost fanout                                                        ;
; system:sys_inst|cache_controller:cache_ctl|STATE~8                                                                                       ; Lost fanout                                                        ;
; system:sys_inst|SDRAM_16bit:SDR|RET~2                                                                                                    ; Lost fanout                                                        ;
; system:sys_inst|SDRAM_16bit:SDR|RET~3                                                                                                    ; Lost fanout                                                        ;
; system:sys_inst|SDRAM_16bit:SDR|RET~4                                                                                                    ; Lost fanout                                                        ;
; system:sys_inst|SDRAM_16bit:SDR|STATE~8                                                                                                  ; Lost fanout                                                        ;
; system:sys_inst|SDRAM_16bit:SDR|STATE~9                                                                                                  ; Lost fanout                                                        ;
; system:sys_inst|SDRAM_16bit:SDR|STATE~10                                                                                                 ; Lost fanout                                                        ;
; sd_card:sd_card|write_state~6                                                                                                            ; Lost fanout                                                        ;
; sd_card:sd_card|write_state~7                                                                                                            ; Lost fanout                                                        ;
; sd_card:sd_card|write_state~8                                                                                                            ; Lost fanout                                                        ;
; sd_card:sd_card|read_state~6                                                                                                             ; Lost fanout                                                        ;
; sd_card:sd_card|read_state~7                                                                                                             ; Lost fanout                                                        ;
; system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst|STATE.01                                                                         ; Lost fanout                                                        ;
; system:sys_inst|DSP32:DSP32_inst|wp[10]                                                                                                  ; Lost fanout                                                        ;
; system:sys_inst|DSP32:DSP32_inst|ip[10]                                                                                                  ; Lost fanout                                                        ;
; Total Number of Removed Registers = 128                                                                                                  ;                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4668  ;
; Number of registers using Synchronous Clear  ; 247   ;
; Number of registers using Synchronous Load   ; 193   ;
; Number of registers using Asynchronous Clear ; 47    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3674  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                         ;
+----------------------------------------------------------------------------+---------+
; Inverted Register                                                          ; Fan out ;
+----------------------------------------------------------------------------+---------+
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|ICODE1[2]                  ; 263     ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|ICODE1[1]                  ; 272     ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|ICODE1[0]                  ; 275     ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|ICODE1[4]                  ; 120     ;
; system:sys_inst|SDRAM_16bit:SDR|sdr_n_CS_WE_RAS_CAS[0]                     ; 1       ;
; system:sys_inst|SDRAM_16bit:SDR|sdr_DQM[0]                                 ; 7       ;
; system:sys_inst|SDRAM_16bit:SDR|sdr_DQM[1]                                 ; 1       ;
; system:sys_inst|SDRAM_16bit:SDR|sdr_n_CS_WE_RAS_CAS[1]                     ; 1       ;
; system:sys_inst|SDRAM_16bit:SDR|sdr_n_CS_WE_RAS_CAS[2]                     ; 1       ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|OLDSTATE   ; 2       ;
; system:sys_inst|cache_controller:cache_ctl|ce                              ; 159     ;
; system:sys_inst|SDRAM_16bit:SDR|rfsh                                       ; 5       ;
; system:sys_inst|VGA_CRT:crt|vde[8]                                         ; 2       ;
; system:sys_inst|VGA_CRT:crt|vde[7]                                         ; 2       ;
; system:sys_inst|VGA_CRT:crt|vde[3]                                         ; 1       ;
; system:sys_inst|VGA_CRT:crt|vde[2]                                         ; 1       ;
; system:sys_inst|VGA_CRT:crt|vde[1]                                         ; 1       ;
; system:sys_inst|VGA_CRT:crt|vde[0]                                         ; 1       ;
; user_io:user_io|spi_transfer_end_r                                         ; 1       ;
; system:sys_inst|VGA_GC:gc|color_dont_care[2]                               ; 8       ;
; system:sys_inst|VGA_GC:gc|color_dont_care[1]                               ; 8       ;
; system:sys_inst|VGA_GC:gc|color_dont_care[3]                               ; 8       ;
; system:sys_inst|VGA_GC:gc|color_dont_care[0]                               ; 8       ;
; system:sys_inst|VGA_DAC:dac|mask[7]                                        ; 2       ;
; system:sys_inst|VGA_DAC:dac|mask[1]                                        ; 2       ;
; system:sys_inst|KB_Mouse_8042:KB_Mouse|cmdbyte[2]                          ; 4       ;
; system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Keyboard|data_in_ready ; 9       ;
; system:sys_inst|KB_Mouse_8042:KB_Mouse|cmdbyte[3]                          ; 5       ;
; system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Mouse|data_in_ready    ; 9       ;
; system:sys_inst|PIC_8259:PIC|IMR[1]                                        ; 2       ;
; system:sys_inst|VGA_DAC:dac|mask[2]                                        ; 2       ;
; system:sys_inst|VGA_DAC:dac|mask[3]                                        ; 2       ;
; system:sys_inst|VGA_DAC:dac|mask[4]                                        ; 2       ;
; system:sys_inst|PIC_8259:PIC|IMR[4]                                        ; 2       ;
; system:sys_inst|PIC_8259:PIC|IMR[3]                                        ; 2       ;
; system:sys_inst|VGA_DAC:dac|mask[0]                                        ; 2       ;
; system:sys_inst|UART_8250:UART|IIR[0]                                      ; 6       ;
; system:sys_inst|PIC_8259:PIC|IMR[0]                                        ; 2       ;
; system:sys_inst|PIC_8259:PIC|IMR[2]                                        ; 2       ;
; system:sys_inst|VGA_DAC:dac|mask[5]                                        ; 2       ;
; system:sys_inst|VGA_DAC:dac|mask[6]                                        ; 2       ;
; system:sys_inst|NMIonIORQ_LO[0]                                            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][6][0]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][5][0]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][4][0]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][7][0]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][9][0]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][10][0]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][8][0]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][11][0]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][1][0]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][2][0]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][0][0]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][3][0]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][14][0]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][13][0]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][12][0]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][15][0]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][10][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][9][1]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][8][1]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][11][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][5][1]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][6][1]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][4][1]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][7][1]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][2][1]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][1][1]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][0][1]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][3][1]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][13][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][14][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][12][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][15][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][22][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][26][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][18][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][30][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][25][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][17][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][29][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][21][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][28][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][24][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][16][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][20][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][27][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][23][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][19][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[3][31][1]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][6][0]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][5][0]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][4][0]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][7][0]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][9][0]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][10][0]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][8][0]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][11][0]            ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][1][0]             ; 1       ;
; system:sys_inst|cache_controller:cache_ctl|cache_addr[1][2][0]             ; 1       ;
; Total number of inverted registers = 502*                                  ;         ;
+----------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Node                                                                                                                                                          ; Action           ; Reason              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; mist_video:mist_video|cofi:cofi|blue_out[0]_OTERM171                                                                                                          ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|cofi:cofi|blue_out[1]_OTERM173                                                                                                          ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|cofi:cofi|blue_out[2]_OTERM177                                                                                                          ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|cofi:cofi|blue_out[4]_OTERM175                                                                                                          ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|cofi:cofi|blue_out[5]_OTERM179                                                                                                          ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|cofi:cofi|green_out[0]_OTERM195                                                                                                         ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|cofi:cofi|green_out[1]_OTERM191                                                                                                         ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|cofi:cofi|green_out[2]_OTERM193                                                                                                         ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|cofi:cofi|green_out[4]_OTERM189                                                                                                         ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|cofi:cofi|green_out[5]_OTERM187                                                                                                         ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|cofi:cofi|red_out[0]_OTERM183                                                                                                           ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|cofi:cofi|red_out[1]_OTERM185                                                                                                           ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|cofi:cofi|red_out[2]_OTERM181                                                                                                           ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|cofi:cofi|red_out[4]_OTERM169                                                                                                           ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|cofi:cofi|red_out[5]_OTERM167                                                                                                           ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|osd:osd|Add14~0                                                                                                                         ; Modified         ; Timing optimization ;
; mist_video:mist_video|osd:osd|LessThan6~2                                                                                                                     ; Modified         ; Timing optimization ;
; mist_video:mist_video|osd:osd|bcnt[0]_OTERM121                                                                                                                ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|osd:osd|bcnt[0]~12                                                                                                                      ; Modified         ; Timing optimization ;
; mist_video:mist_video|osd:osd|bcnt[1]_OTERM119                                                                                                                ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|osd:osd|bcnt[2]_OTERM117                                                                                                                ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|osd:osd|bcnt[3]_OTERM115                                                                                                                ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|osd:osd|bcnt[4]_OTERM113                                                                                                                ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|osd:osd|bcnt[5]_OTERM111                                                                                                                ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|osd:osd|bcnt[6]_OTERM109                                                                                                                ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|osd:osd|bcnt[7]_OTERM107                                                                                                                ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|osd:osd|bcnt[9]_OTERM105                                                                                                                ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|osd:osd|bcnt[10]_OTERM103                                                                                                               ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|osd:osd|cnt[0]_OTERM129                                                                                                                 ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|osd:osd|cnt[0]~38                                                                                                                       ; Modified         ; Timing optimization ;
; mist_video:mist_video|osd:osd|cnt[1]_OTERM127                                                                                                                 ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|osd:osd|cnt[2]_OTERM125                                                                                                                 ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|osd:osd|cnt[4]_OTERM123                                                                                                                 ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|osd:osd|h_cnt~9                                                                                                                         ; Modified         ; Timing optimization ;
; mist_video:mist_video|scandoubler:scandoubler|sd_hcnt[0]_OTERM149                                                                                             ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|scandoubler:scandoubler|sd_hcnt[0]~11                                                                                                   ; Modified         ; Timing optimization ;
; mist_video:mist_video|scandoubler:scandoubler|sd_hcnt[1]_OTERM147                                                                                             ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|scandoubler:scandoubler|sd_hcnt[2]_OTERM145                                                                                             ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|scandoubler:scandoubler|sd_hcnt[3]_OTERM143                                                                                             ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|scandoubler:scandoubler|sd_hcnt[4]_OTERM141                                                                                             ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|scandoubler:scandoubler|sd_hcnt[5]_OTERM139                                                                                             ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|scandoubler:scandoubler|sd_hcnt[6]_OTERM137                                                                                             ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|scandoubler:scandoubler|sd_hcnt[7]_OTERM135                                                                                             ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|scandoubler:scandoubler|sd_hcnt[8]_OTERM133                                                                                             ; Retimed Register ; Timing optimization ;
; mist_video:mist_video|scandoubler:scandoubler|sd_hcnt[9]_OTERM131                                                                                             ; Retimed Register ; Timing optimization ;
; sd_card:sd_card|Add1~0                                                                                                                                        ; Modified         ; Timing optimization ;
; sd_card:sd_card|Add1~1                                                                                                                                        ; Modified         ; Timing optimization ;
; sd_card:sd_card|Add2~1                                                                                                                                        ; Modified         ; Timing optimization ;
; sd_card:sd_card|Add3~1                                                                                                                                        ; Modified         ; Timing optimization ;
; sd_card:sd_card|Selector263~0                                                                                                                                 ; Modified         ; Timing optimization ;
; sd_card:sd_card|buffer_ptr[0]~0                                                                                                                               ; Modified         ; Timing optimization ;
; sd_card:sd_card|conf_buff_ptr[0]~1                                                                                                                            ; Modified         ; Timing optimization ;
; sd_card:sd_card|csdcid[50]_OTERM55                                                                                                                            ; Retimed Register ; Timing optimization ;
; sd_card:sd_card|csdcid[51]_OTERM53                                                                                                                            ; Retimed Register ; Timing optimization ;
; sd_card:sd_card|csdcid[52]_OTERM45                                                                                                                            ; Retimed Register ; Timing optimization ;
; sd_card:sd_card|csdcid[53]_OTERM49                                                                                                                            ; Retimed Register ; Timing optimization ;
; sd_card:sd_card|csdcid[54]_OTERM51                                                                                                                            ; Retimed Register ; Timing optimization ;
; sd_card:sd_card|csdcid[55]_OTERM47                                                                                                                            ; Retimed Register ; Timing optimization ;
; sd_card:sd_card|sd_lba~31                                                                                                                                     ; Modified         ; Timing optimization ;
; system:sys_inst|Add0~0                                                                                                                                        ; Modified         ; Timing optimization ;
; system:sys_inst|Add1~0                                                                                                                                        ; Modified         ; Timing optimization ;
; system:sys_inst|Add1~1                                                                                                                                        ; Modified         ; Timing optimization ;
; system:sys_inst|Add4~0                                                                                                                                        ; Modified         ; Timing optimization ;
; system:sys_inst|Add7~1                                                                                                                                        ; Modified         ; Timing optimization ;
; system:sys_inst|Add17~1                                                                                                                                       ; Modified         ; Timing optimization ;
; system:sys_inst|Add17~6                                                                                                                                       ; Modified         ; Timing optimization ;
; system:sys_inst|Add20~1                                                                                                                                       ; Modified         ; Timing optimization ;
; system:sys_inst|DSP32:DSP32_inst|ip[0]_OTERM81                                                                                                                ; Retimed Register ; Timing optimization ;
; system:sys_inst|DSP32:DSP32_inst|ip[0]~11                                                                                                                     ; Modified         ; Timing optimization ;
; system:sys_inst|DSP32:DSP32_inst|ip[1]_OTERM79                                                                                                                ; Retimed Register ; Timing optimization ;
; system:sys_inst|DSP32:DSP32_inst|ip[2]_OTERM77                                                                                                                ; Retimed Register ; Timing optimization ;
; system:sys_inst|DSP32:DSP32_inst|ip[3]_OTERM75                                                                                                                ; Retimed Register ; Timing optimization ;
; system:sys_inst|DSP32:DSP32_inst|ip[4]_OTERM73                                                                                                                ; Retimed Register ; Timing optimization ;
; system:sys_inst|DSP32:DSP32_inst|ip[5]_OTERM71                                                                                                                ; Retimed Register ; Timing optimization ;
; system:sys_inst|DSP32:DSP32_inst|ip[6]_OTERM69                                                                                                                ; Retimed Register ; Timing optimization ;
; system:sys_inst|DSP32:DSP32_inst|ip[7]_OTERM67                                                                                                                ; Retimed Register ; Timing optimization ;
; system:sys_inst|DSP32:DSP32_inst|ip[8]_OTERM65                                                                                                                ; Retimed Register ; Timing optimization ;
; system:sys_inst|DSP32:DSP32_inst|ip[9]_OTERM63                                                                                                                ; Retimed Register ; Timing optimization ;
; system:sys_inst|DSP32:DSP32_inst|wp[0]_OTERM101                                                                                                               ; Retimed Register ; Timing optimization ;
; system:sys_inst|DSP32:DSP32_inst|wp[0]~11                                                                                                                     ; Modified         ; Timing optimization ;
; system:sys_inst|DSP32:DSP32_inst|wp[1]_OTERM99                                                                                                                ; Retimed Register ; Timing optimization ;
; system:sys_inst|DSP32:DSP32_inst|wp[2]_OTERM97                                                                                                                ; Retimed Register ; Timing optimization ;
; system:sys_inst|DSP32:DSP32_inst|wp[3]_OTERM95                                                                                                                ; Retimed Register ; Timing optimization ;
; system:sys_inst|DSP32:DSP32_inst|wp[4]_OTERM93                                                                                                                ; Retimed Register ; Timing optimization ;
; system:sys_inst|DSP32:DSP32_inst|wp[5]_OTERM91                                                                                                                ; Retimed Register ; Timing optimization ;
; system:sys_inst|DSP32:DSP32_inst|wp[6]_OTERM89                                                                                                                ; Retimed Register ; Timing optimization ;
; system:sys_inst|DSP32:DSP32_inst|wp[7]_OTERM87                                                                                                                ; Retimed Register ; Timing optimization ;
; system:sys_inst|DSP32:DSP32_inst|wp[8]_OTERM85                                                                                                                ; Retimed Register ; Timing optimization ;
; system:sys_inst|DSP32:DSP32_inst|wp[9]_OTERM83                                                                                                                ; Retimed Register ; Timing optimization ;
; system:sys_inst|Mux0~0                                                                                                                                        ; Modified         ; Timing optimization ;
; system:sys_inst|Mux0~2                                                                                                                                        ; Modified         ; Timing optimization ;
; system:sys_inst|RTCDIV25~2                                                                                                                                    ; Modified         ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|Add1~5                                                                                                                        ; Modified         ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|DLY[0]                                                                                                                        ; Deleted          ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|DLY[0]_OTERM9                                                                                                                 ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|DLY[0]_OTERM11                                                                                                                ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|DLY[0]_OTERM13                                                                                                                ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|DLY[0]_OTERM15                                                                                                                ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|DLY[1]                                                                                                                        ; Deleted          ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|DLY[1]_OTERM239                                                                                                               ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|DLY[1]_OTERM241                                                                                                               ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|RET.101                                                                                                                       ; Deleted          ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|RET.101_OTERM17                                                                                                               ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|RET.101_OTERM19                                                                                                               ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|RET.111                                                                                                                       ; Deleted          ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|RET.111_OTERM229                                                                                                              ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|RET.111_OTERM231                                                                                                              ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|RET.111_OTERM233                                                                                                              ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|RET.111_OTERM235                                                                                                              ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|Selector7~0                                                                                                                   ; Deleted          ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|Selector33~0_RTM0242                                                                                                          ; Modified         ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|Selector33~0_RTM0242                                                                                                          ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|Selector33~2                                                                                                                  ; Modified         ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|Selector33~2_RTM0243                                                                                                          ; Modified         ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|Selector34~0                                                                                                                  ; Modified         ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|Selector35~0                                                                                                                  ; Deleted          ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|Selector36~0                                                                                                                  ; Deleted          ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|Selector37~0                                                                                                                  ; Deleted          ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|Selector38~0                                                                                                                  ; Deleted          ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|actBank[0]                                                                                                                    ; Deleted          ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|actBank[0]_OTERM161                                                                                                           ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|actBank[0]_OTERM225                                                                                                           ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|actBank[0]_OTERM227                                                                                                           ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|actBank[1]                                                                                                                    ; Deleted          ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|actBank[1]_OTERM165                                                                                                           ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|actBank[1]_OTERM207                                                                                                           ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|actBank[1]_OTERM209                                                                                                           ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|actBank[2]                                                                                                                    ; Deleted          ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|actBank[2]_OTERM163                                                                                                           ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|actBank[2]_OTERM221                                                                                                           ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|actBank[2]_OTERM223                                                                                                           ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|actBank[3]                                                                                                                    ; Deleted          ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|actBank[3]_OTERM159                                                                                                           ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|actBank[3]_OTERM201                                                                                                           ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|actBank[3]_OTERM203_OTERM247                                                                                                  ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|actBank[3]_OTERM203_OTERM249                                                                                                  ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|actBank[3]_OTERM205                                                                                                           ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|sdr_ADDR[3]_OTERM27                                                                                                           ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|sdr_ADDR[6]_OTERM25                                                                                                           ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|sdr_ADDR[7]_OTERM23                                                                                                           ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|sdr_ADDR[8]_OTERM21                                                                                                           ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|sdr_n_CS_WE_RAS_CAS[3]                                                                                                        ; Deleted          ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|sdr_n_CS_WE_RAS_CAS[3]_OTERM245                                                                                               ; Retimed Register ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|sdr_n_CS_WE_RAS_CAS[3]~_wirecell                                                                                              ; Modified         ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|sys_wr_data_valid                                                                                                             ; Deleted          ; Timing optimization ;
; system:sys_inst|SDRAM_16bit:SDR|sys_wr_data_valid_OTERM237                                                                                                    ; Retimed Register ; Timing optimization ;
; system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst|Equal0~8                                                                                              ; Deleted          ; Timing optimization ;
; system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst|Equal0~9                                                                                              ; Deleted          ; Timing optimization ;
; system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst|Equal0~10                                                                                             ; Deleted          ; Timing optimization ;
; system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst|Equal0~12                                                                                             ; Deleted          ; Timing optimization ;
; system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst|Equal0~13                                                                                             ; Modified         ; Timing optimization ;
; system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst|Equal0~13_RESYN256_BDD257                                                                             ; Created          ; Timing optimization ;
; system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst|Equal0~13_RESYN258_BDD259                                                                             ; Created          ; Timing optimization ;
; system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst|Equal0~13_RESYN260_BDD261                                                                             ; Created          ; Timing optimization ;
; system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst|Equal0~13_RESYN262_BDD263                                                                             ; Created          ; Timing optimization ;
; system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst|cnt1[0]~0                                                                                             ; Modified         ; Timing optimization ;
; system:sys_inst|col_counter[1]_OTERM57                                                                                                                        ; Retimed Register ; Timing optimization ;
; system:sys_inst|col_counter[1]~10                                                                                                                             ; Modified         ; Timing optimization ;
; system:sys_inst|col_counter[2]_OTERM59                                                                                                                        ; Retimed Register ; Timing optimization ;
; system:sys_inst|col_counter[3]_OTERM61                                                                                                                        ; Retimed Register ; Timing optimization ;
; system:sys_inst|col_counter~20                                                                                                                                ; Modified         ; Timing optimization ;
; system:sys_inst|comb~6                                                                                                                                        ; Modified         ; Timing optimization ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter10a[6]          ; Deleted          ; Timing optimization ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter10a[7]          ; Deleted          ; Timing optimization ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter10a[7]_OTERM211 ; Retimed Register ; Timing optimization ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter10a[7]_OTERM213 ; Retimed Register ; Timing optimization ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter10a[7]_OTERM215 ; Retimed Register ; Timing optimization ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter10a[7]_OTERM217 ; Retimed Register ; Timing optimization ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter10a[8]          ; Deleted          ; Timing optimization ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|a_graycounter_m5c:wrptr_g1p|counter10a[8]_OTERM219 ; Retimed Register ; Timing optimization ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|cntr_old:cntr_b|counter_comb_bita0~COUT            ; Modified         ; Timing optimization ;
; system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|cntr_old:cntr_b|counter_reg_bit0~0                 ; Modified         ; Timing optimization ;
; system:sys_inst|sdraddr[0]_OTERM157                                                                                                                           ; Retimed Register ; Timing optimization ;
; system:sys_inst|sdraddr[0]~29                                                                                                                                 ; Modified         ; Timing optimization ;
; system:sys_inst|sdraddr[1]_OTERM155                                                                                                                           ; Retimed Register ; Timing optimization ;
; system:sys_inst|sdraddr[2]_OTERM153                                                                                                                           ; Retimed Register ; Timing optimization ;
; system:sys_inst|sdraddr[3]_OTERM151                                                                                                                           ; Retimed Register ; Timing optimization ;
; system:sys_inst|shift[0]~0                                                                                                                                    ; Modified         ; Timing optimization ;
; system:sys_inst|timer_8253:timer|Add0~1                                                                                                                       ; Modified         ; Timing optimization ;
; system:sys_inst|timer_8253:timer|counter:counter0|Add2~1                                                                                                      ; Modified         ; Timing optimization ;
; system:sys_inst|timer_8253:timer|counter:counter0|Add3~1                                                                                                      ; Modified         ; Timing optimization ;
; system:sys_inst|timer_8253:timer|counter:counter0|Mux17~3                                                                                                     ; Modified         ; Timing optimization ;
; system:sys_inst|timer_8253:timer|counter:counter0|count[1]~2                                                                                                  ; Modified         ; Timing optimization ;
; system:sys_inst|timer_8253:timer|counter:counter2|Add2~0                                                                                                      ; Modified         ; Timing optimization ;
; system:sys_inst|timer_8253:timer|counter:counter2|Add2~1                                                                                                      ; Modified         ; Timing optimization ;
; system:sys_inst|timer_8253:timer|counter:counter2|Add3~1                                                                                                      ; Modified         ; Timing optimization ;
; system:sys_inst|timer_8253:timer|counter:counter2|Mux17~0                                                                                                     ; Modified         ; Timing optimization ;
; system:sys_inst|timer_8253:timer|counter:counter2|Mux17~4                                                                                                     ; Modified         ; Timing optimization ;
; system:sys_inst|timer_8253:timer|counter:counter2|count[1]~2                                                                                                  ; Modified         ; Timing optimization ;
; system:sys_inst|timer_8253:timer|rclk[0]_OTERM29                                                                                                              ; Retimed Register ; Timing optimization ;
; system:sys_inst|timer_8253:timer|rclk[0]~10                                                                                                                   ; Modified         ; Timing optimization ;
; system:sys_inst|timer_8253:timer|rclk[1]_OTERM31                                                                                                              ; Retimed Register ; Timing optimization ;
; system:sys_inst|timer_8253:timer|rclk[2]_OTERM33                                                                                                              ; Retimed Register ; Timing optimization ;
; system:sys_inst|timer_8253:timer|rclk[3]_OTERM35                                                                                                              ; Retimed Register ; Timing optimization ;
; system:sys_inst|timer_8253:timer|rclk[4]_OTERM37                                                                                                              ; Retimed Register ; Timing optimization ;
; system:sys_inst|timer_8253:timer|rclk[5]_OTERM39                                                                                                              ; Retimed Register ; Timing optimization ;
; system:sys_inst|timer_8253:timer|rclk[6]_OTERM41                                                                                                              ; Retimed Register ; Timing optimization ;
; system:sys_inst|timer_8253:timer|rclk[7]_OTERM43                                                                                                              ; Retimed Register ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|Add2~1                                                                                        ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|Add5~1                                                                                        ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|Add5~38                                                                                       ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|nqpos[0]~0                                                                                    ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|ADDR[0]~0                                                                                                     ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Add0~1                                                                                                        ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Add0~44                                                                                                       ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Add2~15                                                                                                       ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Decoder1~2                                                                                                    ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|IADDR[4]~1                                                                                                    ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux36~0                                                                                                       ; Deleted          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux36~1                                                                                                       ; Deleted          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux36~2                                                                                                       ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux36~2_RESYN252_BDD253                                                                                       ; Created          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux36~2_RESYN254_BDD255                                                                                       ; Created          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux110~48                                                                                                     ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Mux115~27                                                                                                     ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_EA:EA|ADDR16[0]~0                                                                                     ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|CXM1[0]~1                                                                                   ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|CX[0]~25                                                                                    ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|RW[0]~6                                                                                     ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|TMP16~34                                                                                    ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector63~1                                                                                                  ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector68~4                                                                                                  ; Deleted          ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector68~5                                                                                                  ; Modified         ; Timing optimization ;
; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Selector68~5_RESYN250_BDD251                                                                                  ; Created          ; Timing optimization ;
; system:sys_inst|vrden~0                                                                                                                                       ; Modified         ; Timing optimization ;
; user_io:user_io|Add7~0                                                                                                                                        ; Modified         ; Timing optimization ;
; user_io:user_io|Add13~0                                                                                                                                       ; Modified         ; Timing optimization ;
; user_io:user_io|Add13~1                                                                                                                                       ; Modified         ; Timing optimization ;
; user_io:user_io|Add16~1                                                                                                                                       ; Modified         ; Timing optimization ;
; user_io:user_io|Decoder3~2                                                                                                                                    ; Modified         ; Timing optimization ;
; user_io:user_io|Decoder3~3                                                                                                                                    ; Modified         ; Timing optimization ;
; user_io:user_io|LessThan7~0                                                                                                                                   ; Deleted          ; Timing optimization ;
; user_io:user_io|LessThan7~0_OTERM5                                                                                                                            ; Retimed Register ; Timing optimization ;
; user_io:user_io|LessThan7~0_RTM07                                                                                                                             ; Modified         ; Timing optimization ;
; user_io:user_io|LessThan7~0_RTM07                                                                                                                             ; Retimed Register ; Timing optimization ;
; user_io:user_io|LessThan7~1                                                                                                                                   ; Deleted          ; Timing optimization ;
; user_io:user_io|LessThan7~1_OTERM1                                                                                                                            ; Retimed Register ; Timing optimization ;
; user_io:user_io|LessThan7~1_RTM03                                                                                                                             ; Modified         ; Timing optimization ;
; user_io:user_io|LessThan7~1_RTM03                                                                                                                             ; Retimed Register ; Timing optimization ;
; user_io:user_io|LessThan7~3                                                                                                                                   ; Modified         ; Timing optimization ;
; user_io:user_io|Mux9~0                                                                                                                                        ; Modified         ; Timing optimization ;
; user_io:user_io|Mux10~0                                                                                                                                       ; Modified         ; Timing optimization ;
; user_io:user_io|Mux11~0                                                                                                                                       ; Modified         ; Timing optimization ;
; user_io:user_io|Mux12~0                                                                                                                                       ; Modified         ; Timing optimization ;
; user_io:user_io|Mux13~0                                                                                                                                       ; Modified         ; Timing optimization ;
; user_io:user_io|Mux13~1                                                                                                                                       ; Deleted          ; Timing optimization ;
; user_io:user_io|Mux14~0                                                                                                                                       ; Modified         ; Timing optimization ;
; user_io:user_io|Mux14~1                                                                                                                                       ; Deleted          ; Timing optimization ;
; user_io:user_io|Mux15~0                                                                                                                                       ; Modified         ; Timing optimization ;
; user_io:user_io|Mux16~0                                                                                                                                       ; Modified         ; Timing optimization ;
; user_io:user_io|Mux16~1                                                                                                                                       ; Deleted          ; Timing optimization ;
; user_io:user_io|Selector0~0                                                                                                                                   ; Deleted          ; Timing optimization ;
; user_io:user_io|Selector0~1                                                                                                                                   ; Deleted          ; Timing optimization ;
; user_io:user_io|Selector0~2                                                                                                                                   ; Deleted          ; Timing optimization ;
; user_io:user_io|Selector0~3                                                                                                                                   ; Deleted          ; Timing optimization ;
; user_io:user_io|Selector0~4                                                                                                                                   ; Modified         ; Timing optimization ;
; user_io:user_io|Selector0~4_RESYN280_BDD281                                                                                                                   ; Created          ; Timing optimization ;
; user_io:user_io|Selector0~4_RESYN282_BDD283                                                                                                                   ; Created          ; Timing optimization ;
; user_io:user_io|Selector0~4_RESYN284_BDD285                                                                                                                   ; Created          ; Timing optimization ;
; user_io:user_io|Selector0~4_RESYN286_BDD287                                                                                                                   ; Created          ; Timing optimization ;
; user_io:user_io|Selector1~3                                                                                                                                   ; Modified         ; Timing optimization ;
; user_io:user_io|Selector2~0                                                                                                                                   ; Deleted          ; Timing optimization ;
; user_io:user_io|Selector2~2                                                                                                                                   ; Deleted          ; Timing optimization ;
; user_io:user_io|Selector2~3                                                                                                                                   ; Deleted          ; Timing optimization ;
; user_io:user_io|Selector2~4                                                                                                                                   ; Modified         ; Timing optimization ;
; user_io:user_io|Selector2~4_RESYN272_BDD273                                                                                                                   ; Created          ; Timing optimization ;
; user_io:user_io|Selector2~4_RESYN274_BDD275                                                                                                                   ; Created          ; Timing optimization ;
; user_io:user_io|Selector2~4_RESYN276_BDD277                                                                                                                   ; Created          ; Timing optimization ;
; user_io:user_io|Selector2~4_RESYN278_BDD279                                                                                                                   ; Created          ; Timing optimization ;
; user_io:user_io|Selector3~0                                                                                                                                   ; Deleted          ; Timing optimization ;
; user_io:user_io|Selector3~1                                                                                                                                   ; Deleted          ; Timing optimization ;
; user_io:user_io|Selector3~2                                                                                                                                   ; Deleted          ; Timing optimization ;
; user_io:user_io|Selector3~3                                                                                                                                   ; Modified         ; Timing optimization ;
; user_io:user_io|Selector3~3_RESYN288_BDD289                                                                                                                   ; Created          ; Timing optimization ;
; user_io:user_io|Selector3~3_RESYN290_BDD291                                                                                                                   ; Created          ; Timing optimization ;
; user_io:user_io|Selector3~3_RESYN292_BDD293                                                                                                                   ; Created          ; Timing optimization ;
; user_io:user_io|Selector3~3_RESYN294_BDD295                                                                                                                   ; Created          ; Timing optimization ;
; user_io:user_io|Selector4~0                                                                                                                                   ; Deleted          ; Timing optimization ;
; user_io:user_io|Selector4~1                                                                                                                                   ; Modified         ; Timing optimization ;
; user_io:user_io|Selector4~1_RESYN270_BDD271                                                                                                                   ; Created          ; Timing optimization ;
; user_io:user_io|Selector5~0                                                                                                                                   ; Deleted          ; Timing optimization ;
; user_io:user_io|Selector5~1                                                                                                                                   ; Deleted          ; Timing optimization ;
; user_io:user_io|Selector5~2                                                                                                                                   ; Modified         ; Timing optimization ;
; user_io:user_io|Selector5~2_RESYN266_BDD267                                                                                                                   ; Created          ; Timing optimization ;
; user_io:user_io|Selector5~3                                                                                                                                   ; Modified         ; Timing optimization ;
; user_io:user_io|Selector6~0                                                                                                                                   ; Deleted          ; Timing optimization ;
; user_io:user_io|Selector6~1                                                                                                                                   ; Modified         ; Timing optimization ;
; user_io:user_io|Selector6~1_RESYN268_BDD269                                                                                                                   ; Created          ; Timing optimization ;
; user_io:user_io|Selector7~2                                                                                                                                   ; Modified         ; Timing optimization ;
; user_io:user_io|WideNor0                                                                                                                                      ; Modified         ; Timing optimization ;
; user_io:user_io|WideNor0_RESYN264_BDD265                                                                                                                      ; Created          ; Timing optimization ;
; user_io:user_io|WideNor0_RTM02                                                                                                                                ; Modified         ; Timing optimization ;
; user_io:user_io|WideNor0_RTM06                                                                                                                                ; Modified         ; Timing optimization ;
; user_io:user_io|WideNor0~0                                                                                                                                    ; Deleted          ; Timing optimization ;
; user_io:user_io|byte_cnt[1]_OTERM199                                                                                                                          ; Retimed Register ; Timing optimization ;
; user_io:user_io|byte_cnt[2]_OTERM197                                                                                                                          ; Retimed Register ; Timing optimization ;
; user_io:user_io|sd_buff_addr~6                                                                                                                                ; Modified         ; Timing optimization ;
; user_io:user_io|status[2]~0                                                                                                                                   ; Modified         ; Timing optimization ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                      ;
+------------------------------------------------------------+---------------------------------------------------------------+------+
; Register Name                                              ; Megafunction                                                  ; Type ;
+------------------------------------------------------------+---------------------------------------------------------------+------+
; mist_video:mist_video|osd:osd|osd_buffer_addr[0..10]       ; mist_video:mist_video|osd:osd|osd_buffer_rtl_0                ; RAM  ;
; system:sys_inst|VGA_DAC:dac|attrib[0..7]                   ; system:sys_inst|VGA_DAC:dac|store_rtl_0                       ; RAM  ;
; system:sys_inst|VGA_CRT:crt|dout1[0..7]                    ; system:sys_inst|VGA_CRT:crt|store_rtl_0                       ; RAM  ;
; system:sys_inst|seg_map:seg_mapper|cpurdata[0..8]          ; system:sys_inst|seg_map:seg_mapper|map_rtl_1                  ; RAM  ;
; system:sys_inst|VGA_GC:gc|dout1[0..7]                      ; system:sys_inst|VGA_GC:gc|store_rtl_0                         ; RAM  ;
; mist_video:mist_video|scandoubler:scandoubler|sd_out[0..2] ; mist_video:mist_video|scandoubler:scandoubler|sd_buffer_rtl_0 ; RAM  ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|D[0..31]      ; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|r_rtl_0          ; RAM  ;
; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|S[0..31]      ; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|r_rtl_1          ; RAM  ;
; sd_card:sd_card|sd_card_dpram:buffer_dpram|q_a[0..7]       ; sd_card:sd_card|sd_card_dpram:buffer_dpram|ram_rtl_0          ; RAM  ;
; sd_card:sd_card|sd_card_dpram:buffer_dpram|q_b[0..7]       ; sd_card:sd_card|sd_card_dpram:buffer_dpram|ram_rtl_0          ; RAM  ;
+------------------------------------------------------------+---------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                             ;
+---------------------------------------------------------+----------------------------------------------+
; Register Name                                           ; RAM Name                                     ;
+---------------------------------------------------------+----------------------------------------------+
; system:sys_inst|seg_map:seg_mapper|map_rtl_0_bypass[0]  ; system:sys_inst|seg_map:seg_mapper|map_rtl_0 ;
; system:sys_inst|seg_map:seg_mapper|map_rtl_0_bypass[1]  ; system:sys_inst|seg_map:seg_mapper|map_rtl_0 ;
; system:sys_inst|seg_map:seg_mapper|map_rtl_0_bypass[2]  ; system:sys_inst|seg_map:seg_mapper|map_rtl_0 ;
; system:sys_inst|seg_map:seg_mapper|map_rtl_0_bypass[3]  ; system:sys_inst|seg_map:seg_mapper|map_rtl_0 ;
; system:sys_inst|seg_map:seg_mapper|map_rtl_0_bypass[4]  ; system:sys_inst|seg_map:seg_mapper|map_rtl_0 ;
; system:sys_inst|seg_map:seg_mapper|map_rtl_0_bypass[5]  ; system:sys_inst|seg_map:seg_mapper|map_rtl_0 ;
; system:sys_inst|seg_map:seg_mapper|map_rtl_0_bypass[6]  ; system:sys_inst|seg_map:seg_mapper|map_rtl_0 ;
; system:sys_inst|seg_map:seg_mapper|map_rtl_0_bypass[7]  ; system:sys_inst|seg_map:seg_mapper|map_rtl_0 ;
; system:sys_inst|seg_map:seg_mapper|map_rtl_0_bypass[8]  ; system:sys_inst|seg_map:seg_mapper|map_rtl_0 ;
; system:sys_inst|seg_map:seg_mapper|map_rtl_0_bypass[9]  ; system:sys_inst|seg_map:seg_mapper|map_rtl_0 ;
; system:sys_inst|seg_map:seg_mapper|map_rtl_0_bypass[10] ; system:sys_inst|seg_map:seg_mapper|map_rtl_0 ;
; system:sys_inst|seg_map:seg_mapper|map_rtl_0_bypass[11] ; system:sys_inst|seg_map:seg_mapper|map_rtl_0 ;
; system:sys_inst|seg_map:seg_mapper|map_rtl_0_bypass[12] ; system:sys_inst|seg_map:seg_mapper|map_rtl_0 ;
; system:sys_inst|seg_map:seg_mapper|map_rtl_0_bypass[13] ; system:sys_inst|seg_map:seg_mapper|map_rtl_0 ;
; system:sys_inst|seg_map:seg_mapper|map_rtl_0_bypass[14] ; system:sys_inst|seg_map:seg_mapper|map_rtl_0 ;
; system:sys_inst|seg_map:seg_mapper|map_rtl_0_bypass[15] ; system:sys_inst|seg_map:seg_mapper|map_rtl_0 ;
; system:sys_inst|seg_map:seg_mapper|map_rtl_0_bypass[16] ; system:sys_inst|seg_map:seg_mapper|map_rtl_0 ;
; system:sys_inst|seg_map:seg_mapper|map_rtl_0_bypass[17] ; system:sys_inst|seg_map:seg_mapper|map_rtl_0 ;
; system:sys_inst|seg_map:seg_mapper|map_rtl_0_bypass[18] ; system:sys_inst|seg_map:seg_mapper|map_rtl_0 ;
; system:sys_inst|seg_map:seg_mapper|map_rtl_0_bypass[19] ; system:sys_inst|seg_map:seg_mapper|map_rtl_0 ;
; system:sys_inst|seg_map:seg_mapper|map_rtl_0_bypass[20] ; system:sys_inst|seg_map:seg_mapper|map_rtl_0 ;
; system:sys_inst|seg_map:seg_mapper|map_rtl_0_bypass[21] ; system:sys_inst|seg_map:seg_mapper|map_rtl_0 ;
; system:sys_inst|seg_map:seg_mapper|map_rtl_0_bypass[22] ; system:sys_inst|seg_map:seg_mapper|map_rtl_0 ;
; system:sys_inst|seg_map:seg_mapper|map_rtl_0_bypass[23] ; system:sys_inst|seg_map:seg_mapper|map_rtl_0 ;
; system:sys_inst|seg_map:seg_mapper|map_rtl_0_bypass[24] ; system:sys_inst|seg_map:seg_mapper|map_rtl_0 ;
; system:sys_inst|seg_map:seg_mapper|map_rtl_0_bypass[25] ; system:sys_inst|seg_map:seg_mapper|map_rtl_0 ;
; system:sys_inst|seg_map:seg_mapper|map_rtl_0_bypass[26] ; system:sys_inst|seg_map:seg_mapper|map_rtl_0 ;
; system:sys_inst|seg_map:seg_mapper|map_rtl_0_bypass[27] ; system:sys_inst|seg_map:seg_mapper|map_rtl_0 ;
; system:sys_inst|seg_map:seg_mapper|map_rtl_0_bypass[28] ; system:sys_inst|seg_map:seg_mapper|map_rtl_0 ;
+---------------------------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Next186_SoC|mist_video:mist_video|cofi:cofi|red_out[0]                                  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|wp[10]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|SP[13]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Next186_SoC|sd_card:sd_card|bit_cnt[2]                                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Next186_SoC|sd_card:sd_card|buffer_ptr[1]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[1][1]                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[4][7]                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|rp[1]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|AX[5]     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|DX[6]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|CX[11]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|CX[4]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|qsize[0]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Next186_SoC|user_io:user_io|abyte_cnt[4]                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|VGA_DAC:dac|index[1]                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|VGA_DAC:dac|index[3]                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|KB_Mouse_8042:KB_Mouse|s_data[0]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|UART_8250:UART|IIR[1]                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Next186_SoC|mist_video:mist_video|osd:osd|bcnt[0]                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Next186_SoC|mist_video:mist_video|osd:osd|bcnt[9]                                       ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|rstcount[2]                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|KB_Mouse_8042:KB_Mouse|wr_data[8]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|KB_Mouse_8042:KB_Mouse|cnt100us[6]                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|vga_lnbytecount[0]                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Next186_SoC|mist_video:mist_video|osd:osd|pixcnt[16]                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |Next186_SoC|mist_video:mist_video|scandoubler:scandoubler|sd_hcnt[6]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|col_counter[0]                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|dwin[0]                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|ip[10]                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |Next186_SoC|mist_video:mist_video|scandoubler:scandoubler|g_out[1]                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|TMP16[9]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|ICODE1[5]                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|STAGE[2]                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Next186_SoC|sd_card:sd_card|reply[0]                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Next186_SoC|user_io:user_io|sd_dout_strobe                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |Next186_SoC|mist_video:mist_video|scandoubler:scandoubler|g_out[4]                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |Next186_SoC|mist_video:mist_video|scandoubler:scandoubler|g_out[0]                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |Next186_SoC|mist_video:mist_video|scandoubler:scandoubler|g_out[5]                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|vga_hrzpan[1]                                               ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|vga_ddr_row_col[5]                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|vga_ddr_row_col[14]                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|RTC[11]                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|col_counter[2]                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Next186_SoC|sd_card:sd_card|csdcid[73]                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Next186_SoC|sd_card:sd_card|csdcid[57]                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Next186_SoC|sd_card:sd_card|csdcid[54]                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|hiaddr[4]                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[3][2]                 ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|AX[11]    ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Next186_SoC|sd_card:sd_card|csdcid[65]                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Next186_SoC|sd_card:sd_card|csdcid[49]                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|i2c_master_byte:i2cmb|dbit[2]                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|SDRAM_16bit:SDR|sdr_ADDR[4]                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Next186_SoC|sd_card:sd_card|conf_buff_ptr[2]                                            ;
; 32:1               ; 8 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; Yes        ; |Next186_SoC|sd_card:sd_card|conf_byte[2]                                                ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[5][4]                 ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst|sample[4]           ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|PIC_8259:PIC|ivect[4]                                       ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|timer_8253:timer|counter:counter2|count[3]                  ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|timer_8253:timer|counter:counter0|count[13]                 ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |Next186_SoC|sd_card:sd_card|sd_lba[23]                                                  ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; Yes        ; |Next186_SoC|sd_card:sd_card|sd_lba[13]                                                  ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |Next186_SoC|user_io:user_io|sd_buff_addr[4]                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|UART_8250:UART|q1:rs232_wr|stw[0]                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|i2c_master_byte:i2cmb|rdin[4]                               ;
; 7:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|hiaddr[6]                        ;
; 256:1              ; 12 bits   ; 2040 LEs      ; 12 LEs               ; 2028 LEs               ; Yes        ; |Next186_SoC|sd_card:sd_card|reply3[6]                                                   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |Next186_SoC|sd_card:sd_card|cmd[3]                                                      ;
; 258:1              ; 3 bits    ; 516 LEs       ; 0 LEs                ; 516 LEs                ; Yes        ; |Next186_SoC|user_io:user_io|status[1]                                                   ;
; 263:1              ; 2 bits    ; 350 LEs       ; 18 LEs               ; 332 LEs                ; Yes        ; |Next186_SoC|user_io:user_io|spi_byte_out[6]                                             ;
; 263:1              ; 2 bits    ; 350 LEs       ; 16 LEs               ; 334 LEs                ; Yes        ; |Next186_SoC|user_io:user_io|spi_byte_out[3]                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Next186_SoC|sd_card:sd_card|byte_cnt[3]                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|TMP16[5]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|ICODE1[4]                   ;
; 10:1               ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[2][6]                 ;
; 10:1               ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|FETCH[2][2]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|WE                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|comb      ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|maddr[10]                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|comb                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|DOUT[11]                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|IPIN[7]                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|SDRAM_16bit:SDR|sdr_ADDR                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Next186_SoC|system:sys_inst|SDRAM_16bit:SDR|STATE                                       ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|Mux42       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|KB_Mouse_8042:KB_Mouse|dout[6]                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|KB_Mouse_8042:KB_Mouse|dout[1]                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|newqsize[2] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|ShiftRight1                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|ShiftRight1                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|comb                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|mist_video:mist_video|rgb2ypbpr:rgb2ypbpr|pr_i[7]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|mist_video:mist_video|rgb2ypbpr:rgb2ypbpr|pb_i[5]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|mist_video:mist_video|rgb2ypbpr:rgb2ypbpr|y_i[6]                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|INTA                        ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|Mux53     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|ADDR                        ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|Mux39     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|q1[9]       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|VGA_DAC:dac|dout[2]                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|timer_8253:timer|dout[4]                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|ShiftRight1                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|ShiftRight1                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|VGA_BITMASK1[3]                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|comb                                                        ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|SUMOP2[3] ;
; 16:1               ; 6 bits    ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|Mux14     ;
; 16:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_EA:EA|Mux46         ;
; 16:1               ; 6 bits    ; 60 LEs        ; 18 LEs               ; 42 LEs                 ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_EA:EA|Mux40         ;
; 16:1               ; 16 bits   ; 160 LEs       ; 96 LEs               ; 64 LEs                 ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_EA:EA|Mux25         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU|ShiftRight0 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|SEL_RDATA[2]                                ;
; 15:1               ; 4 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|op                                         ;
; 15:1               ; 16 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_EA:EA|Mux4          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|SHNOPT[2] ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|comb                                        ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|RA[3]     ;
; 32:1               ; 52 bits   ; 1092 LEs      ; 1092 LEs             ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|Mux13                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Next186_SoC|system:sys_inst|UART_8250:UART|Mux2                                         ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |Next186_SoC|system:sys_inst|UART_8250:UART|Mux6                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|VGA_DAC:dac|dout[0]                                         ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|DOUT[15]                                    ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|DOUT[22]                                    ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|DOUT[21]                                    ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|DOUT[12]                                    ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|DOUT[19]                                    ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|DOUT[26]                                    ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|DOUT[17]                                    ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|DOUT[16]                                    ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|comb                                       ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|comb                                       ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|EGA_MUX[0]                                                  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Next186_SoC|system:sys_inst|UART_8250:UART|q1:rs232_wr|Selector4                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|comb                                        ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|comb                                        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|Selector0                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Next186_SoC|system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst|STATE               ;
; 24:1               ; 2 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|Mux33     ;
; 23:1               ; 3 bits    ; 45 LEs        ; 21 LEs               ; 24 LEs                 ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|Mux26     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|Mux42     ;
; 11:1               ; 8 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|RB[13]    ;
; 9:1                ; 6 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_EA:EA|Mux33         ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_EA:EA|Mux39         ;
; 16:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|SUMOP2[5] ;
; 24:1               ; 2 bits    ; 32 LEs        ; 14 LEs               ; 18 LEs                 ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|Mux24     ;
; 18:1               ; 7 bits    ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS|RB[6]     ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|sd_card:sd_card|write_state                                                 ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|Selector23                                 ;
; 9:1                ; 15 bits   ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|Selector9                                  ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Next186_SoC|system:sys_inst|cache_controller:cache_ctl|Selector20                       ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|Selector24                                 ;
; 11:1               ; 2 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|Selector28                                 ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Next186_SoC|system:sys_inst|DSP32:DSP32_inst|Selector31                                 ;
; 11:1               ; 2 bits    ; 14 LEs        ; 10 LEs               ; 4 LEs                  ; No         ; |Next186_SoC|sd_card:sd_card|read_state                                                  ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |Next186_SoC|sd_card:sd_card|read_state                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Source assignments for user_io:user_io                           ;
+------------------------------+-------+------+--------------------+
; Assignment                   ; Value ; From ; To                 ;
+------------------------------+-------+------+--------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; serial_out_byte[7] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; serial_out_byte[7] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; serial_out_byte[6] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; serial_out_byte[6] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; serial_out_byte[5] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; serial_out_byte[5] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; serial_out_byte[4] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; serial_out_byte[4] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; serial_out_byte[3] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; serial_out_byte[3] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; serial_out_byte[2] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; serial_out_byte[2] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; serial_out_byte[1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; serial_out_byte[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; serial_out_byte[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; serial_out_byte[0] ;
+------------------------------+-------+------+--------------------+


+----------------------------------------------------------------------------+
; Source assignments for dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+-----------------------------+
; Assignment              ; Value       ; From ; To                          ;
+-------------------------+-------------+------+-----------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                           ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L               ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L               ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                         ;
+-------------------------+-------------+------+-----------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                      ;
+-----------------------------+---------+------+---------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                       ;
+-----------------------------+---------+------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                         ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                          ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|a_graycounter_rn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                            ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                       ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|a_graycounter_m5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                            ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                       ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|altsyncram_7011:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                              ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|dffpipe_1v8:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|dffpipe_909:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                              ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|cntr_old:cntr_b ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component|altsyncram_ltd2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component|altsyncram_edf2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_lgn2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------+
; Assignment                      ; Value ; From ; To                                       ;
+---------------------------------+-------+------+------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                        ;
+---------------------------------+-------+------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                            ;
+---------------------------------------+-------+------+---------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                       ;
+---------------------------------------+-------+------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|a_graycounter_nn6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                          ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|a_graycounter_j5c:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                          ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|altsyncram_sb41:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component|altsyncram_jbr1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component|altsyncram_q8k1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                             ;
+---------------------------------------+-------+------+----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                        ;
+---------------------------------------+-------+------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|a_graycounter_4p6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|a_graycounter_07c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|altsyncram_mb41:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_dle1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|VGA_DAC:dac|altsyncram:store_rtl_0|altsyncram_6md1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|VGA_CRT:crt|altsyncram:store_rtl_0|altsyncram_opg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_0|altsyncram_kbh1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_1|altsyncram_acd1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|VGA_GC:gc|altsyncram:store_rtl_0|altsyncram_qmg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mist_video:mist_video|scandoubler:scandoubler|altsyncram:sd_buffer_rtl_0|altsyncram_cvd1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0|altsyncram_qsd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_1|altsyncram_qsd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for sd_card:sd_card|sd_card_dpram:buffer_dpram|altsyncram:ram_rtl_0|altsyncram_k3r1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Next186_SoC ;
+----------------+--------------------+---------------------------------------+
; Parameter Name ; Value              ; Type                                  ;
+----------------+--------------------+---------------------------------------+
; CONF_STR       ; NEXT186;;T0,Reset; ; String                                ;
+----------------+--------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: user_io:user_io ;
+-------------------+-------+----------------------------------+
; Parameter Name    ; Value ; Type                             ;
+-------------------+-------+----------------------------------+
; STRLEN            ; 18    ; Signed Integer                   ;
; PS2DIV            ; 100   ; Signed Integer                   ;
; ROM_DIRECT_UPLOAD ; 0     ; Signed Integer                   ;
+-------------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_card:sd_card|sd_card_dpram:buffer_dpram ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DATAWIDTH      ; 8     ; Signed Integer                                                 ;
; ADDRWIDTH      ; 9     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist_video:mist_video ;
+----------------+------------+--------------------------------------+
; Parameter Name ; Value      ; Type                                 ;
+----------------+------------+--------------------------------------+
; OSD_COLOR      ; 100        ; Unsigned Binary                      ;
; OSD_X_OFFSET   ; 0000000000 ; Unsigned Binary                      ;
; OSD_Y_OFFSET   ; 0000000000 ; Unsigned Binary                      ;
; SD_HCNT_WIDTH  ; 10         ; Signed Integer                       ;
; COLOR_DEPTH    ; 1          ; Signed Integer                       ;
; OSD_AUTO_CE    ; 1          ; Unsigned Binary                      ;
+----------------+------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist_video:mist_video|scandoubler:scandoubler ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; HCNT_WIDTH     ; 10    ; Signed Integer                                                    ;
; COLOR_DEPTH    ; 1     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mist_video:mist_video|osd:osd ;
+----------------+------------+----------------------------------------------+
; Parameter Name ; Value      ; Type                                         ;
+----------------+------------+----------------------------------------------+
; OSD_X_OFFSET   ; 0000000000 ; Unsigned Binary                              ;
; OSD_Y_OFFSET   ; 0000000000 ; Unsigned Binary                              ;
; OSD_COLOR      ; 100        ; Unsigned Binary                              ;
; OSD_AUTO_CE    ; 1          ; Unsigned Binary                              ;
+----------------+------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+----------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                     ;
+------------------------+--------------+----------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                           ;
; WIDTH                  ; 1            ; Signed Integer                                           ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                  ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                  ;
; extend_oe_disable      ; OFF          ; Untyped                                                  ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                  ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                  ;
+------------------------+--------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|dcm:dcm_system|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------------------------+
; Parameter Name                ; Value                 ; Type                                        ;
+-------------------------------+-----------------------+---------------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                                     ;
; PLL_TYPE                      ; AUTO                  ; Untyped                                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=dcm ; Untyped                                     ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                                     ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                                     ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                                     ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                                     ;
; INCLK0_INPUT_FREQUENCY        ; 37037                 ; Signed Integer                              ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                                     ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                                     ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                                     ;
; LOCK_HIGH                     ; 1                     ; Untyped                                     ;
; LOCK_LOW                      ; 1                     ; Untyped                                     ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                                     ;
; SKIP_VCO                      ; OFF                   ; Untyped                                     ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                                     ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                                     ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                                     ;
; BANDWIDTH                     ; 0                     ; Untyped                                     ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                                     ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                                     ;
; DOWN_SPREAD                   ; 0                     ; Untyped                                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                                     ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                                     ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                                     ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                                     ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                                     ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                                     ;
; CLK4_MULTIPLY_BY              ; 13                    ; Signed Integer                              ;
; CLK3_MULTIPLY_BY              ; 275                   ; Signed Integer                              ;
; CLK2_MULTIPLY_BY              ; 133199999             ; Signed Integer                              ;
; CLK1_MULTIPLY_BY              ; 69                    ; Signed Integer                              ;
; CLK0_MULTIPLY_BY              ; 187                   ; Signed Integer                              ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                                     ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                                     ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                                     ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                                     ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                                     ;
; CLK4_DIVIDE_BY                ; 24                    ; Signed Integer                              ;
; CLK3_DIVIDE_BY                ; 656                   ; Signed Integer                              ;
; CLK2_DIVIDE_BY                ; 27000000              ; Signed Integer                              ;
; CLK1_DIVIDE_BY                ; 14                    ; Signed Integer                              ;
; CLK0_DIVIDE_BY                ; 202                   ; Signed Integer                              ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK2_PHASE_SHIFT              ; 4379                  ; Untyped                                     ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                                     ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                                     ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                                     ;
; CLK4_DUTY_CYCLE               ; 50                    ; Signed Integer                              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer                              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer                              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer                              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                     ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                                     ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                                     ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                                     ;
; DPA_DIVIDER                   ; 0                     ; Untyped                                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                                     ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                                     ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                                     ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                                     ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                                     ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                                     ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                                     ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                                     ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                                     ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                                     ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                                     ;
; VCO_MIN                       ; 0                     ; Untyped                                     ;
; VCO_MAX                       ; 0                     ; Untyped                                     ;
; VCO_CENTER                    ; 0                     ; Untyped                                     ;
; PFD_MIN                       ; 0                     ; Untyped                                     ;
; PFD_MAX                       ; 0                     ; Untyped                                     ;
; M_INITIAL                     ; 0                     ; Untyped                                     ;
; M                             ; 0                     ; Untyped                                     ;
; N                             ; 1                     ; Untyped                                     ;
; M2                            ; 1                     ; Untyped                                     ;
; N2                            ; 1                     ; Untyped                                     ;
; SS                            ; 1                     ; Untyped                                     ;
; C0_HIGH                       ; 0                     ; Untyped                                     ;
; C1_HIGH                       ; 0                     ; Untyped                                     ;
; C2_HIGH                       ; 0                     ; Untyped                                     ;
; C3_HIGH                       ; 0                     ; Untyped                                     ;
; C4_HIGH                       ; 0                     ; Untyped                                     ;
; C5_HIGH                       ; 0                     ; Untyped                                     ;
; C6_HIGH                       ; 0                     ; Untyped                                     ;
; C7_HIGH                       ; 0                     ; Untyped                                     ;
; C8_HIGH                       ; 0                     ; Untyped                                     ;
; C9_HIGH                       ; 0                     ; Untyped                                     ;
; C0_LOW                        ; 0                     ; Untyped                                     ;
; C1_LOW                        ; 0                     ; Untyped                                     ;
; C2_LOW                        ; 0                     ; Untyped                                     ;
; C3_LOW                        ; 0                     ; Untyped                                     ;
; C4_LOW                        ; 0                     ; Untyped                                     ;
; C5_LOW                        ; 0                     ; Untyped                                     ;
; C6_LOW                        ; 0                     ; Untyped                                     ;
; C7_LOW                        ; 0                     ; Untyped                                     ;
; C8_LOW                        ; 0                     ; Untyped                                     ;
; C9_LOW                        ; 0                     ; Untyped                                     ;
; C0_INITIAL                    ; 0                     ; Untyped                                     ;
; C1_INITIAL                    ; 0                     ; Untyped                                     ;
; C2_INITIAL                    ; 0                     ; Untyped                                     ;
; C3_INITIAL                    ; 0                     ; Untyped                                     ;
; C4_INITIAL                    ; 0                     ; Untyped                                     ;
; C5_INITIAL                    ; 0                     ; Untyped                                     ;
; C6_INITIAL                    ; 0                     ; Untyped                                     ;
; C7_INITIAL                    ; 0                     ; Untyped                                     ;
; C8_INITIAL                    ; 0                     ; Untyped                                     ;
; C9_INITIAL                    ; 0                     ; Untyped                                     ;
; C0_MODE                       ; BYPASS                ; Untyped                                     ;
; C1_MODE                       ; BYPASS                ; Untyped                                     ;
; C2_MODE                       ; BYPASS                ; Untyped                                     ;
; C3_MODE                       ; BYPASS                ; Untyped                                     ;
; C4_MODE                       ; BYPASS                ; Untyped                                     ;
; C5_MODE                       ; BYPASS                ; Untyped                                     ;
; C6_MODE                       ; BYPASS                ; Untyped                                     ;
; C7_MODE                       ; BYPASS                ; Untyped                                     ;
; C8_MODE                       ; BYPASS                ; Untyped                                     ;
; C9_MODE                       ; BYPASS                ; Untyped                                     ;
; C0_PH                         ; 0                     ; Untyped                                     ;
; C1_PH                         ; 0                     ; Untyped                                     ;
; C2_PH                         ; 0                     ; Untyped                                     ;
; C3_PH                         ; 0                     ; Untyped                                     ;
; C4_PH                         ; 0                     ; Untyped                                     ;
; C5_PH                         ; 0                     ; Untyped                                     ;
; C6_PH                         ; 0                     ; Untyped                                     ;
; C7_PH                         ; 0                     ; Untyped                                     ;
; C8_PH                         ; 0                     ; Untyped                                     ;
; C9_PH                         ; 0                     ; Untyped                                     ;
; L0_HIGH                       ; 1                     ; Untyped                                     ;
; L1_HIGH                       ; 1                     ; Untyped                                     ;
; G0_HIGH                       ; 1                     ; Untyped                                     ;
; G1_HIGH                       ; 1                     ; Untyped                                     ;
; G2_HIGH                       ; 1                     ; Untyped                                     ;
; G3_HIGH                       ; 1                     ; Untyped                                     ;
; E0_HIGH                       ; 1                     ; Untyped                                     ;
; E1_HIGH                       ; 1                     ; Untyped                                     ;
; E2_HIGH                       ; 1                     ; Untyped                                     ;
; E3_HIGH                       ; 1                     ; Untyped                                     ;
; L0_LOW                        ; 1                     ; Untyped                                     ;
; L1_LOW                        ; 1                     ; Untyped                                     ;
; G0_LOW                        ; 1                     ; Untyped                                     ;
; G1_LOW                        ; 1                     ; Untyped                                     ;
; G2_LOW                        ; 1                     ; Untyped                                     ;
; G3_LOW                        ; 1                     ; Untyped                                     ;
; E0_LOW                        ; 1                     ; Untyped                                     ;
; E1_LOW                        ; 1                     ; Untyped                                     ;
; E2_LOW                        ; 1                     ; Untyped                                     ;
; E3_LOW                        ; 1                     ; Untyped                                     ;
; L0_INITIAL                    ; 1                     ; Untyped                                     ;
; L1_INITIAL                    ; 1                     ; Untyped                                     ;
; G0_INITIAL                    ; 1                     ; Untyped                                     ;
; G1_INITIAL                    ; 1                     ; Untyped                                     ;
; G2_INITIAL                    ; 1                     ; Untyped                                     ;
; G3_INITIAL                    ; 1                     ; Untyped                                     ;
; E0_INITIAL                    ; 1                     ; Untyped                                     ;
; E1_INITIAL                    ; 1                     ; Untyped                                     ;
; E2_INITIAL                    ; 1                     ; Untyped                                     ;
; E3_INITIAL                    ; 1                     ; Untyped                                     ;
; L0_MODE                       ; BYPASS                ; Untyped                                     ;
; L1_MODE                       ; BYPASS                ; Untyped                                     ;
; G0_MODE                       ; BYPASS                ; Untyped                                     ;
; G1_MODE                       ; BYPASS                ; Untyped                                     ;
; G2_MODE                       ; BYPASS                ; Untyped                                     ;
; G3_MODE                       ; BYPASS                ; Untyped                                     ;
; E0_MODE                       ; BYPASS                ; Untyped                                     ;
; E1_MODE                       ; BYPASS                ; Untyped                                     ;
; E2_MODE                       ; BYPASS                ; Untyped                                     ;
; E3_MODE                       ; BYPASS                ; Untyped                                     ;
; L0_PH                         ; 0                     ; Untyped                                     ;
; L1_PH                         ; 0                     ; Untyped                                     ;
; G0_PH                         ; 0                     ; Untyped                                     ;
; G1_PH                         ; 0                     ; Untyped                                     ;
; G2_PH                         ; 0                     ; Untyped                                     ;
; G3_PH                         ; 0                     ; Untyped                                     ;
; E0_PH                         ; 0                     ; Untyped                                     ;
; E1_PH                         ; 0                     ; Untyped                                     ;
; E2_PH                         ; 0                     ; Untyped                                     ;
; E3_PH                         ; 0                     ; Untyped                                     ;
; M_PH                          ; 0                     ; Untyped                                     ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                                     ;
; CLK0_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK1_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK2_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK3_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK4_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK5_COUNTER                  ; G0                    ; Untyped                                     ;
; CLK6_COUNTER                  ; E0                    ; Untyped                                     ;
; CLK7_COUNTER                  ; E1                    ; Untyped                                     ;
; CLK8_COUNTER                  ; E2                    ; Untyped                                     ;
; CLK9_COUNTER                  ; E3                    ; Untyped                                     ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                                     ;
; M_TIME_DELAY                  ; 0                     ; Untyped                                     ;
; N_TIME_DELAY                  ; 0                     ; Untyped                                     ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                                     ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                                     ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                                     ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                                     ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                                     ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                                     ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                                     ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                                     ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                                     ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                                     ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                                     ;
; VCO_POST_SCALE                ; 0                     ; Untyped                                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                                     ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                                     ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                                     ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                                     ;
; PORT_CLK3                     ; PORT_USED             ; Untyped                                     ;
; PORT_CLK4                     ; PORT_USED             ; Untyped                                     ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                                     ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                                     ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                                     ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                                     ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                                     ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                                     ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                                     ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                                     ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                                     ;
; CBXI_PARAMETER                ; dcm_altpll            ; Untyped                                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                                     ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                                     ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                                     ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                              ;
+-------------------------------+-----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------------------------------+
; Parameter Name                ; Value                     ; Type                                          ;
+-------------------------------+---------------------------+-----------------------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                                       ;
; PLL_TYPE                      ; AUTO                      ; Untyped                                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=dcm_cpu ; Untyped                                       ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                                       ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                                       ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                                       ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                                       ;
; INCLK0_INPUT_FREQUENCY        ; 37037                     ; Signed Integer                                ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                                       ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                                       ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                                       ;
; LOCK_HIGH                     ; 1                         ; Untyped                                       ;
; LOCK_LOW                      ; 1                         ; Untyped                                       ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                                       ;
; SKIP_VCO                      ; OFF                       ; Untyped                                       ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                                       ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                                       ;
; BANDWIDTH                     ; 0                         ; Untyped                                       ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                                       ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                                       ;
; DOWN_SPREAD                   ; 0                         ; Untyped                                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                                       ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                                       ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                                       ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                                       ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                                       ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                                       ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                                       ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                                       ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                                       ;
; CLK1_MULTIPLY_BY              ; 10                        ; Signed Integer                                ;
; CLK0_MULTIPLY_BY              ; 10                        ; Signed Integer                                ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                                       ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                                       ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                                       ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                                       ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                                       ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                                       ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                                       ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                                       ;
; CLK1_DIVIDE_BY                ; 3                         ; Signed Integer                                ;
; CLK0_DIVIDE_BY                ; 3                         ; Signed Integer                                ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                                       ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                                       ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                                       ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                                       ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                                       ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                                       ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                                       ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                                       ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                                       ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                                       ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                                       ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                                       ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                                       ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                                       ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                                       ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                                       ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                                       ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                                       ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                                       ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                                       ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                                       ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                                       ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                                       ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                                       ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                       ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                                       ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                                       ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                                       ;
; DPA_DIVIDER                   ; 0                         ; Untyped                                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                                       ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                                       ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                                       ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                                       ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                                       ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                                       ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                                       ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                                       ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                                       ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                                       ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                                       ;
; VCO_MIN                       ; 0                         ; Untyped                                       ;
; VCO_MAX                       ; 0                         ; Untyped                                       ;
; VCO_CENTER                    ; 0                         ; Untyped                                       ;
; PFD_MIN                       ; 0                         ; Untyped                                       ;
; PFD_MAX                       ; 0                         ; Untyped                                       ;
; M_INITIAL                     ; 0                         ; Untyped                                       ;
; M                             ; 0                         ; Untyped                                       ;
; N                             ; 1                         ; Untyped                                       ;
; M2                            ; 1                         ; Untyped                                       ;
; N2                            ; 1                         ; Untyped                                       ;
; SS                            ; 1                         ; Untyped                                       ;
; C0_HIGH                       ; 0                         ; Untyped                                       ;
; C1_HIGH                       ; 0                         ; Untyped                                       ;
; C2_HIGH                       ; 0                         ; Untyped                                       ;
; C3_HIGH                       ; 0                         ; Untyped                                       ;
; C4_HIGH                       ; 0                         ; Untyped                                       ;
; C5_HIGH                       ; 0                         ; Untyped                                       ;
; C6_HIGH                       ; 0                         ; Untyped                                       ;
; C7_HIGH                       ; 0                         ; Untyped                                       ;
; C8_HIGH                       ; 0                         ; Untyped                                       ;
; C9_HIGH                       ; 0                         ; Untyped                                       ;
; C0_LOW                        ; 0                         ; Untyped                                       ;
; C1_LOW                        ; 0                         ; Untyped                                       ;
; C2_LOW                        ; 0                         ; Untyped                                       ;
; C3_LOW                        ; 0                         ; Untyped                                       ;
; C4_LOW                        ; 0                         ; Untyped                                       ;
; C5_LOW                        ; 0                         ; Untyped                                       ;
; C6_LOW                        ; 0                         ; Untyped                                       ;
; C7_LOW                        ; 0                         ; Untyped                                       ;
; C8_LOW                        ; 0                         ; Untyped                                       ;
; C9_LOW                        ; 0                         ; Untyped                                       ;
; C0_INITIAL                    ; 0                         ; Untyped                                       ;
; C1_INITIAL                    ; 0                         ; Untyped                                       ;
; C2_INITIAL                    ; 0                         ; Untyped                                       ;
; C3_INITIAL                    ; 0                         ; Untyped                                       ;
; C4_INITIAL                    ; 0                         ; Untyped                                       ;
; C5_INITIAL                    ; 0                         ; Untyped                                       ;
; C6_INITIAL                    ; 0                         ; Untyped                                       ;
; C7_INITIAL                    ; 0                         ; Untyped                                       ;
; C8_INITIAL                    ; 0                         ; Untyped                                       ;
; C9_INITIAL                    ; 0                         ; Untyped                                       ;
; C0_MODE                       ; BYPASS                    ; Untyped                                       ;
; C1_MODE                       ; BYPASS                    ; Untyped                                       ;
; C2_MODE                       ; BYPASS                    ; Untyped                                       ;
; C3_MODE                       ; BYPASS                    ; Untyped                                       ;
; C4_MODE                       ; BYPASS                    ; Untyped                                       ;
; C5_MODE                       ; BYPASS                    ; Untyped                                       ;
; C6_MODE                       ; BYPASS                    ; Untyped                                       ;
; C7_MODE                       ; BYPASS                    ; Untyped                                       ;
; C8_MODE                       ; BYPASS                    ; Untyped                                       ;
; C9_MODE                       ; BYPASS                    ; Untyped                                       ;
; C0_PH                         ; 0                         ; Untyped                                       ;
; C1_PH                         ; 0                         ; Untyped                                       ;
; C2_PH                         ; 0                         ; Untyped                                       ;
; C3_PH                         ; 0                         ; Untyped                                       ;
; C4_PH                         ; 0                         ; Untyped                                       ;
; C5_PH                         ; 0                         ; Untyped                                       ;
; C6_PH                         ; 0                         ; Untyped                                       ;
; C7_PH                         ; 0                         ; Untyped                                       ;
; C8_PH                         ; 0                         ; Untyped                                       ;
; C9_PH                         ; 0                         ; Untyped                                       ;
; L0_HIGH                       ; 1                         ; Untyped                                       ;
; L1_HIGH                       ; 1                         ; Untyped                                       ;
; G0_HIGH                       ; 1                         ; Untyped                                       ;
; G1_HIGH                       ; 1                         ; Untyped                                       ;
; G2_HIGH                       ; 1                         ; Untyped                                       ;
; G3_HIGH                       ; 1                         ; Untyped                                       ;
; E0_HIGH                       ; 1                         ; Untyped                                       ;
; E1_HIGH                       ; 1                         ; Untyped                                       ;
; E2_HIGH                       ; 1                         ; Untyped                                       ;
; E3_HIGH                       ; 1                         ; Untyped                                       ;
; L0_LOW                        ; 1                         ; Untyped                                       ;
; L1_LOW                        ; 1                         ; Untyped                                       ;
; G0_LOW                        ; 1                         ; Untyped                                       ;
; G1_LOW                        ; 1                         ; Untyped                                       ;
; G2_LOW                        ; 1                         ; Untyped                                       ;
; G3_LOW                        ; 1                         ; Untyped                                       ;
; E0_LOW                        ; 1                         ; Untyped                                       ;
; E1_LOW                        ; 1                         ; Untyped                                       ;
; E2_LOW                        ; 1                         ; Untyped                                       ;
; E3_LOW                        ; 1                         ; Untyped                                       ;
; L0_INITIAL                    ; 1                         ; Untyped                                       ;
; L1_INITIAL                    ; 1                         ; Untyped                                       ;
; G0_INITIAL                    ; 1                         ; Untyped                                       ;
; G1_INITIAL                    ; 1                         ; Untyped                                       ;
; G2_INITIAL                    ; 1                         ; Untyped                                       ;
; G3_INITIAL                    ; 1                         ; Untyped                                       ;
; E0_INITIAL                    ; 1                         ; Untyped                                       ;
; E1_INITIAL                    ; 1                         ; Untyped                                       ;
; E2_INITIAL                    ; 1                         ; Untyped                                       ;
; E3_INITIAL                    ; 1                         ; Untyped                                       ;
; L0_MODE                       ; BYPASS                    ; Untyped                                       ;
; L1_MODE                       ; BYPASS                    ; Untyped                                       ;
; G0_MODE                       ; BYPASS                    ; Untyped                                       ;
; G1_MODE                       ; BYPASS                    ; Untyped                                       ;
; G2_MODE                       ; BYPASS                    ; Untyped                                       ;
; G3_MODE                       ; BYPASS                    ; Untyped                                       ;
; E0_MODE                       ; BYPASS                    ; Untyped                                       ;
; E1_MODE                       ; BYPASS                    ; Untyped                                       ;
; E2_MODE                       ; BYPASS                    ; Untyped                                       ;
; E3_MODE                       ; BYPASS                    ; Untyped                                       ;
; L0_PH                         ; 0                         ; Untyped                                       ;
; L1_PH                         ; 0                         ; Untyped                                       ;
; G0_PH                         ; 0                         ; Untyped                                       ;
; G1_PH                         ; 0                         ; Untyped                                       ;
; G2_PH                         ; 0                         ; Untyped                                       ;
; G3_PH                         ; 0                         ; Untyped                                       ;
; E0_PH                         ; 0                         ; Untyped                                       ;
; E1_PH                         ; 0                         ; Untyped                                       ;
; E2_PH                         ; 0                         ; Untyped                                       ;
; E3_PH                         ; 0                         ; Untyped                                       ;
; M_PH                          ; 0                         ; Untyped                                       ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                                       ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                                       ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                                       ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                                       ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                                       ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                                       ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                                       ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                                       ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                                       ;
; CLK0_COUNTER                  ; G0                        ; Untyped                                       ;
; CLK1_COUNTER                  ; G0                        ; Untyped                                       ;
; CLK2_COUNTER                  ; G0                        ; Untyped                                       ;
; CLK3_COUNTER                  ; G0                        ; Untyped                                       ;
; CLK4_COUNTER                  ; G0                        ; Untyped                                       ;
; CLK5_COUNTER                  ; G0                        ; Untyped                                       ;
; CLK6_COUNTER                  ; E0                        ; Untyped                                       ;
; CLK7_COUNTER                  ; E1                        ; Untyped                                       ;
; CLK8_COUNTER                  ; E2                        ; Untyped                                       ;
; CLK9_COUNTER                  ; E3                        ; Untyped                                       ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                                       ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                                       ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                                       ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                                       ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                                       ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                                       ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                                       ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                                       ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                                       ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                                       ;
; M_TIME_DELAY                  ; 0                         ; Untyped                                       ;
; N_TIME_DELAY                  ; 0                         ; Untyped                                       ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                                       ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                                       ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                                       ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                                       ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                                       ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                                       ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                                       ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                                       ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                                       ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                                       ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                                       ;
; VCO_POST_SCALE                ; 0                         ; Untyped                                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                                       ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                                       ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                                       ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                                       ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                                       ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                                       ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                                       ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                                       ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                                       ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                                       ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                                       ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                                       ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                                       ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                                       ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                                       ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                                       ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                                       ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                                       ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                                       ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                                       ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                                       ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                                       ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                                       ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                                       ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                                       ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                                       ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                                       ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                                       ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                                       ;
; CBXI_PARAMETER                ; dcm_cpu_altpll            ; Untyped                                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                                       ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                                       ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                                       ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                                ;
+-------------------------------+---------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+--------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                             ;
+------------------------------------+------------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                          ;
; WIDTH_A                            ; 32                     ; Signed Integer                                   ;
; WIDTHAD_A                          ; 14                     ; Signed Integer                                   ;
; NUMWORDS_A                         ; 16384                  ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                          ;
; WIDTH_B                            ; 32                     ; Signed Integer                                   ;
; WIDTHAD_B                          ; 14                     ; Signed Integer                                   ;
; NUMWORDS_B                         ; 16384                  ; Signed Integer                                   ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 4                      ; Signed Integer                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                          ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; cache_bootload.mif     ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                 ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_bkn2        ; Untyped                                          ;
+------------------------------------+------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                               ;
+-------------------------------------------+-------------+--------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                            ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                            ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                            ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                            ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                            ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                            ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                            ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                            ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                            ;
; LPM_NUMWORDS                              ; 512         ; Signed Integer                                                     ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                            ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                                     ;
; LPM_WIDTH_R                               ; 32          ; Signed Integer                                                     ;
; LPM_WIDTHU                                ; 9           ; Signed Integer                                                     ;
; LPM_WIDTHU_R                              ; 8           ; Signed Integer                                                     ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                            ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                            ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                            ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                     ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                            ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                            ;
; USE_EAB                                   ; ON          ; Untyped                                                            ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                            ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                     ;
; CBXI_PARAMETER                            ; dcfifo_6qf1 ; Untyped                                                            ;
+-------------------------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                        ;
+------------------------------------+------------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                     ;
; WIDTH_A                            ; 8                      ; Signed Integer                                              ;
; WIDTHAD_A                          ; 10                     ; Signed Integer                                              ;
; NUMWORDS_A                         ; 1024                   ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                     ;
; WIDTH_B                            ; 32                     ; Signed Integer                                              ;
; WIDTHAD_B                          ; 8                      ; Signed Integer                                              ;
; NUMWORDS_B                         ; 256                    ; Signed Integer                                              ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_ltd2        ; Untyped                                                     ;
+------------------------------------+------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                    ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                    ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 8                    ; Signed Integer                                    ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                    ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; font.mif             ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_edf2      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                      ;
+------------------------------------+------------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                                   ;
; WIDTH_A                            ; 32                     ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 11                     ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 2048                   ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                   ;
; WIDTH_B                            ; 32                     ; Signed Integer                                                            ;
; WIDTHAD_B                          ; 11                     ; Signed Integer                                                            ;
; NUMWORDS_B                         ; 2048                   ; Signed Integer                                                            ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 4                      ; Signed Integer                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; cache_bootload.mif     ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                 ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_lgn2        ; Untyped                                                                   ;
+------------------------------------+------------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                   ;
+-------------------------+--------------+------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                         ;
; LPM_WIDTH               ; 17           ; Signed Integer                                                         ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                         ;
; LPM_WIDTHU              ; 4            ; Signed Integer                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                         ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                ;
; CBXI_PARAMETER          ; dcfifo_ote1  ; Untyped                                                                ;
+-------------------------+--------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                  ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                  ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_jbr1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_q8k1      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                    ;
+-------------------------+--------------+-------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                          ;
; LPM_WIDTH               ; 8            ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                 ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                 ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                 ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                 ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                          ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                 ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                 ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                 ;
; CBXI_PARAMETER          ; dcfifo_emf1  ; Untyped                                                                 ;
+-------------------------+--------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                        ;
; WIDTH_A                            ; 8                    ; Untyped                                        ;
; WIDTHAD_A                          ; 11                   ; Untyped                                        ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 8                    ; Untyped                                        ;
; WIDTHAD_B                          ; 11                   ; Untyped                                        ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_dle1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:sys_inst|VGA_DAC:dac|altsyncram:store_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                 ;
; WIDTH_A                            ; 8                    ; Untyped                                 ;
; WIDTHAD_A                          ; 5                    ; Untyped                                 ;
; NUMWORDS_A                         ; 21                   ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 8                    ; Untyped                                 ;
; WIDTHAD_B                          ; 5                    ; Untyped                                 ;
; NUMWORDS_B                         ; 21                   ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_6md1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:sys_inst|VGA_CRT:crt|altsyncram:store_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                 ;
; WIDTH_A                            ; 8                    ; Untyped                                 ;
; WIDTHAD_A                          ; 5                    ; Untyped                                 ;
; NUMWORDS_A                         ; 25                   ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 8                    ; Untyped                                 ;
; WIDTHAD_B                          ; 5                    ; Untyped                                 ;
; NUMWORDS_B                         ; 25                   ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_opg1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_0 ;
+------------------------------------+----------------------------------------------+----------------------+
; Parameter Name                     ; Value                                        ; Type                 ;
+------------------------------------+----------------------------------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped              ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped              ;
; WIDTH_A                            ; 9                                            ; Untyped              ;
; WIDTHAD_A                          ; 5                                            ; Untyped              ;
; NUMWORDS_A                         ; 32                                           ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped              ;
; WIDTH_B                            ; 9                                            ; Untyped              ;
; WIDTHAD_B                          ; 5                                            ; Untyped              ;
; NUMWORDS_B                         ; 32                                           ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped              ;
; BYTE_SIZE                          ; 8                                            ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped              ;
; INIT_FILE                          ; db/Next186_SoC.ram0_seg_map_bebb0bbd.hdl.mif ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped              ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_kbh1                              ; Untyped              ;
+------------------------------------+----------------------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_1 ;
+------------------------------------+----------------------------------------------+----------------------+
; Parameter Name                     ; Value                                        ; Type                 ;
+------------------------------------+----------------------------------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped              ;
; OPERATION_MODE                     ; SINGLE_PORT                                  ; Untyped              ;
; WIDTH_A                            ; 9                                            ; Untyped              ;
; WIDTHAD_A                          ; 5                                            ; Untyped              ;
; NUMWORDS_A                         ; 32                                           ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped              ;
; WIDTH_B                            ; 1                                            ; Untyped              ;
; WIDTHAD_B                          ; 1                                            ; Untyped              ;
; NUMWORDS_B                         ; 1                                            ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped              ;
; BYTE_SIZE                          ; 8                                            ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA                                     ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped              ;
; INIT_FILE                          ; db/Next186_SoC.ram0_seg_map_bebb0bbd.hdl.mif ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped              ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_acd1                              ; Untyped              ;
+------------------------------------+----------------------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:sys_inst|VGA_GC:gc|altsyncram:store_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                               ;
; WIDTH_A                            ; 8                    ; Untyped                               ;
; WIDTHAD_A                          ; 4                    ; Untyped                               ;
; NUMWORDS_A                         ; 9                    ; Untyped                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 8                    ; Untyped                               ;
; WIDTHAD_B                          ; 4                    ; Untyped                               ;
; NUMWORDS_B                         ; 9                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_qmg1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mist_video:mist_video|scandoubler:scandoubler|altsyncram:sd_buffer_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                       ;
; WIDTH_A                            ; 3                    ; Untyped                                                       ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                       ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 3                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                       ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_cvd1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 32                   ; Untyped                                              ;
; WIDTHAD_A                          ; 8                    ; Untyped                                              ;
; NUMWORDS_A                         ; 256                  ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 32                   ; Untyped                                              ;
; WIDTHAD_B                          ; 8                    ; Untyped                                              ;
; NUMWORDS_B                         ; 256                  ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_qsd1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_1 ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 32                   ; Untyped                                              ;
; WIDTHAD_A                          ; 8                    ; Untyped                                              ;
; NUMWORDS_A                         ; 256                  ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 32                   ; Untyped                                              ;
; WIDTHAD_B                          ; 8                    ; Untyped                                              ;
; NUMWORDS_B                         ; 256                  ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_qsd1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sd_card:sd_card|sd_card_dpram:buffer_dpram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                              ;
; WIDTHAD_A                          ; 9                    ; Untyped                                              ;
; NUMWORDS_A                         ; 512                  ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 8                    ; Untyped                                              ;
; WIDTHAD_B                          ; 9                    ; Untyped                                              ;
; NUMWORDS_B                         ; 512                  ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_k3r1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:sys_inst|DSP32:DSP32_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------+
; Parameter Name                                 ; Value        ; Type                             ;
+------------------------------------------------+--------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 32           ; Untyped                          ;
; LPM_WIDTHB                                     ; 32           ; Untyped                          ;
; LPM_WIDTHP                                     ; 64           ; Untyped                          ;
; LPM_WIDTHR                                     ; 64           ; Untyped                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                          ;
; LATENCY                                        ; 0            ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                          ;
; USE_EAB                                        ; OFF          ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                          ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                          ;
+------------------------------------------------+--------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                              ;
+------------------------------------------------+--------------+-------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                    ;
; LPM_WIDTHA                                     ; 17           ; Untyped                                                           ;
; LPM_WIDTHB                                     ; 17           ; Untyped                                                           ;
; LPM_WIDTHP                                     ; 34           ; Untyped                                                           ;
; LPM_WIDTHR                                     ; 34           ; Untyped                                                           ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                           ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                           ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                           ;
; LATENCY                                        ; 0            ; Untyped                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                           ;
; USE_EAB                                        ; OFF          ; Untyped                                                           ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                           ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                           ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                           ;
; CBXI_PARAMETER                                 ; mult_76t     ; Untyped                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                           ;
+------------------------------------------------+--------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                 ;
+-------------------------------+--------------------------------------------------------------+
; Name                          ; Value                                                        ;
+-------------------------------+--------------------------------------------------------------+
; Number of entity instances    ; 2                                                            ;
; Entity Instance               ; system:sys_inst|dcm:dcm_system|altpll:altpll_component       ;
;     -- OPERATION_MODE         ; NORMAL                                                       ;
;     -- PLL_TYPE               ; AUTO                                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                                            ;
; Entity Instance               ; system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                       ;
;     -- PLL_TYPE               ; AUTO                                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                                            ;
+-------------------------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                          ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+
; Number of entity instances                ; 16                                                                                            ;
; Entity Instance                           ; system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component                             ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                            ;
;     -- NUMWORDS_A                         ; 16384                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                            ;
;     -- NUMWORDS_B                         ; 16384                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component                  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component                              ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                             ;
;     -- NUMWORDS_A                         ; 4096                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 8                                                                                             ;
;     -- NUMWORDS_B                         ; 4096                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                            ;
;     -- NUMWORDS_A                         ; 2048                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                            ;
;     -- NUMWORDS_B                         ; 2048                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 16                                                                                            ;
;     -- NUMWORDS_A                         ; 1024                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 16                                                                                            ;
;     -- NUMWORDS_B                         ; 1024                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 16                                                                                            ;
;     -- NUMWORDS_B                         ; 512                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 8                                                                                             ;
;     -- NUMWORDS_B                         ; 2048                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; system:sys_inst|VGA_DAC:dac|altsyncram:store_rtl_0                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                             ;
;     -- NUMWORDS_A                         ; 21                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 8                                                                                             ;
;     -- NUMWORDS_B                         ; 21                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; system:sys_inst|VGA_CRT:crt|altsyncram:store_rtl_0                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                             ;
;     -- NUMWORDS_A                         ; 25                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 8                                                                                             ;
;     -- NUMWORDS_B                         ; 25                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                      ;
; Entity Instance                           ; system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_0                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 9                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 9                                                                                             ;
;     -- NUMWORDS_B                         ; 32                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_1                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                   ;
;     -- WIDTH_A                            ; 9                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; system:sys_inst|VGA_GC:gc|altsyncram:store_rtl_0                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                             ;
;     -- NUMWORDS_A                         ; 9                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 8                                                                                             ;
;     -- NUMWORDS_B                         ; 9                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                      ;
; Entity Instance                           ; mist_video:mist_video|scandoubler:scandoubler|altsyncram:sd_buffer_rtl_0                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 3                                                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 3                                                                                             ;
;     -- NUMWORDS_B                         ; 2048                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_1                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; sd_card:sd_card|sd_card_dpram:buffer_dpram|altsyncram:ram_rtl_0                               ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                             ;
;     -- NUMWORDS_A                         ; 512                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 8                                                                                             ;
;     -- NUMWORDS_B                         ; 512                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                      ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                     ;
+----------------------------+---------------------------------------------------------------------+
; Name                       ; Value                                                               ;
+----------------------------+---------------------------------------------------------------------+
; Number of entity instances ; 2                                                                   ;
; Entity Instance            ; system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                          ;
;     -- LPM_WIDTH           ; 17                                                                  ;
;     -- LPM_NUMWORDS        ; 16                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                 ;
;     -- USE_EAB             ; ON                                                                  ;
; Entity Instance            ; system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                          ;
;     -- LPM_WIDTH           ; 8                                                                   ;
;     -- LPM_NUMWORDS        ; 1024                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                 ;
;     -- USE_EAB             ; ON                                                                  ;
+----------------------------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                           ;
+---------------------------------------+----------------------------------------------------------------------------------+
; Name                                  ; Value                                                                            ;
+---------------------------------------+----------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                                ;
; Entity Instance                       ; system:sys_inst|DSP32:DSP32_inst|lpm_mult:Mult0                                  ;
;     -- LPM_WIDTHA                     ; 32                                                                               ;
;     -- LPM_WIDTHB                     ; 32                                                                               ;
;     -- LPM_WIDTHP                     ; 64                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                               ;
;     -- USE_EAB                        ; OFF                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                               ;
; Entity Instance                       ; system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 17                                                                               ;
;     -- LPM_WIDTHB                     ; 17                                                                               ;
;     -- LPM_WIDTHP                     ; 34                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                               ;
;     -- USE_EAB                        ; OFF                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                               ;
+---------------------------------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|i2c_master_byte:i2cmb" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|timer_8253:timer|counter:counter2"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; mode[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|timer_8253:timer|counter:counter0"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; mode[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|timer_8253:timer"                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|unit186:CPUUnit"                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; CE_186 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; LOCK   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; FASTIO ; Input  ; Info     ; Stuck at VCC                                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|sr_font:VGA_FONT" ;
+--------+-------+----------+----------------------------------+
; Port   ; Type  ; Severity ; Details                          ;
+--------+-------+----------+----------------------------------+
; wren_a ; Input ; Info     ; Stuck at GND                     ;
; data_a ; Input ; Info     ; Stuck at GND                     ;
+--------+-------+----------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|VGA_CRT:crt"                                                                  ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; cursorstart[4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cursorend[4]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac"                                              ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; wren_b      ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_b      ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_b[31..22] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q_b[15..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q_b[7..6]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|VGA_DAC:dac"                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; hrzpan[3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|VGA_SG:VGA" ;
+-----------------+-------+----------+-------------------+
; Port            ; Type  ; Severity ; Details           ;
+-----------------+-------+----------+-------------------+
; tc_hsblnk[6..0] ; Input ; Info     ; Stuck at VCC      ;
; tc_hsblnk[8..7] ; Input ; Info     ; Stuck at GND      ;
; tc_hsblnk[9]    ; Input ; Info     ; Stuck at VCC      ;
; tc_hssync[4..0] ; Input ; Info     ; Stuck at GND      ;
; tc_hssync[9]    ; Input ; Info     ; Stuck at VCC      ;
; tc_hssync[8]    ; Input ; Info     ; Stuck at GND      ;
; tc_hssync[7]    ; Input ; Info     ; Stuck at VCC      ;
; tc_hssync[6]    ; Input ; Info     ; Stuck at GND      ;
; tc_hssync[5]    ; Input ; Info     ; Stuck at VCC      ;
; tc_hesync[9..8] ; Input ; Info     ; Stuck at VCC      ;
; tc_hesync[7..0] ; Input ; Info     ; Stuck at GND      ;
; tc_heblnk[9..8] ; Input ; Info     ; Stuck at VCC      ;
; tc_heblnk[4..0] ; Input ; Info     ; Stuck at VCC      ;
; tc_heblnk[7..5] ; Input ; Info     ; Stuck at GND      ;
; tc_vsblnk[8..7] ; Input ; Info     ; Stuck at VCC      ;
; tc_vsblnk[3..0] ; Input ; Info     ; Stuck at VCC      ;
; tc_vsblnk[9]    ; Input ; Info     ; Stuck at GND      ;
; tc_vsblnk[5]    ; Input ; Info     ; Stuck at GND      ;
; tc_vssync[8..7] ; Input ; Info     ; Stuck at VCC      ;
; tc_vssync[9]    ; Input ; Info     ; Stuck at GND      ;
; tc_vssync[3]    ; Input ; Info     ; Stuck at VCC      ;
; tc_vssync[2]    ; Input ; Info     ; Stuck at GND      ;
; tc_vssync[0]    ; Input ; Info     ; Stuck at VCC      ;
; tc_vesync[8..7] ; Input ; Info     ; Stuck at VCC      ;
; tc_vesync[9]    ; Input ; Info     ; Stuck at GND      ;
; tc_vesync[3]    ; Input ; Info     ; Stuck at VCC      ;
; tc_vesync[0]    ; Input ; Info     ; Stuck at VCC      ;
; tc_veblnk[6]    ; Input ; Info     ; Stuck at GND      ;
; tc_veblnk[3]    ; Input ; Info     ; Stuck at VCC      ;
; tc_veblnk[0]    ; Input ; Info     ; Stuck at GND      ;
+-----------------+-------+----------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|cache2:cache_bios"                                                                                                                                                    ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; byteena_a ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; wren_a    ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (1 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data_a    ; Input  ; Warning  ; Input port expression (16 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "data_a[31..16]" will be connected to GND.                               ;
; q_a       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; enable_b  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; wren_b    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; byteena_b ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; address_b ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; data_b    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; q_b       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst|dcm:dcm_system"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c3   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:sys_inst"                                                                                                                   ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                  ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; VGA_R          ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (1 bits) it drives; bit(s) "VGA_R[5..1]" have no fanouts ;
; VGA_G          ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (1 bits) it drives; bit(s) "VGA_G[5..1]" have no fanouts ;
; VGA_B          ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (1 bits) it drives; bit(s) "VGA_B[5..1]" have no fanouts ;
; frame_on       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; LED            ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "LED[7..1]" have no fanouts   ;
; BTN_NMI        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; RS232_EXT_RXD  ; Input  ; Info     ; Explicitly unconnected                                                                                                   ;
; RS232_EXT_TXD  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; PS2_CLK1       ; Bidir  ; Info     ; Explicitly unconnected                                                                                                   ;
; PS2_CLK2       ; Bidir  ; Info     ; Explicitly unconnected                                                                                                   ;
; PS2_DATA1      ; Bidir  ; Info     ; Explicitly unconnected                                                                                                   ;
; PS2_DATA2      ; Bidir  ; Info     ; Explicitly unconnected                                                                                                   ;
; RS232_HOST_RXD ; Input  ; Info     ; Explicitly unconnected                                                                                                   ;
; RS232_HOST_TXD ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; RS232_HOST_RST ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; GPIO           ; Bidir  ; Info     ; Explicitly unconnected                                                                                                   ;
; I2C_SCL        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; I2C_SDA        ; Bidir  ; Info     ; Explicitly unconnected                                                                                                   ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "dd_buf:sdrclk_buf" ;
+----------+-------+----------+-----------------+
; Port     ; Type  ; Severity ; Details         ;
+----------+-------+----------+-----------------+
; datain_h ; Input ; Info     ; Stuck at VCC    ;
; datain_l ; Input ; Info     ; Stuck at GND    ;
+----------+-------+----------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mist_video:mist_video|cofi:cofi"                                                                                                                   ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; vblank     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; hblank_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; vblank_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "mist_video:mist_video" ;
+------------+-------+----------+-------------------+
; Port       ; Type  ; Severity ; Details           ;
+------------+-------+----------+-------------------+
; ce_divider ; Input ; Info     ; Stuck at GND      ;
; rotate     ; Input ; Info     ; Stuck at GND      ;
; blend      ; Input ; Info     ; Stuck at GND      ;
+------------+-------+----------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sd_card:sd_card"                                                                                               ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; allow_sdhc ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; sd_busy    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "user_io:user_io"                                                                                                                                           ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; conf_str[139..137] ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[124..123] ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[109..108] ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[101..99]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[93..92]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[90..89]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[85..83]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[81..80]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[77..75]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[73..72]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[61..60]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[51..50]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[38..37]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[30..28]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[25..24]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[22..21]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[14..12]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[5..3]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[1..0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[141..140] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[136..135] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[133..131] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[122..119] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[113..110] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[107..105] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[103..102] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[98..94]   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[88..86]   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[79..78]   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[65..62]   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[59..54]   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[49..47]   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[43..42]   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[40..39]   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[36..35]   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[27..26]   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[20..19]   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[9..6]     ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[143]      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[142]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[134]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[130]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[129]      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[128]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[127]      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[126]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[125]      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[118]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[117]      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[116]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[115]      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[114]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[104]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[91]       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[82]       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[74]       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[71]       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[70]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[69]       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[68]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[67]       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[66]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[53]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[52]       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[46]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[45]       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[44]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[41]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[34]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[33]       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[32]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[31]       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[23]       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[18]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[17]       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[16]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[15]       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[11]       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; conf_str[10]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; conf_str[2]        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; joystick_0         ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (8 bits) it drives; bit(s) "joystick_0[31..8]" have no fanouts              ;
; joystick_0         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; joystick_1         ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (8 bits) it drives; bit(s) "joystick_1[31..8]" have no fanouts              ;
; joystick_1         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; joystick_analog_0  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; joystick_analog_1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; status             ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (8 bits) it drives; bit(s) "status[31..8]" have no fanouts                  ;
; status[5..3]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; status[31]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; switches           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; buttons            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; sd_din_strobe      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; ps2_kbd_clk        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; ps2_kbd_data       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; conf_addr          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; conf_chr           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; joystick_2         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_3         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; joystick_4         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; core_mod           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ps2_mouse_clk      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ps2_mouse_data     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; key_pressed        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; key_extended       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; key_code           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; key_strobe         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mouse_x            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mouse_y            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mouse_flags        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mouse_strobe       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; serial_data        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; serial_strobe      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 71                          ;
; cycloneiii_ddio_out   ; 1                           ;
; cycloneiii_ff         ; 4668                        ;
;     CLR               ; 13                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 3364                        ;
;     ENA CLR           ; 32                          ;
;     ENA CLR SLD       ; 1                           ;
;     ENA SCLR          ; 123                         ;
;     ENA SLD           ; 154                         ;
;     SCLR              ; 115                         ;
;     SCLR SLD          ; 9                           ;
;     SLD               ; 28                          ;
;     plain             ; 828                         ;
; cycloneiii_io_obuf    ; 17                          ;
; cycloneiii_lcell_comb ; 9995                        ;
;     arith             ; 1140                        ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 677                         ;
;         3 data inputs ; 461                         ;
;     normal            ; 8855                        ;
;         0 data inputs ; 33                          ;
;         1 data inputs ; 423                         ;
;         2 data inputs ; 535                         ;
;         3 data inputs ; 1586                        ;
;         4 data inputs ; 6278                        ;
; cycloneiii_mac_mult   ; 5                           ;
; cycloneiii_mac_out    ; 5                           ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 246                         ;
;                       ;                             ;
; Max LUT depth         ; 38.30                       ;
; Average LUT depth     ; 16.24                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:56     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu May 21 21:48:44 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Next186_SoC -c Next186_SoC
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
    Info (16304): Mode behavior is affected by advanced setting Fitter Effort (default for this mode is Standard Fit)
    Info (16304): Mode behavior is affected by advanced setting Physical Synthesis Effort Level (default for this mode is Normal)
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mist-modules/user_io.v
    Info (12023): Found entity 1: user_io File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v Line: 25
Info (12021): Found 2 design units, including 2 entities, in source file mist-modules/sd_card.v
    Info (12023): Found entity 1: sd_card File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/sd_card.v Line: 27
    Info (12023): Found entity 2: sd_card_dpram File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/sd_card.v Line: 463
Info (12021): Found 1 design units, including 1 entities, in source file mist-modules/scandoubler.v
    Info (12023): Found entity 1: scandoubler File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/scandoubler.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file mist-modules/rgb2ypbpr.sv
    Info (12023): Found entity 1: rgb2ypbpr File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/rgb2ypbpr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mist-modules/osd.v
    Info (12023): Found entity 1: osd File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/osd.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file mist-modules/mist_video.v
    Info (12023): Found entity 1: mist_video File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/mist_video.v Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file mist-modules/mist.vhd
    Info (12022): Found design unit 1: mist File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/mist.vhd Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file mist-modules/data_io.v
    Info (12023): Found entity 1: data_io File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/data_io.v Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file mist-modules/dac.vhd
    Info (12022): Found design unit 1: dac-rtl File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/dac.vhd Line: 33
    Info (12023): Found entity 1: dac File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/dac.vhd Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file mist-modules/cofi.sv
    Info (12023): Found entity 1: cofi File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/cofi.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file cache2.v
    Info (12023): Found entity 1: cache2 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v Line: 39
Info (12021): Found 3 design units, including 3 entities, in source file nextz80/nextz80reg.v
    Info (12023): Found entity 1: Z80Reg File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/NextZ80/NextZ80Reg.v Line: 42
    Info (12023): Found entity 2: RegSelect File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/NextZ80/NextZ80Reg.v Line: 153
    Info (12023): Found entity 3: RAM16X8D_regs File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/NextZ80/NextZ80Reg.v Line: 182
Info (12021): Found 1 design units, including 1 entities, in source file nextz80/nextz80cpu.v
    Info (12023): Found entity 1: NextZ80 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/NextZ80/NextZ80CPU.v Line: 64
Info (12021): Found 3 design units, including 3 entities, in source file nextz80/nextz80alu.v
    Info (12023): Found entity 1: ALU8 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/NextZ80/NextZ80ALU.v Line: 86
    Info (12023): Found entity 2: daa File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/NextZ80/NextZ80ALU.v Line: 317
    Info (12023): Found entity 3: ALU16 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/NextZ80/NextZ80ALU.v Line: 351
Info (12021): Found 2 design units, including 2 entities, in source file opl3seq.v
    Info (12023): Found entity 1: opl3seq File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/opl3seq.v Line: 70
    Info (12023): Found entity 2: sampler File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/opl3seq.v Line: 458
Info (12021): Found 1 design units, including 1 entities, in source file opl3.v
    Info (12023): Found entity 1: opl3 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/opl3.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file i2c_master_byte.v
    Info (12023): Found entity 1: i2c_master_byte File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/i2c_master_byte.v Line: 22
Warning (10275): Verilog HDL Module Instantiation warning at soundwave.v(102): ignored dangling comma in List of Port Connections File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/soundwave.v Line: 102
Info (12021): Found 1 design units, including 1 entities, in source file soundwave.v
    Info (12023): Found entity 1: soundwave File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/soundwave.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file q16.v
    Info (12023): Found entity 1: q16 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/q16.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file datamem16.v
    Info (12023): Found entity 1: datamem16 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/datamem16.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file instrmem.v
    Info (12023): Found entity 1: instrmem File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/instrmem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file qdsp.v
    Info (12023): Found entity 1: qdsp File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/qdsp.v Line: 39
Info (12021): Found 2 design units, including 2 entities, in source file dsp32.v
    Info (12023): Found entity 1: DSP32 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DSP32.v Line: 69
    Info (12023): Found entity 2: regs File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DSP32.v Line: 233
Info (12021): Found 1 design units, including 1 entities, in source file uart_8250.v
    Info (12023): Found entity 1: UART_8250 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/UART_8250.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file rs232_phy.v
    Info (12023): Found entity 1: rs232_phy File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/rs232_phy.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file q1.v
    Info (12023): Found entity 1: q1 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/q1.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file dcm_cpu.v
    Info (12023): Found entity 1: dcm_cpu File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/dcm_cpu.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file next186/next186_regs.v
    Info (12023): Found entity 1: Next186_Regs File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_Regs.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file next186/next186_cpu.v
    Info (12023): Found entity 1: Next186_CPU File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file next186/next186_biu_2t_delayread.v
    Info (12023): Found entity 1: BIU186_32bSync_2T_DelayRead File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_BIU_2T_delayread.v Line: 81
Info (12021): Found 2 design units, including 2 entities, in source file next186/next186_alu.v
    Info (12023): Found entity 1: Next186_ALU File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_ALU.v Line: 79
    Info (12023): Found entity 2: Next186_EA File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_ALU.v Line: 297
Info (12021): Found 5 design units, including 5 entities, in source file vga.v
    Info (12023): Found entity 1: VGA_SG File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/vga.v Line: 48
    Info (12023): Found entity 2: VGA_DAC File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/vga.v Line: 145
    Info (12023): Found entity 3: VGA_CRT File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/vga.v Line: 241
    Info (12023): Found entity 4: VGA_SC File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/vga.v Line: 296
    Info (12023): Found entity 5: VGA_GC File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/vga.v Line: 327
Info (12021): Found 1 design units, including 1 entities, in source file unit186.v
    Info (12023): Found entity 1: unit186 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/unit186.v Line: 46
Info (12021): Found 2 design units, including 2 entities, in source file timer8253.v
    Info (12023): Found entity 1: timer_8253 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/timer8253.v Line: 47
    Info (12023): Found entity 2: counter File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/timer8253.v Line: 110
Info (12021): Found 1 design units, including 1 entities, in source file sdram.v
    Info (12023): Found entity 1: SDRAM_16bit File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/sdram.v Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file pic_8259.v
    Info (12023): Found entity 1: PIC_8259 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/PIC_8259.v Line: 47
Info (12021): Found 2 design units, including 2 entities, in source file kb_8042.v
    Info (12023): Found entity 1: KB_Mouse_8042 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/KB_8042.v Line: 58
    Info (12023): Found entity 2: PS2Interface File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/KB_8042.v Line: 196
Info (12021): Found 1 design units, including 1 entities, in source file ddr_186.v
    Info (12023): Found entity 1: system File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 149
Info (12021): Found 2 design units, including 2 entities, in source file cache_controller.v
    Info (12023): Found entity 1: cache_controller File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache_controller.v Line: 51
    Info (12023): Found entity 2: seg_map File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache_controller.v Line: 213
Info (12021): Found 1 design units, including 1 entities, in source file next186_soc.v
    Info (12023): Found entity 1: Next186_SoC File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file dcm.v
    Info (12023): Found entity 1: dcm File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/dcm.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: fifo File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/fifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file dac_sram.v
    Info (12023): Found entity 1: DAC_SRAM File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DAC_SRAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sr_font.v
    Info (12023): Found entity 1: sr_font File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/sr_font.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file cache.v
    Info (12023): Found entity 1: cache File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file dd_buf.v
    Info (12023): Found entity 1: dd_buf File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/dd_buf.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file opl3_mem.v
    Info (12023): Found entity 1: opl3_mem File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/opl3_mem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file opl3_in.v
    Info (12023): Found entity 1: opl3_in File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/opl3_in.v Line: 39
Warning (12019): Can't analyze file -- file ../../../../../../Descargas/bbc_mist_top.sv is missing
Warning (10236): Verilog HDL Implicit Net warning at DSP32.v(111): created implicit net for "ihalt" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DSP32.v Line: 111
Warning (10236): Verilog HDL Implicit Net warning at ddr_186.v(485): created implicit net for "vram_en" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 485
Warning (10236): Verilog HDL Implicit Net warning at ddr_186.v(629): created implicit net for "MREQ" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 629
Warning (10236): Verilog HDL Implicit Net warning at ddr_186.v(701): created implicit net for "LOCK" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 701
Warning (10236): Verilog HDL Implicit Net warning at next186_soc.v(220): created implicit net for "HLLED" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v Line: 220
Warning (10236): Verilog HDL Implicit Net warning at next186_soc.v(221): created implicit net for "SDLED" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v Line: 221
Warning (10236): Verilog HDL Implicit Net warning at next186_soc.v(222): created implicit net for "SYLED" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v Line: 222
Info (12127): Elaborating entity "Next186_SoC" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at next186_soc.v(220): object "HLLED" assigned a value but never read File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v Line: 220
Warning (10036): Verilog HDL or VHDL warning at next186_soc.v(221): object "SDLED" assigned a value but never read File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v Line: 221
Warning (10036): Verilog HDL or VHDL warning at next186_soc.v(222): object "SYLED" assigned a value but never read File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v Line: 222
Warning (10036): Verilog HDL or VHDL warning at next186_soc.v(46): object "joyswap" assigned a value but never read File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v Line: 46
Warning (10036): Verilog HDL or VHDL warning at next186_soc.v(47): object "rommap" assigned a value but never read File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v Line: 47
Warning (10036): Verilog HDL or VHDL warning at next186_soc.v(48): object "autoboot" assigned a value but never read File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v Line: 48
Info (12128): Elaborating entity "user_io" for hierarchy "user_io:user_io" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v Line: 130
Info (12128): Elaborating entity "sd_card" for hierarchy "sd_card:sd_card" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v Line: 161
Info (12128): Elaborating entity "sd_card_dpram" for hierarchy "sd_card:sd_card|sd_card_dpram:buffer_dpram" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/sd_card.v Line: 118
Info (12128): Elaborating entity "mist_video" for hierarchy "mist_video:mist_video" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v Line: 202
Info (12128): Elaborating entity "scandoubler" for hierarchy "mist_video:mist_video|scandoubler:scandoubler" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/mist_video.v Line: 124
Info (12128): Elaborating entity "osd" for hierarchy "mist_video:mist_video|osd:osd" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/mist_video.v Line: 146
Info (12128): Elaborating entity "cofi" for hierarchy "mist_video:mist_video|cofi:cofi" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/mist_video.v Line: 166
Info (12128): Elaborating entity "rgb2ypbpr" for hierarchy "mist_video:mist_video|rgb2ypbpr:rgb2ypbpr" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/mist_video.v Line: 178
Info (12128): Elaborating entity "dd_buf" for hierarchy "dd_buf:sdrclk_buf" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v Line: 218
Info (12128): Elaborating entity "altddio_out" for hierarchy "dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/dd_buf.v Line: 64
Info (12130): Elaborated megafunction instantiation "dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/dd_buf.v Line: 64
Info (12133): Instantiated megafunction "dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component" with the following parameter: File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/dd_buf.v Line: 64
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_p9j.tdf
    Info (12023): Found entity 1: ddio_out_p9j File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/ddio_out_p9j.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_p9j" for hierarchy "dd_buf:sdrclk_buf|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated" File: e:/altera/17.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "system" for hierarchy "system:sys_inst" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v Line: 275
Warning (10036): Verilog HDL or VHDL warning at ddr_186.v(233): object "LED_PORT" assigned a value but never read File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 233
Warning (10036): Verilog HDL or VHDL warning at ddr_186.v(247): object "PARALLEL_PORT" assigned a value but never read File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 247
Warning (10858): Verilog HDL warning at ddr_186.v(265): object sq_full used but never assigned File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 265
Warning (10858): Verilog HDL warning at ddr_186.v(266): object dss_full used but never assigned File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 266
Warning (10036): Verilog HDL or VHDL warning at ddr_186.v(278): object "s_RS232_HOST_RXD" assigned a value but never read File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 278
Warning (10036): Verilog HDL or VHDL warning at ddr_186.v(327): object "speaker_on" assigned a value but never read File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 327
Warning (10858): Verilog HDL warning at ddr_186.v(392): object opl32_data used but never assigned File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 392
Warning (10230): Verilog HDL assignment warning at ddr_186.v(216): truncated value with size 32 to match size of target (10) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 216
Warning (10230): Verilog HDL assignment warning at ddr_186.v(301): truncated value with size 32 to match size of target (4) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 301
Warning (10230): Verilog HDL assignment warning at ddr_186.v(303): truncated value with size 32 to match size of target (5) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 303
Warning (10027): Verilog HDL or VHDL warning at the ddr_186.v(332): index expression is not wide enough to address all of the elements in the array File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 332
Warning (10027): Verilog HDL or VHDL warning at the ddr_186.v(335): index expression is not wide enough to address all of the elements in the array File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 335
Warning (10230): Verilog HDL assignment warning at ddr_186.v(831): truncated value with size 32 to match size of target (17) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 831
Warning (10030): Net "opl32_data" at ddr_186.v(392) has no driver or initial value, using a default initial value '0' File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 392
Warning (10030): Net "AUD_L" at ddr_186.v(181) has no driver or initial value, using a default initial value '0' File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 181
Warning (10030): Net "AUD_R" at ddr_186.v(182) has no driver or initial value, using a default initial value '0' File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 182
Warning (10030): Net "sq_full" at ddr_186.v(265) has no driver or initial value, using a default initial value '0' File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 265
Warning (10030): Net "dss_full" at ddr_186.v(266) has no driver or initial value, using a default initial value '0' File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 266
Info (12128): Elaborating entity "dcm" for hierarchy "system:sys_inst|dcm:dcm_system" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 436
Info (12128): Elaborating entity "altpll" for hierarchy "system:sys_inst|dcm:dcm_system|altpll:altpll_component" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/dcm.v Line: 106
Info (12130): Elaborated megafunction instantiation "system:sys_inst|dcm:dcm_system|altpll:altpll_component" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/dcm.v Line: 106
Info (12133): Instantiated megafunction "system:sys_inst|dcm:dcm_system|altpll:altpll_component" with the following parameter: File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/dcm.v Line: 106
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "202"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "187"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "14"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "69"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "27000000"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "133199999"
    Info (12134): Parameter "clk2_phase_shift" = "4379"
    Info (12134): Parameter "clk3_divide_by" = "656"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "275"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "24"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "13"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=dcm"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcm_altpll.v
    Info (12023): Found entity 1: dcm_altpll File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcm_altpll.v Line: 29
Info (12128): Elaborating entity "dcm_altpll" for hierarchy "system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated" File: e:/altera/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "dcm_cpu" for hierarchy "system:sys_inst|dcm_cpu:dcm_cpu_inst" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 443
Info (12128): Elaborating entity "altpll" for hierarchy "system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/dcm_cpu.v Line: 94
Info (12130): Elaborated megafunction instantiation "system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/dcm_cpu.v Line: 94
Info (12133): Instantiated megafunction "system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component" with the following parameter: File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/dcm_cpu.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "3"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "10"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "3"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "10"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=dcm_cpu"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcm_cpu_altpll.v
    Info (12023): Found entity 1: dcm_cpu_altpll File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcm_cpu_altpll.v Line: 29
Info (12128): Elaborating entity "dcm_cpu_altpll" for hierarchy "system:sys_inst|dcm_cpu:dcm_cpu_inst|altpll:altpll_component|dcm_cpu_altpll:auto_generated" File: e:/altera/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "SDRAM_16bit" for hierarchy "system:sys_inst|SDRAM_16bit:SDR" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 461
Warning (10230): Verilog HDL assignment warning at sdram.v(98): truncated value with size 32 to match size of target (16) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/sdram.v Line: 98
Warning (10230): Verilog HDL assignment warning at sdram.v(103): truncated value with size 32 to match size of target (7) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/sdram.v Line: 103
Warning (10230): Verilog HDL assignment warning at sdram.v(131): truncated value with size 32 to match size of target (7) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/sdram.v Line: 131
Warning (10230): Verilog HDL assignment warning at sdram.v(137): truncated value with size 32 to match size of target (13) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/sdram.v Line: 137
Warning (10230): Verilog HDL assignment warning at sdram.v(140): truncated value with size 32 to match size of target (7) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/sdram.v Line: 140
Warning (10230): Verilog HDL assignment warning at sdram.v(150): truncated value with size 32 to match size of target (7) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/sdram.v Line: 150
Warning (10230): Verilog HDL assignment warning at sdram.v(162): truncated value with size 32 to match size of target (7) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/sdram.v Line: 162
Warning (10230): Verilog HDL assignment warning at sdram.v(172): truncated value with size 32 to match size of target (7) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/sdram.v Line: 172
Warning (10230): Verilog HDL assignment warning at sdram.v(180): truncated value with size 32 to match size of target (7) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/sdram.v Line: 180
Warning (10230): Verilog HDL assignment warning at sdram.v(196): truncated value with size 32 to match size of target (7) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/sdram.v Line: 196
Info (12128): Elaborating entity "cache2" for hierarchy "system:sys_inst|cache2:cache_bios" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 499
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v Line: 111
Info (12130): Elaborated megafunction instantiation "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v Line: 111
Info (12133): Instantiated megafunction "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component" with the following parameter: File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache2.v Line: 111
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "cache_bootload.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bkn2.tdf
    Info (12023): Found entity 1: altsyncram_bkn2 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_bkn2" for hierarchy "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated" File: e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/decode_jsa.tdf Line: 22
Info (12128): Elaborating entity "decode_jsa" for hierarchy "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|decode_jsa:decode2" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/mux_gob.tdf Line: 22
Info (12128): Elaborating entity "mux_gob" for hierarchy "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|mux_gob:mux4" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 53
Info (12128): Elaborating entity "fifo" for hierarchy "system:sys_inst|fifo:vga_fifo" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 511
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/fifo.v Line: 75
Info (12130): Elaborated megafunction instantiation "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/fifo.v Line: 75
Info (12133): Instantiated megafunction "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/fifo.v Line: 75
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_widthu_r" = "8"
    Info (12134): Parameter "lpm_width_r" = "32"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_6qf1.tdf
    Info (12023): Found entity 1: dcfifo_6qf1 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_6qf1.tdf Line: 44
Info (12128): Elaborating entity "dcfifo_6qf1" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated" File: e:/altera/17.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info (12023): Found entity 1: a_gray2bin_ugb File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/a_gray2bin_ugb.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_6qf1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_rn6.tdf
    Info (12023): Found entity 1: a_graycounter_rn6 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/a_graycounter_rn6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_rn6" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|a_graycounter_rn6:rdptr_g1p" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_6qf1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf
    Info (12023): Found entity 1: a_graycounter_m5c File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/a_graycounter_m5c.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_m5c" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|a_graycounter_m5c:wrptr_g1p" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_6qf1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7011.tdf
    Info (12023): Found entity 1: altsyncram_7011 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_7011.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7011" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|altsyncram_7011:fifo_ram" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_6qf1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_h9l File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/alt_synch_pipe_h9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_h9l" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_6qf1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf
    Info (12023): Found entity 1: dffpipe_2v8 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dffpipe_2v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_2v8" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_h9l:rs_dgwp|dffpipe_2v8:dffpipe12" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/alt_synch_pipe_h9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf
    Info (12023): Found entity 1: dffpipe_1v8 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dffpipe_1v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_1v8" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|dffpipe_1v8:ws_brp" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_6qf1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_909.tdf
    Info (12023): Found entity 1: dffpipe_909 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dffpipe_909.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_909" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|dffpipe_909:ws_bwp" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_6qf1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_i9l File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/alt_synch_pipe_i9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_i9l" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_6qf1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf
    Info (12023): Found entity 1: dffpipe_3v8 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dffpipe_3v8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_3v8" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|alt_synch_pipe_i9l:ws_dgrp|dffpipe_3v8:dffpipe17" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/alt_synch_pipe_i9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/cmpr_f66.tdf Line: 22
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|cmpr_f66:rdempty_eq_comp" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_6qf1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_old.tdf
    Info (12023): Found entity 1: cntr_old File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/cntr_old.tdf Line: 27
Info (12128): Elaborating entity "cntr_old" for hierarchy "system:sys_inst|fifo:vga_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_6qf1:auto_generated|cntr_old:cntr_b" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_6qf1.tdf Line: 73
Info (12128): Elaborating entity "VGA_SG" for hierarchy "system:sys_inst|VGA_SG:VGA" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 531
Warning (10230): Verilog HDL assignment warning at vga.v(81): truncated value with size 32 to match size of target (10) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/vga.v Line: 81
Warning (10230): Verilog HDL assignment warning at vga.v(96): truncated value with size 32 to match size of target (10) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/vga.v Line: 96
Info (12128): Elaborating entity "VGA_DAC" for hierarchy "system:sys_inst|VGA_DAC:dac" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 553
Warning (10230): Verilog HDL assignment warning at egapal.mem(11): truncated value with size 8 to match size of target (6) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/egapal.mem Line: 11
Warning (10230): Verilog HDL assignment warning at egapal.mem(12): truncated value with size 8 to match size of target (6) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/egapal.mem Line: 12
Warning (10230): Verilog HDL assignment warning at egapal.mem(13): truncated value with size 8 to match size of target (6) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/egapal.mem Line: 13
Warning (10230): Verilog HDL assignment warning at egapal.mem(14): truncated value with size 8 to match size of target (6) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/egapal.mem Line: 14
Warning (10230): Verilog HDL assignment warning at egapal.mem(15): truncated value with size 8 to match size of target (6) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/egapal.mem Line: 15
Warning (10230): Verilog HDL assignment warning at egapal.mem(16): truncated value with size 8 to match size of target (6) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/egapal.mem Line: 16
Warning (10230): Verilog HDL assignment warning at vga.v(233): truncated value with size 32 to match size of target (10) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/vga.v Line: 233
Info (12128): Elaborating entity "DAC_SRAM" for hierarchy "system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/vga.v Line: 202
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DAC_SRAM.v Line: 99
Info (12130): Elaborated megafunction instantiation "system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DAC_SRAM.v Line: 99
Info (12133): Instantiated megafunction "system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component" with the following parameter: File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DAC_SRAM.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ltd2.tdf
    Info (12023): Found entity 1: altsyncram_ltd2 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_ltd2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ltd2" for hierarchy "system:sys_inst|VGA_DAC:dac|DAC_SRAM:vga_dac|altsyncram:altsyncram_component|altsyncram_ltd2:auto_generated" File: e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "VGA_CRT" for hierarchy "system:sys_inst|VGA_CRT:crt" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 573
Info (12128): Elaborating entity "VGA_SC" for hierarchy "system:sys_inst|VGA_SC:sc" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 586
Info (12128): Elaborating entity "VGA_GC" for hierarchy "system:sys_inst|VGA_GC:gc" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 606
Info (12128): Elaborating entity "sr_font" for hierarchy "system:sys_inst|sr_font:VGA_FONT" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 621
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/sr_font.v Line: 99
Info (12130): Elaborated megafunction instantiation "system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/sr_font.v Line: 99
Info (12133): Instantiated megafunction "system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component" with the following parameter: File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/sr_font.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "font.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_edf2.tdf
    Info (12023): Found entity 1: altsyncram_edf2 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_edf2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_edf2" for hierarchy "system:sys_inst|sr_font:VGA_FONT|altsyncram:altsyncram_component|altsyncram_edf2:auto_generated" File: e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "cache_controller" for hierarchy "system:sys_inst|cache_controller:cache_ctl" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 641
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "cache_lru" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "cache_addr" into its bus
Info (12128): Elaborating entity "cache" for hierarchy "system:sys_inst|cache_controller:cache_ctl|cache:cache_mem" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache_controller.v Line: 146
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache.v Line: 111
Info (12130): Elaborated megafunction instantiation "system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache.v Line: 111
Info (12133): Instantiated megafunction "system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component" with the following parameter: File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/cache.v Line: 111
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "cache_bootload.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lgn2.tdf
    Info (12023): Found entity 1: altsyncram_lgn2 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_lgn2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lgn2" for hierarchy "system:sys_inst|cache_controller:cache_ctl|cache:cache_mem|altsyncram:altsyncram_component|altsyncram_lgn2:auto_generated" File: e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "KB_Mouse_8042" for hierarchy "system:sys_inst|KB_Mouse_8042:KB_Mouse" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 661
Info (12128): Elaborating entity "PS2Interface" for hierarchy "system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Keyboard" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/KB_8042.v Line: 118
Info (12128): Elaborating entity "PIC_8259" for hierarchy "system:sys_inst|PIC_8259:PIC" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 679
Info (12128): Elaborating entity "unit186" for hierarchy "system:sys_inst|unit186:CPUUnit" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 720
Warning (10230): Verilog HDL assignment warning at unit186.v(102): truncated value with size 32 to match size of target (8) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/unit186.v Line: 102
Warning (10230): Verilog HDL assignment warning at unit186.v(108): truncated value with size 15 to match size of target (8) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/unit186.v Line: 108
Info (12128): Elaborating entity "Next186_CPU" for hierarchy "system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/unit186.v Line: 154
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(179): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 179
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(410): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 410
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(433): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 433
Warning (10270): Verilog HDL Case Statement warning at Next186_CPU.v(528): incomplete case statement has no default case item File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 528
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(610): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 610
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(682): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 682
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(704): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 704
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(714): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 714
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(761): truncated value with size 32 to match size of target (5) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 761
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(837): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 837
Warning (10270): Verilog HDL Case Statement warning at Next186_CPU.v(888): incomplete case statement has no default case item File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 888
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1090): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 1090
Warning (10270): Verilog HDL Case Statement warning at Next186_CPU.v(1097): incomplete case statement has no default case item File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 1097
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1130): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 1130
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1155): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 1155
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1180): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 1180
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1199): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 1199
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1227): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 1227
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1254): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 1254
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1261): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 1261
Warning (10270): Verilog HDL Case Statement warning at Next186_CPU.v(1278): incomplete case statement has no default case item File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 1278
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1317): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 1317
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1359): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 1359
Warning (10270): Verilog HDL Case Statement warning at Next186_CPU.v(1341): incomplete case statement has no default case item File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 1341
Warning (10270): Verilog HDL Case Statement warning at Next186_CPU.v(1431): incomplete case statement has no default case item File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 1431
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1480): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 1480
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1509): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 1509
Warning (10270): Verilog HDL Case Statement warning at Next186_CPU.v(1529): incomplete case statement has no default case item File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 1529
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1576): truncated value with size 32 to match size of target (5) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 1576
Warning (10230): Verilog HDL assignment warning at Next186_CPU.v(1641): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 1641
Warning (10270): Verilog HDL Case Statement warning at Next186_CPU.v(1580): incomplete case statement has no default case item File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 1580
Info (12128): Elaborating entity "Next186_Regs" for hierarchy "system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_Regs:REGS" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 241
Info (12128): Elaborating entity "Next186_ALU" for hierarchy "system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 262
Warning (10230): Verilog HDL assignment warning at Next186_ALU.v(129): truncated value with size 32 to match size of target (3) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_ALU.v Line: 129
Warning (10230): Verilog HDL assignment warning at Next186_ALU.v(132): truncated value with size 25 to match size of target (18) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_ALU.v Line: 132
Warning (10230): Verilog HDL assignment warning at Next186_ALU.v(158): truncated value with size 32 to match size of target (16) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_ALU.v Line: 158
Warning (10270): Verilog HDL Case Statement warning at Next186_ALU.v(185): incomplete case statement has no default case item File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_ALU.v Line: 185
Info (12128): Elaborating entity "Next186_EA" for hierarchy "system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_EA:EA" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_CPU.v Line: 275
Info (12128): Elaborating entity "BIU186_32bSync_2T_DelayRead" for hierarchy "system:sys_inst|unit186:CPUUnit|BIU186_32bSync_2T_DelayRead:BIU" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/unit186.v Line: 184
Warning (10230): Verilog HDL assignment warning at Next186_BIU_2T_delayread.v(128): truncated value with size 32 to match size of target (2) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_BIU_2T_delayread.v Line: 128
Warning (10230): Verilog HDL assignment warning at Next186_BIU_2T_delayread.v(129): truncated value with size 32 to match size of target (2) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_BIU_2T_delayread.v Line: 129
Warning (10230): Verilog HDL assignment warning at Next186_BIU_2T_delayread.v(133): truncated value with size 72 to match size of target (48) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_BIU_2T_delayread.v Line: 133
Warning (10230): Verilog HDL assignment warning at Next186_BIU_2T_delayread.v(174): truncated value with size 32 to match size of target (2) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_BIU_2T_delayread.v Line: 174
Warning (10230): Verilog HDL assignment warning at Next186_BIU_2T_delayread.v(202): truncated value with size 34 to match size of target (5) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_BIU_2T_delayread.v Line: 202
Warning (10230): Verilog HDL assignment warning at Next186_BIU_2T_delayread.v(203): truncated value with size 32 to match size of target (19) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_BIU_2T_delayread.v Line: 203
Warning (10230): Verilog HDL assignment warning at Next186_BIU_2T_delayread.v(210): truncated value with size 32 to match size of target (2) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_BIU_2T_delayread.v Line: 210
Info (12128): Elaborating entity "seg_map" for hierarchy "system:sys_inst|seg_map:seg_mapper" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 733
Info (12128): Elaborating entity "timer_8253" for hierarchy "system:sys_inst|timer_8253:timer" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 747
Warning (10230): Verilog HDL assignment warning at timer8253.v(63): truncated value with size 32 to match size of target (9) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/timer8253.v Line: 63
Warning (10230): Verilog HDL assignment warning at timer8253.v(64): truncated value with size 32 to match size of target (9) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/timer8253.v Line: 64
Info (12128): Elaborating entity "counter" for hierarchy "system:sys_inst|timer_8253:timer|counter:counter0" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/timer8253.v Line: 90
Warning (10230): Verilog HDL assignment warning at timer8253.v(150): truncated value with size 32 to match size of target (2) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/timer8253.v Line: 150
Warning (10230): Verilog HDL assignment warning at timer8253.v(167): truncated value with size 32 to match size of target (16) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/timer8253.v Line: 167
Warning (10230): Verilog HDL assignment warning at timer8253.v(175): truncated value with size 32 to match size of target (16) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/timer8253.v Line: 175
Warning (10230): Verilog HDL assignment warning at timer8253.v(181): truncated value with size 32 to match size of target (16) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/timer8253.v Line: 181
Warning (10230): Verilog HDL assignment warning at timer8253.v(189): truncated value with size 32 to match size of target (16) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/timer8253.v Line: 189
Info (12128): Elaborating entity "DSP32" for hierarchy "system:sys_inst|DSP32:DSP32_inst" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 761
Warning (10764): Verilog HDL warning at DSP32.v(101): converting signed shift amount to unsigned File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DSP32.v Line: 101
Warning (10230): Verilog HDL assignment warning at DSP32.v(101): truncated value with size 65 to match size of target (33) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DSP32.v Line: 101
Warning (10235): Verilog HDL Always Construct warning at DSP32.v(156): variable "CF" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DSP32.v Line: 156
Warning (10270): Verilog HDL Case Statement warning at DSP32.v(154): incomplete case statement has no default case item File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DSP32.v Line: 154
Info (10264): Verilog HDL Case Statement information at DSP32.v(154): all case item expressions in this case statement are onehot File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DSP32.v Line: 154
Info (10264): Verilog HDL Case Statement information at DSP32.v(218): all case item expressions in this case statement are onehot File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DSP32.v Line: 218
Info (12128): Elaborating entity "qdsp" for hierarchy "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DSP32.v Line: 123
Info (12128): Elaborating entity "dcfifo" for hierarchy "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/qdsp.v Line: 75
Info (12130): Elaborated megafunction instantiation "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/qdsp.v Line: 75
Info (12133): Instantiated megafunction "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component" with the following parameter: File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/qdsp.v Line: 75
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "17"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ote1.tdf
    Info (12023): Found entity 1: dcfifo_ote1 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_ote1.tdf Line: 36
Info (12128): Elaborating entity "dcfifo_ote1" for hierarchy "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated" File: e:/altera/17.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_nn6.tdf
    Info (12023): Found entity 1: a_graycounter_nn6 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/a_graycounter_nn6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_nn6" for hierarchy "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|a_graycounter_nn6:rdptr_g1p" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_ote1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_j5c.tdf
    Info (12023): Found entity 1: a_graycounter_j5c File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/a_graycounter_j5c.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_j5c" for hierarchy "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|a_graycounter_j5c:wrptr_g1p" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_ote1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sb41.tdf
    Info (12023): Found entity 1: altsyncram_sb41 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_sb41.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_sb41" for hierarchy "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|altsyncram_sb41:fifo_ram" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_ote1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_d9l File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/alt_synch_pipe_d9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_d9l" for hierarchy "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_ote1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf
    Info (12023): Found entity 1: dffpipe_uu8 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dffpipe_uu8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_uu8" for hierarchy "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe12" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/alt_synch_pipe_d9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_e9l File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/alt_synch_pipe_e9l.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_e9l" for hierarchy "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_ote1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf
    Info (12023): Found entity 1: dffpipe_vu8 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dffpipe_vu8.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_vu8" for hierarchy "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe15" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/alt_synch_pipe_e9l.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/cmpr_b66.tdf Line: 22
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "system:sys_inst|DSP32:DSP32_inst|qdsp:qbus|dcfifo:dcfifo_component|dcfifo_ote1:auto_generated|cmpr_b66:rdempty_eq_comp" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_ote1.tdf Line: 58
Info (12128): Elaborating entity "instrmem" for hierarchy "system:sys_inst|DSP32:DSP32_inst|instrmem:Code" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DSP32.v Line: 134
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/instrmem.v Line: 91
Info (12130): Elaborated megafunction instantiation "system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/instrmem.v Line: 91
Info (12133): Instantiated megafunction "system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component" with the following parameter: File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/instrmem.v Line: 91
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jbr1.tdf
    Info (12023): Found entity 1: altsyncram_jbr1 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_jbr1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_jbr1" for hierarchy "system:sys_inst|DSP32:DSP32_inst|instrmem:Code|altsyncram:altsyncram_component|altsyncram_jbr1:auto_generated" File: e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "regs" for hierarchy "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DSP32.v Line: 150
Info (12128): Elaborating entity "datamem16" for hierarchy "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DSP32.v Line: 259
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/datamem16.v Line: 90
Info (12130): Elaborated megafunction instantiation "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/datamem16.v Line: 90
Info (12133): Instantiated megafunction "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component" with the following parameter: File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/datamem16.v Line: 90
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q8k1.tdf
    Info (12023): Found entity 1: altsyncram_q8k1 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_q8k1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_q8k1" for hierarchy "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|datamem16:RdRegs|altsyncram:altsyncram_component|altsyncram_q8k1:auto_generated" File: e:/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "UART_8250" for hierarchy "system:sys_inst|UART_8250:UART" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 775
Warning (10036): Verilog HDL or VHDL warning at UART_8250.v(66): object "new_wdata" assigned a value but never read File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/UART_8250.v Line: 66
Warning (10230): Verilog HDL assignment warning at UART_8250.v(74): truncated value with size 8 to match size of target (4) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/UART_8250.v Line: 74
Warning (10230): Verilog HDL assignment warning at UART_8250.v(82): truncated value with size 18 to match size of target (16) File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/UART_8250.v Line: 82
Info (12128): Elaborating entity "rs232_phy" for hierarchy "system:sys_inst|UART_8250:UART|rs232_phy:rs232_phy_inst" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/UART_8250.v Line: 99
Info (12128): Elaborating entity "q1" for hierarchy "system:sys_inst|UART_8250:UART|q1:rs232_wr" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/UART_8250.v Line: 111
Info (10264): Verilog HDL Case Statement information at q1.v(74): all case item expressions in this case statement are onehot File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/q1.v Line: 74
Info (12128): Elaborating entity "q16" for hierarchy "system:sys_inst|UART_8250:UART|q16:rs232_rd" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/UART_8250.v Line: 123
Info (12128): Elaborating entity "dcfifo" for hierarchy "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/q16.v Line: 79
Info (12130): Elaborated megafunction instantiation "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/q16.v Line: 79
Info (12133): Instantiated megafunction "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component" with the following parameter: File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/q16.v Line: 79
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_emf1.tdf
    Info (12023): Found entity 1: dcfifo_emf1 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_emf1.tdf Line: 36
Info (12128): Elaborating entity "dcfifo_emf1" for hierarchy "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated" File: e:/altera/17.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_4p6.tdf
    Info (12023): Found entity 1: a_graycounter_4p6 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/a_graycounter_4p6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_4p6" for hierarchy "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|a_graycounter_4p6:rdptr_g1p" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_emf1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_07c.tdf
    Info (12023): Found entity 1: a_graycounter_07c File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/a_graycounter_07c.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_07c" for hierarchy "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|a_graycounter_07c:wrptr_g1p" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_emf1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mb41.tdf
    Info (12023): Found entity 1: altsyncram_mb41 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_mb41.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_mb41" for hierarchy "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|altsyncram_mb41:fifo_ram" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_emf1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qal.tdf
    Info (12023): Found entity 1: alt_synch_pipe_qal File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/alt_synch_pipe_qal.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_qal" for hierarchy "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_emf1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_b09.tdf
    Info (12023): Found entity 1: dffpipe_b09 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dffpipe_b09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_b09" for hierarchy "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/alt_synch_pipe_qal.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ral.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ral File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/alt_synch_pipe_ral.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_ral" for hierarchy "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_emf1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_f09.tdf
    Info (12023): Found entity 1: dffpipe_f09 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dffpipe_f09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_f09" for hierarchy "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_f09:dffpipe15" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/alt_synch_pipe_ral.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info (12023): Found entity 1: cmpr_o76 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/cmpr_o76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_o76" for hierarchy "system:sys_inst|UART_8250:UART|q16:rs232_rd|dcfifo:dcfifo_component|dcfifo_emf1:auto_generated|cmpr_o76:rdempty_eq_comp" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcfifo_emf1.tdf Line: 59
Info (12128): Elaborating entity "i2c_master_byte" for hierarchy "system:sys_inst|i2c_master_byte:i2cmb" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 790
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a0" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 55
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a1" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 97
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a2" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 139
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a3" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 181
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a4" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 223
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a5" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 265
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a6" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 307
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a7" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 349
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a8" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 391
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a9" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 433
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a10" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 475
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a11" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 517
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a12" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 559
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a13" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 601
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a14" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 643
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a15" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 685
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a16" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 727
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a17" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 769
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a18" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 811
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a19" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 853
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a20" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 895
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a21" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 937
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a22" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 979
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a23" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 1021
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a24" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 1063
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a25" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 1105
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a26" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 1147
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a27" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 1189
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a28" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 1231
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a29" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 1273
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a30" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 1315
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a31" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 1357
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a32" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 1399
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a33" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 1441
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a34" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 1483
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a35" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 1525
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a36" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 1567
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a37" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 1609
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a38" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 1651
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a39" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 1693
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a40" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 1735
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a41" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 1777
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a42" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 1819
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a43" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 1861
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a44" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 1903
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a45" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 1945
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a46" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 1987
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a47" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 2029
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a48" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 2071
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a49" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 2113
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a50" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 2155
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a51" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 2197
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a52" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 2239
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a53" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 2281
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a54" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 2323
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a55" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 2365
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a56" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 2407
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a57" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 2449
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a58" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 2491
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a59" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 2533
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a60" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 2575
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a61" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 2617
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a62" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 2659
        Warning (14320): Synthesized away node "system:sys_inst|cache2:cache_bios|altsyncram:altsyncram_component|altsyncram_bkn2:auto_generated|ram_block1a63" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_bkn2.tdf Line: 2701
Warning (276027): Inferred dual-clock RAM node "mist_video:mist_video|osd:osd|osd_buffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "system:sys_inst|VGA_DAC:dac|store_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "system:sys_inst|seg_map:seg_mapper|map_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|r_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|r_rtl_1" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "system:sys_inst|SDRAM_16bit:SDR|actLine" is uninferred due to inappropriate RAM size File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/sdram.v Line: 82
    Info (276004): RAM logic "system:sys_inst|VGA_DAC:dac|egapal" is uninferred due to inappropriate RAM size File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/vga.v Line: 181
Info (19000): Inferred 10 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mist_video:mist_video|osd:osd|osd_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:sys_inst|VGA_DAC:dac|store_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 21
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 21
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:sys_inst|VGA_CRT:crt|store_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 25
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 25
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:sys_inst|seg_map:seg_mapper|map_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 9
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Next186_SoC.ram0_seg_map_bebb0bbd.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:sys_inst|seg_map:seg_mapper|map_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Next186_SoC.ram0_seg_map_bebb0bbd.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:sys_inst|VGA_GC:gc|store_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 9
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 9
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mist_video:mist_video|scandoubler:scandoubler|sd_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 3
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|r_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|r_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sd_card:sd_card|sd_card_dpram:buffer_dpram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "system:sys_inst|DSP32:DSP32_inst|Mult0" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DSP32.v Line: 98
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|Mult0" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_ALU.v Line: 137
Info (12130): Elaborated megafunction instantiation "mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0"
Info (12133): Instantiated megafunction "mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dle1.tdf
    Info (12023): Found entity 1: altsyncram_dle1 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_dle1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system:sys_inst|VGA_DAC:dac|altsyncram:store_rtl_0"
Info (12133): Instantiated megafunction "system:sys_inst|VGA_DAC:dac|altsyncram:store_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "21"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "21"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6md1.tdf
    Info (12023): Found entity 1: altsyncram_6md1 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_6md1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system:sys_inst|VGA_CRT:crt|altsyncram:store_rtl_0"
Info (12133): Instantiated megafunction "system:sys_inst|VGA_CRT:crt|altsyncram:store_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "25"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "25"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_opg1.tdf
    Info (12023): Found entity 1: altsyncram_opg1 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_opg1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_0"
Info (12133): Instantiated megafunction "system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Next186_SoC.ram0_seg_map_bebb0bbd.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kbh1.tdf
    Info (12023): Found entity 1: altsyncram_kbh1 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_kbh1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_1"
Info (12133): Instantiated megafunction "system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Next186_SoC.ram0_seg_map_bebb0bbd.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_acd1.tdf
    Info (12023): Found entity 1: altsyncram_acd1 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_acd1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system:sys_inst|VGA_GC:gc|altsyncram:store_rtl_0"
Info (12133): Instantiated megafunction "system:sys_inst|VGA_GC:gc|altsyncram:store_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "9"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "9"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qmg1.tdf
    Info (12023): Found entity 1: altsyncram_qmg1 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_qmg1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "mist_video:mist_video|scandoubler:scandoubler|altsyncram:sd_buffer_rtl_0"
Info (12133): Instantiated megafunction "mist_video:mist_video|scandoubler:scandoubler|altsyncram:sd_buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cvd1.tdf
    Info (12023): Found entity 1: altsyncram_cvd1 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_cvd1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0"
Info (12133): Instantiated megafunction "system:sys_inst|DSP32:DSP32_inst|regs:DSRegs|altsyncram:r_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qsd1.tdf
    Info (12023): Found entity 1: altsyncram_qsd1 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_qsd1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "sd_card:sd_card|sd_card_dpram:buffer_dpram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "sd_card:sd_card|sd_card_dpram:buffer_dpram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k3r1.tdf
    Info (12023): Found entity 1: altsyncram_k3r1 File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_k3r1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system:sys_inst|DSP32:DSP32_inst|lpm_mult:Mult0" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DSP32.v Line: 98
Info (12133): Instantiated megafunction "system:sys_inst|DSP32:DSP32_inst|lpm_mult:Mult0" with the following parameter: File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/DSP32.v Line: 98
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_46t.tdf
    Info (12023): Found entity 1: mult_46t File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/mult_46t.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|lpm_mult:Mult0" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_ALU.v Line: 137
Info (12133): Instantiated megafunction "system:sys_inst|unit186:CPUUnit|Next186_CPU:cpu|Next186_ALU:ALU16|lpm_mult:Mult0" with the following parameter: File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186/Next186_ALU.v Line: 137
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_76t.tdf
    Info (12023): Found entity 1: mult_76t File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/mult_76t.tdf Line: 28
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 248 buffer(s)
    Info (13019): Ignored 248 SOFT buffer(s)
Warning (13050): Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning (13051): Converted the fanout from the open-drain buffer "system:sys_inst|i2c_master_byte:i2cmb|SDA" to the node "system:sys_inst|i2c_master_byte:i2cmb|b0" into a wire File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/i2c_master_byte.v Line: 31
    Warning (13051): Converted the fanout from the open-drain buffer "system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Keyboard|PS2_DATA" to the node "system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Keyboard|s_ps2_data" into a wire File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/KB_8042.v Line: 198
    Warning (13051): Converted the fanout from the open-drain buffer "system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Mouse|PS2_DATA" to the node "system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Mouse|s_ps2_data" into a wire File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/KB_8042.v Line: 198
    Warning (13051): Converted the fanout from the open-drain buffer "system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Keyboard|PS2_CLK" to the node "system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Keyboard|s_ps2_clk" into a wire File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/KB_8042.v Line: 197
    Warning (13051): Converted the fanout from the open-drain buffer "system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Mouse|PS2_CLK" to the node "system:sys_inst|KB_Mouse_8042:KB_Mouse|PS2Interface:Mouse|s_ps2_clk" into a wire File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/KB_8042.v Line: 197
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "system:sys_inst|GPIO[1]" to the node "system:sys_inst|GPIOData[1]" into an OR gate File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 188
    Warning (13047): Converted the fan-out from the tri-state buffer "system:sys_inst|GPIO[2]" to the node "system:sys_inst|GPIOData[2]" into an OR gate File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 188
    Warning (13047): Converted the fan-out from the tri-state buffer "system:sys_inst|GPIO[3]" to the node "system:sys_inst|GPIOData[3]" into an OR gate File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 188
    Warning (13047): Converted the fan-out from the tri-state buffer "system:sys_inst|GPIO[4]" to the node "system:sys_inst|GPIOData[4]" into an OR gate File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 188
    Warning (13047): Converted the fan-out from the tri-state buffer "system:sys_inst|GPIO[5]" to the node "system:sys_inst|GPIOData[5]" into an OR gate File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 188
    Warning (13047): Converted the fan-out from the tri-state buffer "system:sys_inst|GPIO[6]" to the node "system:sys_inst|GPIOData[6]" into an OR gate File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 188
    Warning (13047): Converted the fan-out from the tri-state buffer "system:sys_inst|GPIO[7]" to the node "system:sys_inst|GPIOData[7]" into an OR gate File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 188
    Warning (13047): Converted the fan-out from the tri-state buffer "system:sys_inst|GPIO[0]" to the node "system:sys_inst|GPIOData[0]" into an OR gate File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/ddr_186.v Line: 188
Info (13000): Registers with preset signals will power-up high File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v Line: 366
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "AUDIO_L" is stuck at GND File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v Line: 15
    Warning (13410): Pin "AUDIO_R" is stuck at GND File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v Line: 16
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v Line: 31
Info (286030): Timing-Driven Synthesis is running
Info (17049): 50 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "system:sys_inst|seg_map:seg_mapper|altsyncram:map_rtl_1|altsyncram_acd1:auto_generated|ALTSYNCRAM" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/altsyncram_acd1.tdf Line: 197
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "user_io:user_io|serial_out_byte[2]" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v Line: 278
    Info (17048): Logic cell "user_io:user_io|serial_out_byte[1]" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v Line: 278
    Info (17048): Logic cell "user_io:user_io|serial_out_byte[3]" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v Line: 278
    Info (17048): Logic cell "user_io:user_io|serial_out_byte[0]" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v Line: 278
    Info (17048): Logic cell "user_io:user_io|serial_out_byte[5]" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v Line: 278
    Info (17048): Logic cell "user_io:user_io|serial_out_byte[6]" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v Line: 278
    Info (17048): Logic cell "user_io:user_io|serial_out_byte[7]" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v Line: 278
    Info (17048): Logic cell "user_io:user_io|serial_out_byte[4]" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v Line: 278
Warning (15899): PLL "system:sys_inst|dcm:dcm_system|altpll:altpll_component|dcm_altpll:auto_generated|pll1" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK[3] is not connected File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/db/dcm_altpll.v Line: 43
Info (128000): Starting physical synthesis optimizations for speed
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_6qf1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_emf1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_f09:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_b09:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_ote1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_vu8:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_uu8:dffpipe12|dffe13a* 
Info (332104): Reading SDC File: 'Next186_SoC.sdc'
Warning (332174): Ignored filter at Next186_SoC.sdc(9): CLOCK_50 could not be matched with a port File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc Line: 9
Warning (332049): Ignored create_clock at Next186_SoC.sdc(9): Argument <targets> is an empty collection File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc Line: 9
    Info (332050): create_clock -period 20 [get_ports CLOCK_50] File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc Line: 9
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {sys_inst|dcm_system|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 202 -multiply_by 187 -duty_cycle 50.00 -name {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[0]} {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {sys_inst|dcm_system|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 14 -multiply_by 69 -duty_cycle 50.00 -name {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]} {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {sys_inst|dcm_system|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 27000000 -multiply_by 133199999 -phase 210.00 -duty_cycle 50.00 -name {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]} {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {sys_inst|dcm_system|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 24 -multiply_by 13 -duty_cycle 50.00 -name {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[4]} {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[4]}
    Info (332110): create_generated_clock -source {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[0]} {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[1]} {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at Next186_SoC.sdc(109): sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[3] could not be matched with a clock File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc Line: 109
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(109): Argument <to> is an empty collection File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc Line: 109
    Info (332050): set_false_path  -from  [get_clocks {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[0]}]  -to  [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[3]}] File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc Line: 109
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(113): Argument <from> is an empty collection File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc Line: 113
    Info (332050): set_false_path  -from  [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[3]}] -to [get_clocks {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[0]}]   File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc Line: 113
Warning (332174): Ignored filter at Next186_SoC.sdc(117): CLOCK_50 could not be matched with a clock File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc Line: 117
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(117): Argument <from> is an empty collection File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc Line: 117
    Info (332050): set_false_path -from [get_clocks {CLOCK_50}] -to [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[3]}] File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc Line: 117
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(117): Argument <to> is an empty collection File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc Line: 117
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(118): Argument <from> is an empty collection File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc Line: 118
    Info (332050): set_false_path -from [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[3]}] -to [get_clocks {CLOCK_50}] File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc Line: 118
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(118): Argument <to> is an empty collection File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.sdc Line: 118
Info (332144): No user constrained base clocks found in the design
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[0] with master clock period: 1.000 found on PLL node: sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 37.037
    Warning (332056): Clock: sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1] with master clock period: 1.000 found on PLL node: sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1] does not match the master clock period requirement: 37.037
    Warning (332056): Clock: sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2] with master clock period: 1.000 found on PLL node: sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2] does not match the master clock period requirement: 37.037
    Warning (332056): Clock: sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[4] with master clock period: 1.000 found on PLL node: sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[4] does not match the master clock period requirement: 37.037
    Warning (332056): Clock: sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[0] with master clock period: 1.000 found on PLL node: sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 37.037
    Warning (332056): Clock: sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[1] with master clock period: 1.000 found on PLL node: sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[1] does not match the master clock period requirement: 37.037
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 8 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    1.000     CLOCK_27
    Info (332111):    1.000      SPI_SCK
    Info (332111):    0.300 sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):    0.300 sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):    1.080 sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):    0.202 sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):    0.202 sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):    1.846 sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[4]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 466 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 152 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:10
Info (144001): Generated suppressed messages file E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (35003): Optimize away 14 nodes that do not fanout to OUTPUT or BIDIR pins
    Info (35004): Node: "user_io:user_io|serial_out_byte[2]" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v Line: 278
    Info (35004): Node: "user_io:user_io|serial_out_byte[1]" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v Line: 278
    Info (35004): Node: "user_io:user_io|serial_out_byte[3]" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v Line: 278
    Info (35004): Node: "user_io:user_io|serial_out_byte[0]" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v Line: 278
    Info (35004): Node: "user_io:user_io|serial_out_byte[5]" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v Line: 278
    Info (35004): Node: "user_io:user_io|serial_out_byte[6]" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v Line: 278
    Info (35004): Node: "user_io:user_io|serial_out_byte[7]" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v Line: 278
    Info (35004): Node: "user_io:user_io|serial_out_byte[4]" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/mist-modules/user_io.v Line: 278
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SPI_SS2" File: E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/next186_soc.v Line: 24
Info (21057): Implemented 13304 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 48 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 12974 logic cells
    Info (21064): Implemented 246 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 10 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 221 warnings
    Info: Peak virtual memory: 4979 megabytes
    Info: Processing ended: Thu May 21 21:50:00 2020
    Info: Elapsed time: 00:01:16
    Info: Total CPU time (on all processors): 00:01:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/G/Electronica/SiDi/Sources/Computer/Next186_SoC/Next186_SiDi/trunk/Next186_SoC.map.smsg.


