<?xml version='1.0'?>
<island simulinkPath='ddc_model/DUT/DUT/Const_sel' topLevelEntity='ddc_model_DUT_DUT_Const_sel'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='in_3_vin_d1_tpl' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_in_3_vin_d1_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='vin_d1' highLevelIndex='3' vector='0' complex='0'/>
    <port name='in_4_cin_d1_tpl' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_in_4_cin_d1_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='cin_d1' highLevelIndex='4' vector='0' complex='0'/>
    <port name='in_1_0_real_din_d1_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_1_0_real_din_d1_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_d1' highLevelIndex='1' vector='0' complex='0'/>
    <port name='in_1_0_imag_din_d1_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_1_0_imag_din_d1_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_d1' highLevelIndex='1' vector='0' complex='1'/>
    <port name='in_1_1_real_din_d1_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_1_1_real_din_d1_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_d1' highLevelIndex='1' vector='1' complex='0'/>
    <port name='in_1_1_imag_din_d1_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_1_1_imag_din_d1_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_d1' highLevelIndex='1' vector='1' complex='1'/>
    <port name='in_1_2_real_din_d1_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_1_2_real_din_d1_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_d1' highLevelIndex='1' vector='2' complex='0'/>
    <port name='in_1_2_imag_din_d1_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_1_2_imag_din_d1_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_d1' highLevelIndex='1' vector='2' complex='1'/>
    <port name='in_1_3_real_din_d1_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_1_3_real_din_d1_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_d1' highLevelIndex='1' vector='3' complex='0'/>
    <port name='in_1_3_imag_din_d1_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_1_3_imag_din_d1_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_d1' highLevelIndex='1' vector='3' complex='1'/>
    <port name='in_5_mux_sel_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_5_mux_sel_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='mux_sel' highLevelIndex='5' vector='0' complex='0'/>
    <port name='in_2_0_real_din_d2_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_2_0_real_din_d2_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_d2' highLevelIndex='2' vector='0' complex='0'/>
    <port name='in_2_0_imag_din_d2_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_2_0_imag_din_d2_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_d2' highLevelIndex='2' vector='0' complex='1'/>
    <port name='in_2_1_real_din_d2_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_2_1_real_din_d2_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_d2' highLevelIndex='2' vector='1' complex='0'/>
    <port name='in_2_1_imag_din_d2_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_2_1_imag_din_d2_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_d2' highLevelIndex='2' vector='1' complex='1'/>
    <port name='in_2_2_real_din_d2_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_2_2_real_din_d2_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_d2' highLevelIndex='2' vector='2' complex='0'/>
    <port name='in_2_2_imag_din_d2_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_2_2_imag_din_d2_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_d2' highLevelIndex='2' vector='2' complex='1'/>
    <port name='in_2_3_real_din_d2_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_2_3_real_din_d2_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_d2' highLevelIndex='2' vector='3' complex='0'/>
    <port name='in_2_3_imag_din_d2_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_2_3_imag_din_d2_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_In_HB_Bypass_vunroll_cunroll_x.stm' highLevelName='din_d2' highLevelIndex='2' vector='3' complex='1'/>
    <port name='out_2_vin_a1_tpl' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_2_vin_a1_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='vin_a1' highLevelIndex='2' vector='0' complex='0'/>
    <port name='out_3_cin_a1_tpl' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_3_cin_a1_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='cin_a1' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_1_0_real_din_a1_tpl' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_1_0_real_din_a1_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='din_a1' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_1_0_imag_din_a1_tpl' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_1_0_imag_din_a1_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='din_a1' highLevelIndex='1' vector='0' complex='1'/>
    <port name='out_1_1_real_din_a1_tpl' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_1_1_real_din_a1_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='din_a1' highLevelIndex='1' vector='1' complex='0'/>
    <port name='out_1_1_imag_din_a1_tpl' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_1_1_imag_din_a1_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='din_a1' highLevelIndex='1' vector='1' complex='1'/>
    <port name='out_1_2_real_din_a1_tpl' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_1_2_real_din_a1_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='din_a1' highLevelIndex='1' vector='2' complex='0'/>
    <port name='out_1_2_imag_din_a1_tpl' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_1_2_imag_din_a1_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='din_a1' highLevelIndex='1' vector='2' complex='1'/>
    <port name='out_1_3_real_din_a1_tpl' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_1_3_real_din_a1_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='din_a1' highLevelIndex='1' vector='3' complex='0'/>
    <port name='out_1_3_imag_din_a1_tpl' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_1_3_imag_din_a1_tpl' stm='ddc_model/ddc_model_DUT_DUT_Const_sel_Channel_out_HC_Bypass_vunroll_cunroll_x.stm' highLevelName='din_a1' highLevelIndex='1' vector='3' complex='1'/>
    <file path='eda/sim_lib/altera_mf.v' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf_ver'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/tennm_atoms.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/tennm_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/mentor/tennm_atoms_ncrypt.sv' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
</island>
