
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007174  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00407174  00407174  00017174  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d0  20400000  0040717c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000030c  204009d0  00407b4c  000209d0  2**2
                  ALLOC
  4 .stack        00002004  20400cdc  00407e58  000209d0  2**0
                  ALLOC
  5 .heap         00000200  20402ce0  00409e5c  000209d0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209fe  2**0
                  CONTENTS, READONLY
  8 .debug_info   00018b70  00000000  00000000  00020a57  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000038e3  00000000  00000000  000395c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000588f  00000000  00000000  0003ceaa  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000008d8  00000000  00000000  00042739  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000940  00000000  00000000  00043011  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00021667  00000000  00000000  00043951  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000efc9  00000000  00000000  00064fb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00090255  00000000  00000000  00073f81  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00001f90  00000000  00000000  001041d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	e0 2c 40 20 49 14 40 00 45 14 40 00 45 14 40 00     .,@ I.@.E.@.E.@.
  400010:	45 14 40 00 45 14 40 00 45 14 40 00 00 00 00 00     E.@.E.@.E.@.....
	...
  40002c:	45 14 40 00 45 14 40 00 00 00 00 00 45 14 40 00     E.@.E.@.....E.@.
  40003c:	45 14 40 00 45 14 40 00 45 14 40 00 45 14 40 00     E.@.E.@.E.@.E.@.
  40004c:	c1 18 40 00 45 14 40 00 45 14 40 00 45 14 40 00     ..@.E.@.E.@.E.@.
  40005c:	45 14 40 00 45 14 40 00 00 00 00 00 a9 0f 40 00     E.@.E.@.......@.
  40006c:	bd 0f 40 00 d1 0f 40 00 45 14 40 00 45 14 40 00     ..@...@.E.@.E.@.
  40007c:	45 14 40 00 e5 0f 40 00 f9 0f 40 00 45 14 40 00     E.@...@...@.E.@.
  40008c:	45 14 40 00 45 14 40 00 45 14 40 00 45 14 40 00     E.@.E.@.E.@.E.@.
  40009c:	45 14 40 00 45 14 40 00 45 14 40 00 45 14 40 00     E.@.E.@.E.@.E.@.
  4000ac:	45 14 40 00 45 14 40 00 45 14 40 00 45 14 40 00     E.@.E.@.E.@.E.@.
  4000bc:	45 14 40 00 45 14 40 00 45 14 40 00 45 14 40 00     E.@.E.@.E.@.E.@.
  4000cc:	45 14 40 00 00 00 00 00 45 14 40 00 00 00 00 00     E.@.....E.@.....
  4000dc:	45 14 40 00 45 14 40 00 45 14 40 00 45 14 40 00     E.@.E.@.E.@.E.@.
  4000ec:	45 14 40 00 45 14 40 00 45 14 40 00 45 14 40 00     E.@.E.@.E.@.E.@.
  4000fc:	45 14 40 00 45 14 40 00 45 14 40 00 45 14 40 00     E.@.E.@.E.@.E.@.
  40010c:	45 14 40 00 45 14 40 00 00 00 00 00 00 00 00 00     E.@.E.@.........
  40011c:	00 00 00 00 45 14 40 00 45 14 40 00 45 14 40 00     ....E.@.E.@.E.@.
  40012c:	45 14 40 00 45 14 40 00 00 00 00 00 45 14 40 00     E.@.E.@.....E.@.
  40013c:	45 14 40 00                                         E.@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d0 	.word	0x204009d0
  40015c:	00000000 	.word	0x00000000
  400160:	0040717c 	.word	0x0040717c

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	0040717c 	.word	0x0040717c
  4001a0:	204009d4 	.word	0x204009d4
  4001a4:	0040717c 	.word	0x0040717c
  4001a8:	00000000 	.word	0x00000000

004001ac <rtt_init>:
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  4001ac:	4b03      	ldr	r3, [pc, #12]	; (4001bc <rtt_init+0x10>)
  4001ae:	681b      	ldr	r3, [r3, #0]
  4001b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  4001b4:	4319      	orrs	r1, r3
  4001b6:	6001      	str	r1, [r0, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
}
  4001b8:	2000      	movs	r0, #0
  4001ba:	4770      	bx	lr
  4001bc:	204009ec 	.word	0x204009ec

004001c0 <rtt_sel_source>:
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
	if(is_rtc_sel) {
  4001c0:	b941      	cbnz	r1, 4001d4 <rtt_sel_source+0x14>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  4001c2:	4a09      	ldr	r2, [pc, #36]	; (4001e8 <rtt_sel_source+0x28>)
  4001c4:	6813      	ldr	r3, [r2, #0]
  4001c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  4001ca:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001cc:	6802      	ldr	r2, [r0, #0]
  4001ce:	4313      	orrs	r3, r2
  4001d0:	6003      	str	r3, [r0, #0]
  4001d2:	4770      	bx	lr
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  4001d4:	4a04      	ldr	r2, [pc, #16]	; (4001e8 <rtt_sel_source+0x28>)
  4001d6:	6813      	ldr	r3, [r2, #0]
  4001d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  4001dc:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001de:	6802      	ldr	r2, [r0, #0]
  4001e0:	4313      	orrs	r3, r2
  4001e2:	6003      	str	r3, [r0, #0]
  4001e4:	4770      	bx	lr
  4001e6:	bf00      	nop
  4001e8:	204009ec 	.word	0x204009ec

004001ec <rtt_enable_interrupt>:
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp;

	temp = p_rtt->RTT_MR;
  4001ec:	6802      	ldr	r2, [r0, #0]
	temp |= ul_sources;
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  4001ee:	4b03      	ldr	r3, [pc, #12]	; (4001fc <rtt_enable_interrupt+0x10>)
  4001f0:	681b      	ldr	r3, [r3, #0]
  4001f2:	4319      	orrs	r1, r3
  4001f4:	4311      	orrs	r1, r2
#endif
	p_rtt->RTT_MR = temp;
  4001f6:	6001      	str	r1, [r0, #0]
  4001f8:	4770      	bx	lr
  4001fa:	bf00      	nop
  4001fc:	204009ec 	.word	0x204009ec

00400200 <rtt_disable_interrupt>:
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp = 0;

	temp = p_rtt->RTT_MR;
  400200:	6803      	ldr	r3, [r0, #0]
	temp &= (~ul_sources);
  400202:	ea23 0101 	bic.w	r1, r3, r1
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  400206:	4b02      	ldr	r3, [pc, #8]	; (400210 <rtt_disable_interrupt+0x10>)
  400208:	681b      	ldr	r3, [r3, #0]
  40020a:	4319      	orrs	r1, r3
#endif
	p_rtt->RTT_MR = temp;
  40020c:	6001      	str	r1, [r0, #0]
  40020e:	4770      	bx	lr
  400210:	204009ec 	.word	0x204009ec

00400214 <rtt_read_timer_value>:
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
	uint32_t rtt_val = p_rtt->RTT_VR;
  400214:	6882      	ldr	r2, [r0, #8]

	while (rtt_val != p_rtt->RTT_VR) {
  400216:	6883      	ldr	r3, [r0, #8]
  400218:	429a      	cmp	r2, r3
  40021a:	d003      	beq.n	400224 <rtt_read_timer_value+0x10>
		rtt_val = p_rtt->RTT_VR;
  40021c:	6882      	ldr	r2, [r0, #8]
	while (rtt_val != p_rtt->RTT_VR) {
  40021e:	6883      	ldr	r3, [r0, #8]
  400220:	4293      	cmp	r3, r2
  400222:	d1fb      	bne.n	40021c <rtt_read_timer_value+0x8>
	}

	return rtt_val;
}
  400224:	4618      	mov	r0, r3
  400226:	4770      	bx	lr

00400228 <rtt_get_status>:
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
	return p_rtt->RTT_SR;
  400228:	68c0      	ldr	r0, [r0, #12]
}
  40022a:	4770      	bx	lr

0040022c <rtt_write_alarm_time>:
 * \param ul_alarm_time Alarm time,Alarm time = ALMV + 1.
 *
 * \retval 0 Configuration is done.
 */
uint32_t rtt_write_alarm_time(Rtt *p_rtt, uint32_t ul_alarm_time)
{
  40022c:	b570      	push	{r4, r5, r6, lr}
  40022e:	4606      	mov	r6, r0
  400230:	460d      	mov	r5, r1
	uint32_t flag;

	flag = p_rtt->RTT_MR & RTT_MR_ALMIEN;
  400232:	6804      	ldr	r4, [r0, #0]
  400234:	f404 3480 	and.w	r4, r4, #65536	; 0x10000

	rtt_disable_interrupt(RTT, RTT_MR_ALMIEN);
  400238:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40023c:	4809      	ldr	r0, [pc, #36]	; (400264 <rtt_write_alarm_time+0x38>)
  40023e:	4b0a      	ldr	r3, [pc, #40]	; (400268 <rtt_write_alarm_time+0x3c>)
  400240:	4798      	blx	r3

	/**
	 * Alarm time = ALMV + 1,If the incoming parameter 
	 * is 0, the ALMV is set to 0xFFFFFFFF.
	*/
	if(ul_alarm_time == 0) {
  400242:	b92d      	cbnz	r5, 400250 <rtt_write_alarm_time+0x24>
		p_rtt->RTT_AR = 0xFFFFFFFF;
  400244:	f04f 33ff 	mov.w	r3, #4294967295
  400248:	6073      	str	r3, [r6, #4]
	}
	else {
		p_rtt->RTT_AR = ul_alarm_time - 1;
	}

	if (flag) {
  40024a:	b924      	cbnz	r4, 400256 <rtt_write_alarm_time+0x2a>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
	}

	return 0;
}
  40024c:	2000      	movs	r0, #0
  40024e:	bd70      	pop	{r4, r5, r6, pc}
		p_rtt->RTT_AR = ul_alarm_time - 1;
  400250:	3d01      	subs	r5, #1
  400252:	6075      	str	r5, [r6, #4]
  400254:	e7f9      	b.n	40024a <rtt_write_alarm_time+0x1e>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  400256:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40025a:	4802      	ldr	r0, [pc, #8]	; (400264 <rtt_write_alarm_time+0x38>)
  40025c:	4b03      	ldr	r3, [pc, #12]	; (40026c <rtt_write_alarm_time+0x40>)
  40025e:	4798      	blx	r3
  400260:	e7f4      	b.n	40024c <rtt_write_alarm_time+0x20>
  400262:	bf00      	nop
  400264:	400e1830 	.word	0x400e1830
  400268:	00400201 	.word	0x00400201
  40026c:	004001ed 	.word	0x004001ed

00400270 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400270:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  400272:	4b07      	ldr	r3, [pc, #28]	; (400290 <spi_enable_clock+0x20>)
  400274:	4298      	cmp	r0, r3
  400276:	d003      	beq.n	400280 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  400278:	4b06      	ldr	r3, [pc, #24]	; (400294 <spi_enable_clock+0x24>)
  40027a:	4298      	cmp	r0, r3
  40027c:	d004      	beq.n	400288 <spi_enable_clock+0x18>
  40027e:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400280:	2015      	movs	r0, #21
  400282:	4b05      	ldr	r3, [pc, #20]	; (400298 <spi_enable_clock+0x28>)
  400284:	4798      	blx	r3
  400286:	bd08      	pop	{r3, pc}
  400288:	202a      	movs	r0, #42	; 0x2a
  40028a:	4b03      	ldr	r3, [pc, #12]	; (400298 <spi_enable_clock+0x28>)
  40028c:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  40028e:	e7f6      	b.n	40027e <spi_enable_clock+0xe>
  400290:	40008000 	.word	0x40008000
  400294:	40058000 	.word	0x40058000
  400298:	0040112d 	.word	0x0040112d

0040029c <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  40029c:	6843      	ldr	r3, [r0, #4]
  40029e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4002a2:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4002a4:	6843      	ldr	r3, [r0, #4]
  4002a6:	0409      	lsls	r1, r1, #16
  4002a8:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4002ac:	4319      	orrs	r1, r3
  4002ae:	6041      	str	r1, [r0, #4]
  4002b0:	4770      	bx	lr

004002b2 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4002b2:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4002b4:	f643 2499 	movw	r4, #15001	; 0x3a99
  4002b8:	6905      	ldr	r5, [r0, #16]
  4002ba:	f015 0f02 	tst.w	r5, #2
  4002be:	d103      	bne.n	4002c8 <spi_write+0x16>
		if (!timeout--) {
  4002c0:	3c01      	subs	r4, #1
  4002c2:	d1f9      	bne.n	4002b8 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  4002c4:	2001      	movs	r0, #1
  4002c6:	e00c      	b.n	4002e2 <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  4002c8:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  4002ca:	f014 0f02 	tst.w	r4, #2
  4002ce:	d006      	beq.n	4002de <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  4002d0:	0412      	lsls	r2, r2, #16
  4002d2:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  4002d6:	4311      	orrs	r1, r2
		if (uc_last) {
  4002d8:	b10b      	cbz	r3, 4002de <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  4002da:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  4002de:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  4002e0:	2000      	movs	r0, #0
}
  4002e2:	bc30      	pop	{r4, r5}
  4002e4:	4770      	bx	lr

004002e6 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  4002e6:	b932      	cbnz	r2, 4002f6 <spi_set_clock_polarity+0x10>
  4002e8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4002ec:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002ee:	f023 0301 	bic.w	r3, r3, #1
  4002f2:	6303      	str	r3, [r0, #48]	; 0x30
  4002f4:	4770      	bx	lr
  4002f6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4002fa:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002fc:	f043 0301 	orr.w	r3, r3, #1
  400300:	6303      	str	r3, [r0, #48]	; 0x30
  400302:	4770      	bx	lr

00400304 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400304:	b932      	cbnz	r2, 400314 <spi_set_clock_phase+0x10>
  400306:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  40030a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40030c:	f023 0302 	bic.w	r3, r3, #2
  400310:	6303      	str	r3, [r0, #48]	; 0x30
  400312:	4770      	bx	lr
  400314:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400318:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40031a:	f043 0302 	orr.w	r3, r3, #2
  40031e:	6303      	str	r3, [r0, #48]	; 0x30
  400320:	4770      	bx	lr

00400322 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400322:	2a04      	cmp	r2, #4
  400324:	d003      	beq.n	40032e <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400326:	b16a      	cbz	r2, 400344 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400328:	2a08      	cmp	r2, #8
  40032a:	d016      	beq.n	40035a <spi_configure_cs_behavior+0x38>
  40032c:	4770      	bx	lr
  40032e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400332:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400334:	f023 0308 	bic.w	r3, r3, #8
  400338:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  40033a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40033c:	f043 0304 	orr.w	r3, r3, #4
  400340:	6303      	str	r3, [r0, #48]	; 0x30
  400342:	4770      	bx	lr
  400344:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400348:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40034a:	f023 0308 	bic.w	r3, r3, #8
  40034e:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400350:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400352:	f023 0304 	bic.w	r3, r3, #4
  400356:	6303      	str	r3, [r0, #48]	; 0x30
  400358:	4770      	bx	lr
  40035a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40035e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400360:	f043 0308 	orr.w	r3, r3, #8
  400364:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  400366:	e7e1      	b.n	40032c <spi_configure_cs_behavior+0xa>

00400368 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400368:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  40036c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40036e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  400372:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  400374:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400376:	431a      	orrs	r2, r3
  400378:	630a      	str	r2, [r1, #48]	; 0x30
  40037a:	4770      	bx	lr

0040037c <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  40037c:	1e43      	subs	r3, r0, #1
  40037e:	4419      	add	r1, r3
  400380:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  400384:	1e43      	subs	r3, r0, #1
  400386:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  400388:	bf94      	ite	ls
  40038a:	b200      	sxthls	r0, r0
		return -1;
  40038c:	f04f 30ff 	movhi.w	r0, #4294967295
}
  400390:	4770      	bx	lr

00400392 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  400392:	b17a      	cbz	r2, 4003b4 <spi_set_baudrate_div+0x22>
{
  400394:	b410      	push	{r4}
  400396:	4614      	mov	r4, r2
  400398:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  40039c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40039e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4003a2:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4003a4:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4003a6:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4003aa:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4003ac:	2000      	movs	r0, #0
}
  4003ae:	f85d 4b04 	ldr.w	r4, [sp], #4
  4003b2:	4770      	bx	lr
        return -1;
  4003b4:	f04f 30ff 	mov.w	r0, #4294967295
  4003b8:	4770      	bx	lr
	...

004003bc <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  4003bc:	4b01      	ldr	r3, [pc, #4]	; (4003c4 <gfx_mono_set_framebuffer+0x8>)
  4003be:	6018      	str	r0, [r3, #0]
  4003c0:	4770      	bx	lr
  4003c2:	bf00      	nop
  4003c4:	204009f0 	.word	0x204009f0

004003c8 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  4003c8:	4b02      	ldr	r3, [pc, #8]	; (4003d4 <gfx_mono_framebuffer_put_byte+0xc>)
  4003ca:	681b      	ldr	r3, [r3, #0]
  4003cc:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  4003d0:	5442      	strb	r2, [r0, r1]
  4003d2:	4770      	bx	lr
  4003d4:	204009f0 	.word	0x204009f0

004003d8 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  4003d8:	4b02      	ldr	r3, [pc, #8]	; (4003e4 <gfx_mono_framebuffer_get_byte+0xc>)
  4003da:	681b      	ldr	r3, [r3, #0]
  4003dc:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  4003e0:	5c40      	ldrb	r0, [r0, r1]
  4003e2:	4770      	bx	lr
  4003e4:	204009f0 	.word	0x204009f0

004003e8 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  4003e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  4003ec:	1884      	adds	r4, r0, r2
  4003ee:	2c80      	cmp	r4, #128	; 0x80
  4003f0:	dd02      	ble.n	4003f8 <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  4003f2:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  4003f6:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  4003f8:	b322      	cbz	r2, 400444 <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  4003fa:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  4003fc:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  400400:	2601      	movs	r6, #1
  400402:	fa06 f101 	lsl.w	r1, r6, r1
  400406:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  400408:	2b01      	cmp	r3, #1
  40040a:	d01d      	beq.n	400448 <gfx_mono_generic_draw_horizontal_line+0x60>
  40040c:	2b00      	cmp	r3, #0
  40040e:	d035      	beq.n	40047c <gfx_mono_generic_draw_horizontal_line+0x94>
  400410:	2b02      	cmp	r3, #2
  400412:	d117      	bne.n	400444 <gfx_mono_generic_draw_horizontal_line+0x5c>
  400414:	3801      	subs	r0, #1
  400416:	b2c7      	uxtb	r7, r0
  400418:	19d4      	adds	r4, r2, r7
  40041a:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  40041c:	f8df a090 	ldr.w	sl, [pc, #144]	; 4004b0 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  400420:	f04f 0900 	mov.w	r9, #0
  400424:	f8df 808c 	ldr.w	r8, [pc, #140]	; 4004b4 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400428:	4621      	mov	r1, r4
  40042a:	4628      	mov	r0, r5
  40042c:	47d0      	blx	sl
			temp ^= pixelmask;
  40042e:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400432:	464b      	mov	r3, r9
  400434:	b2d2      	uxtb	r2, r2
  400436:	4621      	mov	r1, r4
  400438:	4628      	mov	r0, r5
  40043a:	47c0      	blx	r8
  40043c:	3c01      	subs	r4, #1
  40043e:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400440:	42bc      	cmp	r4, r7
  400442:	d1f1      	bne.n	400428 <gfx_mono_generic_draw_horizontal_line+0x40>
  400444:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400448:	3801      	subs	r0, #1
  40044a:	b2c7      	uxtb	r7, r0
  40044c:	19d4      	adds	r4, r2, r7
  40044e:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  400450:	f8df a05c 	ldr.w	sl, [pc, #92]	; 4004b0 <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  400454:	f04f 0900 	mov.w	r9, #0
  400458:	f8df 8058 	ldr.w	r8, [pc, #88]	; 4004b4 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  40045c:	4621      	mov	r1, r4
  40045e:	4628      	mov	r0, r5
  400460:	47d0      	blx	sl
			temp |= pixelmask;
  400462:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400466:	464b      	mov	r3, r9
  400468:	b2d2      	uxtb	r2, r2
  40046a:	4621      	mov	r1, r4
  40046c:	4628      	mov	r0, r5
  40046e:	47c0      	blx	r8
  400470:	3c01      	subs	r4, #1
  400472:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400474:	42bc      	cmp	r4, r7
  400476:	d1f1      	bne.n	40045c <gfx_mono_generic_draw_horizontal_line+0x74>
  400478:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40047c:	3801      	subs	r0, #1
  40047e:	b2c7      	uxtb	r7, r0
  400480:	19d4      	adds	r4, r2, r7
  400482:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  400484:	f8df 8028 	ldr.w	r8, [pc, #40]	; 4004b0 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  400488:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  40048a:	f8df 9028 	ldr.w	r9, [pc, #40]	; 4004b4 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  40048e:	4621      	mov	r1, r4
  400490:	4628      	mov	r0, r5
  400492:	47c0      	blx	r8
			temp &= ~pixelmask;
  400494:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400498:	2300      	movs	r3, #0
  40049a:	b2d2      	uxtb	r2, r2
  40049c:	4621      	mov	r1, r4
  40049e:	4628      	mov	r0, r5
  4004a0:	47c8      	blx	r9
  4004a2:	3c01      	subs	r4, #1
  4004a4:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4004a6:	42bc      	cmp	r4, r7
  4004a8:	d1f1      	bne.n	40048e <gfx_mono_generic_draw_horizontal_line+0xa6>
  4004aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4004ae:	bf00      	nop
  4004b0:	004008a5 	.word	0x004008a5
  4004b4:	004007a1 	.word	0x004007a1

004004b8 <gfx_mono_generic_draw_vertical_line>:
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_vertical_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
	if (length == 0) {
  4004b8:	2a00      	cmp	r2, #0
  4004ba:	d048      	beq.n	40054e <gfx_mono_generic_draw_vertical_line+0x96>
{
  4004bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4004c0:	4614      	mov	r4, r2
  4004c2:	461f      	mov	r7, r3
  4004c4:	4606      	mov	r6, r0
		return;
	}

	gfx_coord_t y2 = y + length - 1;
  4004c6:	1e4a      	subs	r2, r1, #1
  4004c8:	4422      	add	r2, r4
  4004ca:	b2d2      	uxtb	r2, r2

	if (y == y2) {
  4004cc:	4291      	cmp	r1, r2
  4004ce:	d031      	beq.n	400534 <gfx_mono_generic_draw_vertical_line+0x7c>
  4004d0:	2a1f      	cmp	r2, #31
  4004d2:	bf28      	it	cs
  4004d4:	221f      	movcs	r2, #31
  4004d6:	4615      	mov	r5, r2

	if (y2 >= GFX_MONO_LCD_HEIGHT - 1) {
		y2 = GFX_MONO_LCD_HEIGHT - 1;
	}

	gfx_coord_t y1page = y / 8;
  4004d8:	08cc      	lsrs	r4, r1, #3
	gfx_coord_t y2page = y2 / 8;
  4004da:	ea4f 08d2 	mov.w	r8, r2, lsr #3

	uint8_t y1bitpos = y & 0x07;
	uint8_t y2bitpos = y2 & 0x07;

	uint8_t y1pixelmask = 0xFF << y1bitpos;
  4004de:	f001 0207 	and.w	r2, r1, #7
  4004e2:	23ff      	movs	r3, #255	; 0xff
  4004e4:	fa03 f202 	lsl.w	r2, r3, r2
  4004e8:	b2d2      	uxtb	r2, r2
	uint8_t y2pixelmask = 0xFF >> (7 - y2bitpos);
  4004ea:	f005 0507 	and.w	r5, r5, #7
  4004ee:	f1c5 0507 	rsb	r5, r5, #7
  4004f2:	fa43 f505 	asr.w	r5, r3, r5
  4004f6:	b2ed      	uxtb	r5, r5

	/* The pixels are on the same page; combine masks */
	if (y1page == y2page) {
  4004f8:	4544      	cmp	r4, r8
  4004fa:	d020      	beq.n	40053e <gfx_mono_generic_draw_vertical_line+0x86>
		uint8_t pixelmask = y1pixelmask & y2pixelmask;
		gfx_mono_mask_byte(y1page, x, pixelmask, color);
	} else {
		gfx_mono_mask_byte(y1page, x, y1pixelmask, color);
  4004fc:	463b      	mov	r3, r7
  4004fe:	4601      	mov	r1, r0
  400500:	4620      	mov	r0, r4
  400502:	f8df 904c 	ldr.w	r9, [pc, #76]	; 400550 <gfx_mono_generic_draw_vertical_line+0x98>
  400506:	47c8      	blx	r9

		while (++y1page < y2page) {
  400508:	3401      	adds	r4, #1
  40050a:	45a0      	cmp	r8, r4
  40050c:	d90a      	bls.n	400524 <gfx_mono_generic_draw_vertical_line+0x6c>
			gfx_mono_mask_byte(y1page, x, 0xFF, color);
  40050e:	f04f 0aff 	mov.w	sl, #255	; 0xff
  400512:	463b      	mov	r3, r7
  400514:	4652      	mov	r2, sl
  400516:	4631      	mov	r1, r6
  400518:	4620      	mov	r0, r4
  40051a:	47c8      	blx	r9
		while (++y1page < y2page) {
  40051c:	3401      	adds	r4, #1
  40051e:	b2e4      	uxtb	r4, r4
  400520:	45a0      	cmp	r8, r4
  400522:	d8f6      	bhi.n	400512 <gfx_mono_generic_draw_vertical_line+0x5a>
		}

		gfx_mono_mask_byte(y2page, x, y2pixelmask, color);
  400524:	463b      	mov	r3, r7
  400526:	462a      	mov	r2, r5
  400528:	4631      	mov	r1, r6
  40052a:	4640      	mov	r0, r8
  40052c:	4c08      	ldr	r4, [pc, #32]	; (400550 <gfx_mono_generic_draw_vertical_line+0x98>)
  40052e:	47a0      	blx	r4
  400530:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		gfx_mono_draw_pixel(x, y, color);
  400534:	461a      	mov	r2, r3
  400536:	4b07      	ldr	r3, [pc, #28]	; (400554 <gfx_mono_generic_draw_vertical_line+0x9c>)
  400538:	4798      	blx	r3
		return;
  40053a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		gfx_mono_mask_byte(y1page, x, pixelmask, color);
  40053e:	463b      	mov	r3, r7
  400540:	402a      	ands	r2, r5
  400542:	4601      	mov	r1, r0
  400544:	4620      	mov	r0, r4
  400546:	4c02      	ldr	r4, [pc, #8]	; (400550 <gfx_mono_generic_draw_vertical_line+0x98>)
  400548:	47a0      	blx	r4
  40054a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40054e:	4770      	bx	lr
  400550:	004008b1 	.word	0x004008b1
  400554:	00400841 	.word	0x00400841

00400558 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  400558:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40055c:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  400560:	b18b      	cbz	r3, 400586 <gfx_mono_generic_draw_filled_rect+0x2e>
  400562:	461c      	mov	r4, r3
  400564:	4690      	mov	r8, r2
  400566:	4606      	mov	r6, r0
  400568:	1e4d      	subs	r5, r1, #1
  40056a:	b2ed      	uxtb	r5, r5
  40056c:	442c      	add	r4, r5
  40056e:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  400570:	f8df 9018 	ldr.w	r9, [pc, #24]	; 40058c <gfx_mono_generic_draw_filled_rect+0x34>
  400574:	463b      	mov	r3, r7
  400576:	4642      	mov	r2, r8
  400578:	4621      	mov	r1, r4
  40057a:	4630      	mov	r0, r6
  40057c:	47c8      	blx	r9
  40057e:	3c01      	subs	r4, #1
  400580:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  400582:	42ac      	cmp	r4, r5
  400584:	d1f6      	bne.n	400574 <gfx_mono_generic_draw_filled_rect+0x1c>
  400586:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40058a:	bf00      	nop
  40058c:	004003e9 	.word	0x004003e9

00400590 <gfx_mono_generic_draw_filled_circle>:
 * \param[in]  quadrant_mask Bitmask indicating which quadrants to draw.
 */
void gfx_mono_generic_draw_filled_circle(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t radius, enum gfx_mono_color color,
		uint8_t quadrant_mask)
{
  400590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400594:	b085      	sub	sp, #20
  400596:	4681      	mov	r9, r0
  400598:	9100      	str	r1, [sp, #0]
  40059a:	9301      	str	r3, [sp, #4]
  40059c:	f89d b038 	ldrb.w	fp, [sp, #56]	; 0x38
	gfx_coord_t offset_x;
	gfx_coord_t offset_y;
	int16_t error;

	/* Draw only a pixel if radius is zero. */
	if (radius == 0) {
  4005a0:	b17a      	cbz	r2, 4005c2 <gfx_mono_generic_draw_filled_circle+0x32>
  4005a2:	4616      	mov	r6, r2
	}

	/* Set up start iterators. */
	offset_x = 0;
	offset_y = radius;
	error = 3 - 2 * radius;
  4005a4:	0055      	lsls	r5, r2, #1
  4005a6:	f1c5 0503 	rsb	r5, r5, #3
  4005aa:	2701      	movs	r7, #1
  4005ac:	f04f 0800 	mov.w	r8, #0

	/* Iterate offset_x from 0 to radius. */
	while (offset_x <= offset_y) {
		/* Draw vertical lines tracking each quadrant. */
		if (quadrant_mask & GFX_QUADRANT0) {
  4005b0:	f00b 0303 	and.w	r3, fp, #3
  4005b4:	9302      	str	r3, [sp, #8]
			gfx_mono_draw_vertical_line(x + offset_y,
  4005b6:	f8df a0f0 	ldr.w	sl, [pc, #240]	; 4006a8 <gfx_mono_generic_draw_filled_circle+0x118>
					y - offset_x, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x + offset_x,
					y - offset_y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT1) {
  4005ba:	f00b 030c 	and.w	r3, fp, #12
  4005be:	9303      	str	r3, [sp, #12]
  4005c0:	e04d      	b.n	40065e <gfx_mono_generic_draw_filled_circle+0xce>
		gfx_mono_draw_pixel(x, y, color);
  4005c2:	461a      	mov	r2, r3
  4005c4:	4b37      	ldr	r3, [pc, #220]	; (4006a4 <gfx_mono_generic_draw_filled_circle+0x114>)
  4005c6:	4798      	blx	r3
		}

		/* Next X. */
		++offset_x;
	}
}
  4005c8:	b005      	add	sp, #20
  4005ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			gfx_mono_draw_vertical_line(x + offset_y,
  4005ce:	9b00      	ldr	r3, [sp, #0]
  4005d0:	1b19      	subs	r1, r3, r4
  4005d2:	eb09 0006 	add.w	r0, r9, r6
  4005d6:	9b01      	ldr	r3, [sp, #4]
  4005d8:	463a      	mov	r2, r7
  4005da:	b2c9      	uxtb	r1, r1
  4005dc:	b2c0      	uxtb	r0, r0
  4005de:	47d0      	blx	sl
			gfx_mono_draw_vertical_line(x + offset_x,
  4005e0:	1c72      	adds	r2, r6, #1
  4005e2:	9900      	ldr	r1, [sp, #0]
  4005e4:	1b89      	subs	r1, r1, r6
  4005e6:	eb09 0004 	add.w	r0, r9, r4
  4005ea:	9b01      	ldr	r3, [sp, #4]
  4005ec:	b2d2      	uxtb	r2, r2
  4005ee:	b2c9      	uxtb	r1, r1
  4005f0:	b2c0      	uxtb	r0, r0
  4005f2:	47d0      	blx	sl
  4005f4:	e038      	b.n	400668 <gfx_mono_generic_draw_filled_circle+0xd8>
			gfx_mono_draw_vertical_line(x - offset_y,
  4005f6:	9b00      	ldr	r3, [sp, #0]
  4005f8:	1b19      	subs	r1, r3, r4
  4005fa:	eba9 0006 	sub.w	r0, r9, r6
  4005fe:	9b01      	ldr	r3, [sp, #4]
  400600:	463a      	mov	r2, r7
  400602:	b2c9      	uxtb	r1, r1
  400604:	b2c0      	uxtb	r0, r0
  400606:	47d0      	blx	sl
			gfx_mono_draw_vertical_line(x - offset_x,
  400608:	1c72      	adds	r2, r6, #1
  40060a:	9900      	ldr	r1, [sp, #0]
  40060c:	1b89      	subs	r1, r1, r6
  40060e:	eba9 0004 	sub.w	r0, r9, r4
  400612:	9b01      	ldr	r3, [sp, #4]
  400614:	b2d2      	uxtb	r2, r2
  400616:	b2c9      	uxtb	r1, r1
  400618:	b2c0      	uxtb	r0, r0
  40061a:	47d0      	blx	sl
  40061c:	e027      	b.n	40066e <gfx_mono_generic_draw_filled_circle+0xde>
			gfx_mono_draw_vertical_line(x - offset_y,
  40061e:	eba9 0006 	sub.w	r0, r9, r6
  400622:	9b01      	ldr	r3, [sp, #4]
  400624:	463a      	mov	r2, r7
  400626:	9900      	ldr	r1, [sp, #0]
  400628:	b2c0      	uxtb	r0, r0
  40062a:	47d0      	blx	sl
			gfx_mono_draw_vertical_line(x - offset_x,
  40062c:	1c72      	adds	r2, r6, #1
  40062e:	eba9 0004 	sub.w	r0, r9, r4
  400632:	9b01      	ldr	r3, [sp, #4]
  400634:	b2d2      	uxtb	r2, r2
  400636:	9900      	ldr	r1, [sp, #0]
  400638:	b2c0      	uxtb	r0, r0
  40063a:	47d0      	blx	sl
  40063c:	e01a      	b.n	400674 <gfx_mono_generic_draw_filled_circle+0xe4>
		if (error < 0) {
  40063e:	2d00      	cmp	r5, #0
  400640:	db2b      	blt.n	40069a <gfx_mono_generic_draw_filled_circle+0x10a>
			error += (((offset_x - offset_y) << 2) + 10);
  400642:	1ba4      	subs	r4, r4, r6
  400644:	350a      	adds	r5, #10
  400646:	eb05 0484 	add.w	r4, r5, r4, lsl #2
  40064a:	b225      	sxth	r5, r4
			--offset_y;
  40064c:	3e01      	subs	r6, #1
  40064e:	b2f6      	uxtb	r6, r6
  400650:	f108 0801 	add.w	r8, r8, #1
  400654:	1c7b      	adds	r3, r7, #1
  400656:	b2db      	uxtb	r3, r3
	while (offset_x <= offset_y) {
  400658:	42be      	cmp	r6, r7
  40065a:	d3b5      	bcc.n	4005c8 <gfx_mono_generic_draw_filled_circle+0x38>
  40065c:	461f      	mov	r7, r3
  40065e:	fa5f f488 	uxtb.w	r4, r8
		if (quadrant_mask & GFX_QUADRANT0) {
  400662:	9b02      	ldr	r3, [sp, #8]
  400664:	2b00      	cmp	r3, #0
  400666:	d1b2      	bne.n	4005ce <gfx_mono_generic_draw_filled_circle+0x3e>
		if (quadrant_mask & GFX_QUADRANT1) {
  400668:	9b03      	ldr	r3, [sp, #12]
  40066a:	2b00      	cmp	r3, #0
  40066c:	d1c3      	bne.n	4005f6 <gfx_mono_generic_draw_filled_circle+0x66>
		if (quadrant_mask & GFX_QUADRANT2) {
  40066e:	f01b 0f30 	tst.w	fp, #48	; 0x30
  400672:	d1d4      	bne.n	40061e <gfx_mono_generic_draw_filled_circle+0x8e>
		if (quadrant_mask & GFX_QUADRANT3) {
  400674:	f01b 0fc0 	tst.w	fp, #192	; 0xc0
  400678:	d0e1      	beq.n	40063e <gfx_mono_generic_draw_filled_circle+0xae>
			gfx_mono_draw_vertical_line(x + offset_y,
  40067a:	eb09 0006 	add.w	r0, r9, r6
  40067e:	9b01      	ldr	r3, [sp, #4]
  400680:	463a      	mov	r2, r7
  400682:	9900      	ldr	r1, [sp, #0]
  400684:	b2c0      	uxtb	r0, r0
  400686:	47d0      	blx	sl
			gfx_mono_draw_vertical_line(x + offset_x,
  400688:	1c72      	adds	r2, r6, #1
  40068a:	eb09 0004 	add.w	r0, r9, r4
  40068e:	9b01      	ldr	r3, [sp, #4]
  400690:	b2d2      	uxtb	r2, r2
  400692:	9900      	ldr	r1, [sp, #0]
  400694:	b2c0      	uxtb	r0, r0
  400696:	47d0      	blx	sl
  400698:	e7d1      	b.n	40063e <gfx_mono_generic_draw_filled_circle+0xae>
			error += ((offset_x << 2) + 6);
  40069a:	3506      	adds	r5, #6
  40069c:	eb05 0584 	add.w	r5, r5, r4, lsl #2
  4006a0:	b22d      	sxth	r5, r5
  4006a2:	e7d5      	b.n	400650 <gfx_mono_generic_draw_filled_circle+0xc0>
  4006a4:	00400841 	.word	0x00400841
  4006a8:	004004b9 	.word	0x004004b9

004006ac <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  4006ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4006b0:	b083      	sub	sp, #12
  4006b2:	4604      	mov	r4, r0
  4006b4:	4688      	mov	r8, r1
  4006b6:	4691      	mov	r9, r2
  4006b8:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  4006ba:	7a5b      	ldrb	r3, [r3, #9]
  4006bc:	f89b 2008 	ldrb.w	r2, [fp, #8]
  4006c0:	2100      	movs	r1, #0
  4006c2:	9100      	str	r1, [sp, #0]
  4006c4:	4649      	mov	r1, r9
  4006c6:	4640      	mov	r0, r8
  4006c8:	4d21      	ldr	r5, [pc, #132]	; (400750 <gfx_mono_draw_char+0xa4>)
  4006ca:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  4006cc:	f89b 3000 	ldrb.w	r3, [fp]
  4006d0:	b113      	cbz	r3, 4006d8 <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  4006d2:	b003      	add	sp, #12
  4006d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  4006d8:	f89b 2008 	ldrb.w	r2, [fp, #8]
  4006dc:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  4006de:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  4006e2:	bf18      	it	ne
  4006e4:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  4006e6:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  4006ea:	f89b 700a 	ldrb.w	r7, [fp, #10]
  4006ee:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  4006f0:	fb17 f70a 	smulbb	r7, r7, sl
  4006f4:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  4006f8:	f8db 3004 	ldr.w	r3, [fp, #4]
  4006fc:	fa13 f787 	uxtah	r7, r3, r7
  400700:	e01f      	b.n	400742 <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  400702:	0064      	lsls	r4, r4, #1
  400704:	b2e4      	uxtb	r4, r4
  400706:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  400708:	b2eb      	uxtb	r3, r5
  40070a:	429e      	cmp	r6, r3
  40070c:	d910      	bls.n	400730 <gfx_mono_draw_char+0x84>
  40070e:	b2eb      	uxtb	r3, r5
  400710:	eb08 0003 	add.w	r0, r8, r3
  400714:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  400716:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  40071a:	bf08      	it	eq
  40071c:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  400720:	f014 0f80 	tst.w	r4, #128	; 0x80
  400724:	d0ed      	beq.n	400702 <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  400726:	2201      	movs	r2, #1
  400728:	4649      	mov	r1, r9
  40072a:	4b0a      	ldr	r3, [pc, #40]	; (400754 <gfx_mono_draw_char+0xa8>)
  40072c:	4798      	blx	r3
  40072e:	e7e8      	b.n	400702 <gfx_mono_draw_char+0x56>
		inc_y += 1;
  400730:	f109 0901 	add.w	r9, r9, #1
  400734:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  400738:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  40073c:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  400740:	d0c7      	beq.n	4006d2 <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  400742:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  400746:	2e00      	cmp	r6, #0
  400748:	d0f2      	beq.n	400730 <gfx_mono_draw_char+0x84>
  40074a:	2500      	movs	r5, #0
  40074c:	462c      	mov	r4, r5
  40074e:	e7de      	b.n	40070e <gfx_mono_draw_char+0x62>
  400750:	00400559 	.word	0x00400559
  400754:	00400841 	.word	0x00400841

00400758 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  400758:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40075c:	4604      	mov	r4, r0
  40075e:	4690      	mov	r8, r2
  400760:	461d      	mov	r5, r3
  400762:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  400764:	4f0d      	ldr	r7, [pc, #52]	; (40079c <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  400766:	460e      	mov	r6, r1
  400768:	e008      	b.n	40077c <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  40076a:	7a6a      	ldrb	r2, [r5, #9]
  40076c:	3201      	adds	r2, #1
  40076e:	4442      	add	r2, r8
  400770:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  400774:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  400776:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40077a:	b16b      	cbz	r3, 400798 <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  40077c:	7820      	ldrb	r0, [r4, #0]
  40077e:	280a      	cmp	r0, #10
  400780:	d0f3      	beq.n	40076a <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  400782:	280d      	cmp	r0, #13
  400784:	d0f7      	beq.n	400776 <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  400786:	462b      	mov	r3, r5
  400788:	4642      	mov	r2, r8
  40078a:	4649      	mov	r1, r9
  40078c:	47b8      	blx	r7
			x += font->width;
  40078e:	7a2b      	ldrb	r3, [r5, #8]
  400790:	4499      	add	r9, r3
  400792:	fa5f f989 	uxtb.w	r9, r9
  400796:	e7ee      	b.n	400776 <gfx_mono_draw_string+0x1e>
}
  400798:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40079c:	004006ad 	.word	0x004006ad

004007a0 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  4007a0:	b570      	push	{r4, r5, r6, lr}
  4007a2:	4604      	mov	r4, r0
  4007a4:	460d      	mov	r5, r1
  4007a6:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  4007a8:	b91b      	cbnz	r3, 4007b2 <gfx_mono_ssd1306_put_byte+0x12>
  4007aa:	4b0d      	ldr	r3, [pc, #52]	; (4007e0 <gfx_mono_ssd1306_put_byte+0x40>)
  4007ac:	4798      	blx	r3
  4007ae:	42b0      	cmp	r0, r6
  4007b0:	d015      	beq.n	4007de <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  4007b2:	4632      	mov	r2, r6
  4007b4:	4629      	mov	r1, r5
  4007b6:	4620      	mov	r0, r4
  4007b8:	4b0a      	ldr	r3, [pc, #40]	; (4007e4 <gfx_mono_ssd1306_put_byte+0x44>)
  4007ba:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  4007bc:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4007c0:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  4007c4:	4c08      	ldr	r4, [pc, #32]	; (4007e8 <gfx_mono_ssd1306_put_byte+0x48>)
  4007c6:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  4007c8:	f3c5 1002 	ubfx	r0, r5, #4, #3
  4007cc:	f040 0010 	orr.w	r0, r0, #16
  4007d0:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  4007d2:	f005 000f 	and.w	r0, r5, #15
  4007d6:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  4007d8:	4630      	mov	r0, r6
  4007da:	4b04      	ldr	r3, [pc, #16]	; (4007ec <gfx_mono_ssd1306_put_byte+0x4c>)
  4007dc:	4798      	blx	r3
  4007de:	bd70      	pop	{r4, r5, r6, pc}
  4007e0:	004003d9 	.word	0x004003d9
  4007e4:	004003c9 	.word	0x004003c9
  4007e8:	004008f5 	.word	0x004008f5
  4007ec:	00400b15 	.word	0x00400b15

004007f0 <gfx_mono_ssd1306_init>:
{
  4007f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  4007f4:	480d      	ldr	r0, [pc, #52]	; (40082c <gfx_mono_ssd1306_init+0x3c>)
  4007f6:	4b0e      	ldr	r3, [pc, #56]	; (400830 <gfx_mono_ssd1306_init+0x40>)
  4007f8:	4798      	blx	r3
	ssd1306_init();
  4007fa:	4b0e      	ldr	r3, [pc, #56]	; (400834 <gfx_mono_ssd1306_init+0x44>)
  4007fc:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  4007fe:	2040      	movs	r0, #64	; 0x40
  400800:	4b0d      	ldr	r3, [pc, #52]	; (400838 <gfx_mono_ssd1306_init+0x48>)
  400802:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400804:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400806:	f04f 0801 	mov.w	r8, #1
  40080a:	462f      	mov	r7, r5
  40080c:	4e0b      	ldr	r6, [pc, #44]	; (40083c <gfx_mono_ssd1306_init+0x4c>)
{
  40080e:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400810:	4643      	mov	r3, r8
  400812:	463a      	mov	r2, r7
  400814:	b2e1      	uxtb	r1, r4
  400816:	4628      	mov	r0, r5
  400818:	47b0      	blx	r6
  40081a:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  40081c:	2c80      	cmp	r4, #128	; 0x80
  40081e:	d1f7      	bne.n	400810 <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400820:	3501      	adds	r5, #1
  400822:	b2ed      	uxtb	r5, r5
  400824:	2d04      	cmp	r5, #4
  400826:	d1f2      	bne.n	40080e <gfx_mono_ssd1306_init+0x1e>
  400828:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40082c:	204009f4 	.word	0x204009f4
  400830:	004003bd 	.word	0x004003bd
  400834:	00400935 	.word	0x00400935
  400838:	004008f5 	.word	0x004008f5
  40083c:	004007a1 	.word	0x004007a1

00400840 <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  400840:	09c3      	lsrs	r3, r0, #7
  400842:	d12a      	bne.n	40089a <gfx_mono_ssd1306_draw_pixel+0x5a>
  400844:	291f      	cmp	r1, #31
  400846:	d828      	bhi.n	40089a <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  400848:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40084c:	4614      	mov	r4, r2
  40084e:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  400850:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  400852:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  400856:	2201      	movs	r2, #1
  400858:	fa02 f701 	lsl.w	r7, r2, r1
  40085c:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  400860:	4601      	mov	r1, r0
  400862:	4630      	mov	r0, r6
  400864:	4b0d      	ldr	r3, [pc, #52]	; (40089c <gfx_mono_ssd1306_draw_pixel+0x5c>)
  400866:	4798      	blx	r3
  400868:	4602      	mov	r2, r0
	switch (color) {
  40086a:	2c01      	cmp	r4, #1
  40086c:	d009      	beq.n	400882 <gfx_mono_ssd1306_draw_pixel+0x42>
  40086e:	b164      	cbz	r4, 40088a <gfx_mono_ssd1306_draw_pixel+0x4a>
  400870:	2c02      	cmp	r4, #2
  400872:	d00e      	beq.n	400892 <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  400874:	2300      	movs	r3, #0
  400876:	4629      	mov	r1, r5
  400878:	4630      	mov	r0, r6
  40087a:	4c09      	ldr	r4, [pc, #36]	; (4008a0 <gfx_mono_ssd1306_draw_pixel+0x60>)
  40087c:	47a0      	blx	r4
  40087e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  400882:	ea48 0200 	orr.w	r2, r8, r0
  400886:	b2d2      	uxtb	r2, r2
		break;
  400888:	e7f4      	b.n	400874 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  40088a:	ea20 0207 	bic.w	r2, r0, r7
  40088e:	b2d2      	uxtb	r2, r2
		break;
  400890:	e7f0      	b.n	400874 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  400892:	ea88 0200 	eor.w	r2, r8, r0
  400896:	b2d2      	uxtb	r2, r2
		break;
  400898:	e7ec      	b.n	400874 <gfx_mono_ssd1306_draw_pixel+0x34>
  40089a:	4770      	bx	lr
  40089c:	004003d9 	.word	0x004003d9
  4008a0:	004007a1 	.word	0x004007a1

004008a4 <gfx_mono_ssd1306_get_byte>:
{
  4008a4:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  4008a6:	4b01      	ldr	r3, [pc, #4]	; (4008ac <gfx_mono_ssd1306_get_byte+0x8>)
  4008a8:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  4008aa:	bd08      	pop	{r3, pc}
  4008ac:	004003d9 	.word	0x004003d9

004008b0 <gfx_mono_ssd1306_mask_byte>:
	gfx_mono_ssd1306_mask_byte(0,0,0xAA,GFX_PIXEL_XOR);
\endcode
 */
void gfx_mono_ssd1306_mask_byte(gfx_coord_t page, gfx_coord_t column,
		gfx_mono_color_t pixel_mask, gfx_mono_color_t color)
{
  4008b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4008b2:	4605      	mov	r5, r0
  4008b4:	460e      	mov	r6, r1
  4008b6:	4617      	mov	r7, r2
  4008b8:	461c      	mov	r4, r3
	return gfx_mono_framebuffer_get_byte(page, column);
  4008ba:	4b0c      	ldr	r3, [pc, #48]	; (4008ec <gfx_mono_ssd1306_mask_byte+0x3c>)
  4008bc:	4798      	blx	r3
  4008be:	4602      	mov	r2, r0
	gfx_mono_color_t temp = gfx_mono_get_byte(page, column);

	switch (color) {
  4008c0:	2c01      	cmp	r4, #1
  4008c2:	d008      	beq.n	4008d6 <gfx_mono_ssd1306_mask_byte+0x26>
  4008c4:	b154      	cbz	r4, 4008dc <gfx_mono_ssd1306_mask_byte+0x2c>
  4008c6:	2c02      	cmp	r4, #2
  4008c8:	d00c      	beq.n	4008e4 <gfx_mono_ssd1306_mask_byte+0x34>

	default:
		break;
	}

	gfx_mono_put_byte(page, column, temp);
  4008ca:	2300      	movs	r3, #0
  4008cc:	4631      	mov	r1, r6
  4008ce:	4628      	mov	r0, r5
  4008d0:	4c07      	ldr	r4, [pc, #28]	; (4008f0 <gfx_mono_ssd1306_mask_byte+0x40>)
  4008d2:	47a0      	blx	r4
  4008d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		temp |= pixel_mask;
  4008d6:	433a      	orrs	r2, r7
  4008d8:	b2d2      	uxtb	r2, r2
		break;
  4008da:	e7f6      	b.n	4008ca <gfx_mono_ssd1306_mask_byte+0x1a>
		temp &= ~pixel_mask;
  4008dc:	ea20 0207 	bic.w	r2, r0, r7
  4008e0:	b2d2      	uxtb	r2, r2
		break;
  4008e2:	e7f2      	b.n	4008ca <gfx_mono_ssd1306_mask_byte+0x1a>
		temp ^= pixel_mask;
  4008e4:	407a      	eors	r2, r7
  4008e6:	b2d2      	uxtb	r2, r2
		break;
  4008e8:	e7ef      	b.n	4008ca <gfx_mono_ssd1306_mask_byte+0x1a>
  4008ea:	bf00      	nop
  4008ec:	004003d9 	.word	0x004003d9
  4008f0:	004007a1 	.word	0x004007a1

004008f4 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  4008f4:	b538      	push	{r3, r4, r5, lr}
  4008f6:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4008f8:	2208      	movs	r2, #8
  4008fa:	4b09      	ldr	r3, [pc, #36]	; (400920 <ssd1306_write_command+0x2c>)
  4008fc:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4008fe:	4c09      	ldr	r4, [pc, #36]	; (400924 <ssd1306_write_command+0x30>)
  400900:	2101      	movs	r1, #1
  400902:	4620      	mov	r0, r4
  400904:	4b08      	ldr	r3, [pc, #32]	; (400928 <ssd1306_write_command+0x34>)
  400906:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  400908:	2301      	movs	r3, #1
  40090a:	461a      	mov	r2, r3
  40090c:	4629      	mov	r1, r5
  40090e:	4620      	mov	r0, r4
  400910:	4c06      	ldr	r4, [pc, #24]	; (40092c <ssd1306_write_command+0x38>)
  400912:	47a0      	blx	r4
	delay_us(10);
  400914:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400918:	4b05      	ldr	r3, [pc, #20]	; (400930 <ssd1306_write_command+0x3c>)
  40091a:	4798      	blx	r3
  40091c:	bd38      	pop	{r3, r4, r5, pc}
  40091e:	bf00      	nop
  400920:	400e1000 	.word	0x400e1000
  400924:	40008000 	.word	0x40008000
  400928:	0040029d 	.word	0x0040029d
  40092c:	004002b3 	.word	0x004002b3
  400930:	20400001 	.word	0x20400001

00400934 <ssd1306_init>:
{
  400934:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400938:	4d66      	ldr	r5, [pc, #408]	; (400ad4 <ssd1306_init+0x1a0>)
  40093a:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  40093e:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400940:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400944:	4b64      	ldr	r3, [pc, #400]	; (400ad8 <ssd1306_init+0x1a4>)
  400946:	2708      	movs	r7, #8
  400948:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40094a:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  40094e:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400950:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  400954:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  400956:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400958:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40095c:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  40095e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400962:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400964:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  400966:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  40096a:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  40096c:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  40096e:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400972:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400974:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400976:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40097a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40097c:	f022 0208 	bic.w	r2, r2, #8
  400980:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400982:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400984:	f022 0208 	bic.w	r2, r2, #8
  400988:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  40098a:	601f      	str	r7, [r3, #0]
  40098c:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40098e:	631f      	str	r7, [r3, #48]	; 0x30
  400990:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400992:	f8df 817c 	ldr.w	r8, [pc, #380]	; 400b10 <ssd1306_init+0x1dc>
  400996:	2300      	movs	r3, #0
  400998:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  40099c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4009a0:	4640      	mov	r0, r8
  4009a2:	4c4e      	ldr	r4, [pc, #312]	; (400adc <ssd1306_init+0x1a8>)
  4009a4:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  4009a6:	2300      	movs	r3, #0
  4009a8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4009ac:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4009b0:	4640      	mov	r0, r8
  4009b2:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4009b4:	2300      	movs	r3, #0
  4009b6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4009ba:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4009be:	4640      	mov	r0, r8
  4009c0:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4009c2:	2300      	movs	r3, #0
  4009c4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4009c8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4009cc:	4640      	mov	r0, r8
  4009ce:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  4009d0:	2300      	movs	r3, #0
  4009d2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4009d6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4009da:	4640      	mov	r0, r8
  4009dc:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4009de:	2300      	movs	r3, #0
  4009e0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4009e4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4009e8:	4640      	mov	r0, r8
  4009ea:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4009ec:	4c3c      	ldr	r4, [pc, #240]	; (400ae0 <ssd1306_init+0x1ac>)
  4009ee:	f04f 0902 	mov.w	r9, #2
  4009f2:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  4009f6:	f04f 0880 	mov.w	r8, #128	; 0x80
  4009fa:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4009fe:	6863      	ldr	r3, [r4, #4]
  400a00:	f043 0301 	orr.w	r3, r3, #1
  400a04:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  400a06:	463a      	mov	r2, r7
  400a08:	2101      	movs	r1, #1
  400a0a:	4620      	mov	r0, r4
  400a0c:	4b35      	ldr	r3, [pc, #212]	; (400ae4 <ssd1306_init+0x1b0>)
  400a0e:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  400a10:	2200      	movs	r2, #0
  400a12:	2101      	movs	r1, #1
  400a14:	4620      	mov	r0, r4
  400a16:	4b34      	ldr	r3, [pc, #208]	; (400ae8 <ssd1306_init+0x1b4>)
  400a18:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  400a1a:	2200      	movs	r2, #0
  400a1c:	2101      	movs	r1, #1
  400a1e:	4620      	mov	r0, r4
  400a20:	4b32      	ldr	r3, [pc, #200]	; (400aec <ssd1306_init+0x1b8>)
  400a22:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400a24:	6863      	ldr	r3, [r4, #4]
  400a26:	f023 0302 	bic.w	r3, r3, #2
  400a2a:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  400a2c:	2200      	movs	r2, #0
  400a2e:	2101      	movs	r1, #1
  400a30:	4620      	mov	r0, r4
  400a32:	4b2f      	ldr	r3, [pc, #188]	; (400af0 <ssd1306_init+0x1bc>)
  400a34:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400a36:	6863      	ldr	r3, [r4, #4]
  400a38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400a3c:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400a3e:	6863      	ldr	r3, [r4, #4]
  400a40:	f043 0310 	orr.w	r3, r3, #16
  400a44:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  400a46:	492b      	ldr	r1, [pc, #172]	; (400af4 <ssd1306_init+0x1c0>)
  400a48:	482b      	ldr	r0, [pc, #172]	; (400af8 <ssd1306_init+0x1c4>)
  400a4a:	4b2c      	ldr	r3, [pc, #176]	; (400afc <ssd1306_init+0x1c8>)
  400a4c:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  400a4e:	b2c2      	uxtb	r2, r0
  400a50:	2101      	movs	r1, #1
  400a52:	4620      	mov	r0, r4
  400a54:	4b2a      	ldr	r3, [pc, #168]	; (400b00 <ssd1306_init+0x1cc>)
  400a56:	4798      	blx	r3
		spi_enable_clock(SPI0);
  400a58:	4620      	mov	r0, r4
  400a5a:	4b2a      	ldr	r3, [pc, #168]	; (400b04 <ssd1306_init+0x1d0>)
  400a5c:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400a5e:	2301      	movs	r3, #1
  400a60:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400a62:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  400a64:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400a68:	4c27      	ldr	r4, [pc, #156]	; (400b08 <ssd1306_init+0x1d4>)
  400a6a:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400a6c:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  400a6e:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400a72:	47a0      	blx	r4
  400a74:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  400a76:	20a8      	movs	r0, #168	; 0xa8
  400a78:	4c24      	ldr	r4, [pc, #144]	; (400b0c <ssd1306_init+0x1d8>)
  400a7a:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  400a7c:	201f      	movs	r0, #31
  400a7e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  400a80:	20d3      	movs	r0, #211	; 0xd3
  400a82:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  400a84:	2000      	movs	r0, #0
  400a86:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  400a88:	2040      	movs	r0, #64	; 0x40
  400a8a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  400a8c:	20a1      	movs	r0, #161	; 0xa1
  400a8e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400a90:	20c8      	movs	r0, #200	; 0xc8
  400a92:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  400a94:	20da      	movs	r0, #218	; 0xda
  400a96:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  400a98:	4648      	mov	r0, r9
  400a9a:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400a9c:	2081      	movs	r0, #129	; 0x81
  400a9e:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  400aa0:	208f      	movs	r0, #143	; 0x8f
  400aa2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  400aa4:	20a4      	movs	r0, #164	; 0xa4
  400aa6:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400aa8:	20a6      	movs	r0, #166	; 0xa6
  400aaa:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  400aac:	20d5      	movs	r0, #213	; 0xd5
  400aae:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  400ab0:	4640      	mov	r0, r8
  400ab2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  400ab4:	208d      	movs	r0, #141	; 0x8d
  400ab6:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  400ab8:	2014      	movs	r0, #20
  400aba:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  400abc:	20db      	movs	r0, #219	; 0xdb
  400abe:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  400ac0:	2040      	movs	r0, #64	; 0x40
  400ac2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  400ac4:	20d9      	movs	r0, #217	; 0xd9
  400ac6:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400ac8:	20f1      	movs	r0, #241	; 0xf1
  400aca:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400acc:	20af      	movs	r0, #175	; 0xaf
  400ace:	47a0      	blx	r4
  400ad0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400ad4:	400e1200 	.word	0x400e1200
  400ad8:	400e1000 	.word	0x400e1000
  400adc:	00400e19 	.word	0x00400e19
  400ae0:	40008000 	.word	0x40008000
  400ae4:	00400323 	.word	0x00400323
  400ae8:	004002e7 	.word	0x004002e7
  400aec:	00400305 	.word	0x00400305
  400af0:	00400369 	.word	0x00400369
  400af4:	08f0d180 	.word	0x08f0d180
  400af8:	001e8480 	.word	0x001e8480
  400afc:	0040037d 	.word	0x0040037d
  400b00:	00400393 	.word	0x00400393
  400b04:	00400271 	.word	0x00400271
  400b08:	20400001 	.word	0x20400001
  400b0c:	004008f5 	.word	0x004008f5
  400b10:	400e1400 	.word	0x400e1400

00400b14 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  400b14:	b538      	push	{r3, r4, r5, lr}
  400b16:	4605      	mov	r5, r0
  400b18:	2208      	movs	r2, #8
  400b1a:	4b09      	ldr	r3, [pc, #36]	; (400b40 <ssd1306_write_data+0x2c>)
  400b1c:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400b1e:	4c09      	ldr	r4, [pc, #36]	; (400b44 <ssd1306_write_data+0x30>)
  400b20:	2101      	movs	r1, #1
  400b22:	4620      	mov	r0, r4
  400b24:	4b08      	ldr	r3, [pc, #32]	; (400b48 <ssd1306_write_data+0x34>)
  400b26:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  400b28:	2301      	movs	r3, #1
  400b2a:	461a      	mov	r2, r3
  400b2c:	4629      	mov	r1, r5
  400b2e:	4620      	mov	r0, r4
  400b30:	4c06      	ldr	r4, [pc, #24]	; (400b4c <ssd1306_write_data+0x38>)
  400b32:	47a0      	blx	r4
	delay_us(10);
  400b34:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400b38:	4b05      	ldr	r3, [pc, #20]	; (400b50 <ssd1306_write_data+0x3c>)
  400b3a:	4798      	blx	r3
  400b3c:	bd38      	pop	{r3, r4, r5, pc}
  400b3e:	bf00      	nop
  400b40:	400e1000 	.word	0x400e1000
  400b44:	40008000 	.word	0x40008000
  400b48:	0040029d 	.word	0x0040029d
  400b4c:	004002b3 	.word	0x004002b3
  400b50:	20400001 	.word	0x20400001

00400b54 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400b54:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400b56:	4810      	ldr	r0, [pc, #64]	; (400b98 <sysclk_init+0x44>)
  400b58:	4b10      	ldr	r3, [pc, #64]	; (400b9c <sysclk_init+0x48>)
  400b5a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400b5c:	213e      	movs	r1, #62	; 0x3e
  400b5e:	2000      	movs	r0, #0
  400b60:	4b0f      	ldr	r3, [pc, #60]	; (400ba0 <sysclk_init+0x4c>)
  400b62:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400b64:	4c0f      	ldr	r4, [pc, #60]	; (400ba4 <sysclk_init+0x50>)
  400b66:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400b68:	2800      	cmp	r0, #0
  400b6a:	d0fc      	beq.n	400b66 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400b6c:	4b0e      	ldr	r3, [pc, #56]	; (400ba8 <sysclk_init+0x54>)
  400b6e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400b70:	4a0e      	ldr	r2, [pc, #56]	; (400bac <sysclk_init+0x58>)
  400b72:	4b0f      	ldr	r3, [pc, #60]	; (400bb0 <sysclk_init+0x5c>)
  400b74:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400b76:	4c0f      	ldr	r4, [pc, #60]	; (400bb4 <sysclk_init+0x60>)
  400b78:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400b7a:	2800      	cmp	r0, #0
  400b7c:	d0fc      	beq.n	400b78 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400b7e:	2002      	movs	r0, #2
  400b80:	4b0d      	ldr	r3, [pc, #52]	; (400bb8 <sysclk_init+0x64>)
  400b82:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400b84:	2000      	movs	r0, #0
  400b86:	4b0d      	ldr	r3, [pc, #52]	; (400bbc <sysclk_init+0x68>)
  400b88:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400b8a:	4b0d      	ldr	r3, [pc, #52]	; (400bc0 <sysclk_init+0x6c>)
  400b8c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400b8e:	4802      	ldr	r0, [pc, #8]	; (400b98 <sysclk_init+0x44>)
  400b90:	4b02      	ldr	r3, [pc, #8]	; (400b9c <sysclk_init+0x48>)
  400b92:	4798      	blx	r3
  400b94:	bd10      	pop	{r4, pc}
  400b96:	bf00      	nop
  400b98:	11e1a300 	.word	0x11e1a300
  400b9c:	0040161d 	.word	0x0040161d
  400ba0:	004010a9 	.word	0x004010a9
  400ba4:	004010fd 	.word	0x004010fd
  400ba8:	0040110d 	.word	0x0040110d
  400bac:	20183f01 	.word	0x20183f01
  400bb0:	400e0600 	.word	0x400e0600
  400bb4:	0040111d 	.word	0x0040111d
  400bb8:	0040100d 	.word	0x0040100d
  400bbc:	00401045 	.word	0x00401045
  400bc0:	00401511 	.word	0x00401511

00400bc4 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400bc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400bc6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400bca:	4b48      	ldr	r3, [pc, #288]	; (400cec <board_init+0x128>)
  400bcc:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400bce:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400bd2:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400bd6:	4b46      	ldr	r3, [pc, #280]	; (400cf0 <board_init+0x12c>)
  400bd8:	2200      	movs	r2, #0
  400bda:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400bde:	695a      	ldr	r2, [r3, #20]
  400be0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400be4:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400be6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400bea:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400bee:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400bf2:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400bf6:	f007 0007 	and.w	r0, r7, #7
  400bfa:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400bfc:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400c00:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400c04:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400c08:	f3bf 8f4f 	dsb	sy
  400c0c:	f04f 34ff 	mov.w	r4, #4294967295
  400c10:	fa04 fc00 	lsl.w	ip, r4, r0
  400c14:	fa06 f000 	lsl.w	r0, r6, r0
  400c18:	fa04 f40e 	lsl.w	r4, r4, lr
  400c1c:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400c20:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400c22:	463a      	mov	r2, r7
  400c24:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400c26:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400c2a:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400c2e:	3a01      	subs	r2, #1
  400c30:	4423      	add	r3, r4
  400c32:	f1b2 3fff 	cmp.w	r2, #4294967295
  400c36:	d1f6      	bne.n	400c26 <board_init+0x62>
        } while(sets--);
  400c38:	3e01      	subs	r6, #1
  400c3a:	4460      	add	r0, ip
  400c3c:	f1b6 3fff 	cmp.w	r6, #4294967295
  400c40:	d1ef      	bne.n	400c22 <board_init+0x5e>
  400c42:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400c46:	4b2a      	ldr	r3, [pc, #168]	; (400cf0 <board_init+0x12c>)
  400c48:	695a      	ldr	r2, [r3, #20]
  400c4a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400c4e:	615a      	str	r2, [r3, #20]
  400c50:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400c54:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400c58:	4a26      	ldr	r2, [pc, #152]	; (400cf4 <board_init+0x130>)
  400c5a:	4927      	ldr	r1, [pc, #156]	; (400cf8 <board_init+0x134>)
  400c5c:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400c5e:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400c62:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400c64:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400c68:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400c6c:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400c70:	f022 0201 	bic.w	r2, r2, #1
  400c74:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400c78:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400c7c:	f022 0201 	bic.w	r2, r2, #1
  400c80:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400c84:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400c88:	f3bf 8f6f 	isb	sy
  400c8c:	200a      	movs	r0, #10
  400c8e:	4c1b      	ldr	r4, [pc, #108]	; (400cfc <board_init+0x138>)
  400c90:	47a0      	blx	r4
  400c92:	200b      	movs	r0, #11
  400c94:	47a0      	blx	r4
  400c96:	200c      	movs	r0, #12
  400c98:	47a0      	blx	r4
  400c9a:	2010      	movs	r0, #16
  400c9c:	47a0      	blx	r4
  400c9e:	2011      	movs	r0, #17
  400ca0:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400ca2:	4b17      	ldr	r3, [pc, #92]	; (400d00 <board_init+0x13c>)
  400ca4:	f44f 7280 	mov.w	r2, #256	; 0x100
  400ca8:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400caa:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400cae:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400cb0:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400cb4:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400cb8:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400cba:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400cbe:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400cc0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400cc4:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400cc6:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400cc8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400ccc:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400cce:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400cd2:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400cd4:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400cd6:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400cda:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400cdc:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400ce0:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400ce4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400ce8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400cea:	bf00      	nop
  400cec:	400e1850 	.word	0x400e1850
  400cf0:	e000ed00 	.word	0xe000ed00
  400cf4:	400e0c00 	.word	0x400e0c00
  400cf8:	5a00080c 	.word	0x5a00080c
  400cfc:	0040112d 	.word	0x0040112d
  400d00:	400e1200 	.word	0x400e1200

00400d04 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400d04:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400d08:	0053      	lsls	r3, r2, #1
  400d0a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400d0e:	fbb2 f2f3 	udiv	r2, r2, r3
  400d12:	3a01      	subs	r2, #1
  400d14:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400d18:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400d1c:	4770      	bx	lr

00400d1e <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400d1e:	6301      	str	r1, [r0, #48]	; 0x30
  400d20:	4770      	bx	lr

00400d22 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400d22:	6341      	str	r1, [r0, #52]	; 0x34
  400d24:	4770      	bx	lr

00400d26 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400d26:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400d28:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400d2c:	d03a      	beq.n	400da4 <pio_set_peripheral+0x7e>
  400d2e:	d813      	bhi.n	400d58 <pio_set_peripheral+0x32>
  400d30:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400d34:	d025      	beq.n	400d82 <pio_set_peripheral+0x5c>
  400d36:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400d3a:	d10a      	bne.n	400d52 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d3c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400d3e:	4313      	orrs	r3, r2
  400d40:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400d42:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400d44:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400d46:	400b      	ands	r3, r1
  400d48:	ea23 0302 	bic.w	r3, r3, r2
  400d4c:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400d4e:	6042      	str	r2, [r0, #4]
  400d50:	4770      	bx	lr
	switch (ul_type) {
  400d52:	2900      	cmp	r1, #0
  400d54:	d1fb      	bne.n	400d4e <pio_set_peripheral+0x28>
  400d56:	4770      	bx	lr
  400d58:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400d5c:	d021      	beq.n	400da2 <pio_set_peripheral+0x7c>
  400d5e:	d809      	bhi.n	400d74 <pio_set_peripheral+0x4e>
  400d60:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400d64:	d1f3      	bne.n	400d4e <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d66:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400d68:	4313      	orrs	r3, r2
  400d6a:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400d6c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400d6e:	4313      	orrs	r3, r2
  400d70:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400d72:	e7ec      	b.n	400d4e <pio_set_peripheral+0x28>
	switch (ul_type) {
  400d74:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400d78:	d013      	beq.n	400da2 <pio_set_peripheral+0x7c>
  400d7a:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400d7e:	d010      	beq.n	400da2 <pio_set_peripheral+0x7c>
  400d80:	e7e5      	b.n	400d4e <pio_set_peripheral+0x28>
{
  400d82:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d84:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400d86:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400d88:	43d3      	mvns	r3, r2
  400d8a:	4021      	ands	r1, r4
  400d8c:	461c      	mov	r4, r3
  400d8e:	4019      	ands	r1, r3
  400d90:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400d92:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400d94:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400d96:	400b      	ands	r3, r1
  400d98:	4023      	ands	r3, r4
  400d9a:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400d9c:	6042      	str	r2, [r0, #4]
}
  400d9e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400da2:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400da4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400da6:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400da8:	400b      	ands	r3, r1
  400daa:	ea23 0302 	bic.w	r3, r3, r2
  400dae:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400db0:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400db2:	4313      	orrs	r3, r2
  400db4:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400db6:	e7ca      	b.n	400d4e <pio_set_peripheral+0x28>

00400db8 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400db8:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400dba:	f012 0f01 	tst.w	r2, #1
  400dbe:	d10d      	bne.n	400ddc <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400dc0:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400dc2:	f012 0f0a 	tst.w	r2, #10
  400dc6:	d00b      	beq.n	400de0 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400dc8:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400dca:	f012 0f02 	tst.w	r2, #2
  400dce:	d109      	bne.n	400de4 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400dd0:	f012 0f08 	tst.w	r2, #8
  400dd4:	d008      	beq.n	400de8 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400dd6:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400dda:	e005      	b.n	400de8 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400ddc:	6641      	str	r1, [r0, #100]	; 0x64
  400dde:	e7f0      	b.n	400dc2 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400de0:	6241      	str	r1, [r0, #36]	; 0x24
  400de2:	e7f2      	b.n	400dca <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400de4:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400de8:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400dea:	6001      	str	r1, [r0, #0]
  400dec:	4770      	bx	lr

00400dee <pio_set_output>:
{
  400dee:	b410      	push	{r4}
  400df0:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400df2:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400df4:	b94c      	cbnz	r4, 400e0a <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400df6:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400df8:	b14b      	cbz	r3, 400e0e <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400dfa:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400dfc:	b94a      	cbnz	r2, 400e12 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400dfe:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400e00:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400e02:	6001      	str	r1, [r0, #0]
}
  400e04:	f85d 4b04 	ldr.w	r4, [sp], #4
  400e08:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400e0a:	6641      	str	r1, [r0, #100]	; 0x64
  400e0c:	e7f4      	b.n	400df8 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400e0e:	6541      	str	r1, [r0, #84]	; 0x54
  400e10:	e7f4      	b.n	400dfc <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400e12:	6301      	str	r1, [r0, #48]	; 0x30
  400e14:	e7f4      	b.n	400e00 <pio_set_output+0x12>
	...

00400e18 <pio_configure>:
{
  400e18:	b570      	push	{r4, r5, r6, lr}
  400e1a:	b082      	sub	sp, #8
  400e1c:	4605      	mov	r5, r0
  400e1e:	4616      	mov	r6, r2
  400e20:	461c      	mov	r4, r3
	switch (ul_type) {
  400e22:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400e26:	d014      	beq.n	400e52 <pio_configure+0x3a>
  400e28:	d90a      	bls.n	400e40 <pio_configure+0x28>
  400e2a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400e2e:	d024      	beq.n	400e7a <pio_configure+0x62>
  400e30:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400e34:	d021      	beq.n	400e7a <pio_configure+0x62>
  400e36:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400e3a:	d017      	beq.n	400e6c <pio_configure+0x54>
		return 0;
  400e3c:	2000      	movs	r0, #0
  400e3e:	e01a      	b.n	400e76 <pio_configure+0x5e>
	switch (ul_type) {
  400e40:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400e44:	d005      	beq.n	400e52 <pio_configure+0x3a>
  400e46:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400e4a:	d002      	beq.n	400e52 <pio_configure+0x3a>
  400e4c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400e50:	d1f4      	bne.n	400e3c <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400e52:	4632      	mov	r2, r6
  400e54:	4628      	mov	r0, r5
  400e56:	4b11      	ldr	r3, [pc, #68]	; (400e9c <pio_configure+0x84>)
  400e58:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400e5a:	f014 0f01 	tst.w	r4, #1
  400e5e:	d102      	bne.n	400e66 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400e60:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400e62:	2001      	movs	r0, #1
  400e64:	e007      	b.n	400e76 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400e66:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400e68:	2001      	movs	r0, #1
  400e6a:	e004      	b.n	400e76 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400e6c:	461a      	mov	r2, r3
  400e6e:	4631      	mov	r1, r6
  400e70:	4b0b      	ldr	r3, [pc, #44]	; (400ea0 <pio_configure+0x88>)
  400e72:	4798      	blx	r3
	return 1;
  400e74:	2001      	movs	r0, #1
}
  400e76:	b002      	add	sp, #8
  400e78:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400e7a:	f004 0301 	and.w	r3, r4, #1
  400e7e:	9300      	str	r3, [sp, #0]
  400e80:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400e84:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400e88:	bf14      	ite	ne
  400e8a:	2200      	movne	r2, #0
  400e8c:	2201      	moveq	r2, #1
  400e8e:	4631      	mov	r1, r6
  400e90:	4628      	mov	r0, r5
  400e92:	4c04      	ldr	r4, [pc, #16]	; (400ea4 <pio_configure+0x8c>)
  400e94:	47a0      	blx	r4
	return 1;
  400e96:	2001      	movs	r0, #1
		break;
  400e98:	e7ed      	b.n	400e76 <pio_configure+0x5e>
  400e9a:	bf00      	nop
  400e9c:	00400d27 	.word	0x00400d27
  400ea0:	00400db9 	.word	0x00400db9
  400ea4:	00400def 	.word	0x00400def

00400ea8 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400ea8:	f012 0f10 	tst.w	r2, #16
  400eac:	d012      	beq.n	400ed4 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  400eae:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400eb2:	f012 0f20 	tst.w	r2, #32
  400eb6:	d007      	beq.n	400ec8 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  400eb8:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  400ebc:	f012 0f40 	tst.w	r2, #64	; 0x40
  400ec0:	d005      	beq.n	400ece <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400ec2:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400ec6:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400ec8:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400ecc:	e7f6      	b.n	400ebc <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400ece:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400ed2:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400ed4:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400ed8:	4770      	bx	lr

00400eda <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400eda:	6401      	str	r1, [r0, #64]	; 0x40
  400edc:	4770      	bx	lr

00400ede <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400ede:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400ee0:	4770      	bx	lr

00400ee2 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400ee2:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400ee4:	4770      	bx	lr
	...

00400ee8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400ee8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400eec:	4604      	mov	r4, r0
  400eee:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400ef0:	4b0e      	ldr	r3, [pc, #56]	; (400f2c <pio_handler_process+0x44>)
  400ef2:	4798      	blx	r3
  400ef4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400ef6:	4620      	mov	r0, r4
  400ef8:	4b0d      	ldr	r3, [pc, #52]	; (400f30 <pio_handler_process+0x48>)
  400efa:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400efc:	4005      	ands	r5, r0
  400efe:	d013      	beq.n	400f28 <pio_handler_process+0x40>
  400f00:	4c0c      	ldr	r4, [pc, #48]	; (400f34 <pio_handler_process+0x4c>)
  400f02:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400f06:	e003      	b.n	400f10 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400f08:	42b4      	cmp	r4, r6
  400f0a:	d00d      	beq.n	400f28 <pio_handler_process+0x40>
  400f0c:	3410      	adds	r4, #16
		while (status != 0) {
  400f0e:	b15d      	cbz	r5, 400f28 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400f10:	6820      	ldr	r0, [r4, #0]
  400f12:	4540      	cmp	r0, r8
  400f14:	d1f8      	bne.n	400f08 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400f16:	6861      	ldr	r1, [r4, #4]
  400f18:	4229      	tst	r1, r5
  400f1a:	d0f5      	beq.n	400f08 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400f1c:	68e3      	ldr	r3, [r4, #12]
  400f1e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400f20:	6863      	ldr	r3, [r4, #4]
  400f22:	ea25 0503 	bic.w	r5, r5, r3
  400f26:	e7ef      	b.n	400f08 <pio_handler_process+0x20>
  400f28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400f2c:	00400edf 	.word	0x00400edf
  400f30:	00400ee3 	.word	0x00400ee3
  400f34:	20400bf4 	.word	0x20400bf4

00400f38 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400f3a:	4c18      	ldr	r4, [pc, #96]	; (400f9c <pio_handler_set+0x64>)
  400f3c:	6826      	ldr	r6, [r4, #0]
  400f3e:	2e06      	cmp	r6, #6
  400f40:	d82a      	bhi.n	400f98 <pio_handler_set+0x60>
  400f42:	f04f 0c00 	mov.w	ip, #0
  400f46:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400f48:	4f15      	ldr	r7, [pc, #84]	; (400fa0 <pio_handler_set+0x68>)
  400f4a:	e004      	b.n	400f56 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400f4c:	3401      	adds	r4, #1
  400f4e:	b2e4      	uxtb	r4, r4
  400f50:	46a4      	mov	ip, r4
  400f52:	42a6      	cmp	r6, r4
  400f54:	d309      	bcc.n	400f6a <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400f56:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400f58:	0125      	lsls	r5, r4, #4
  400f5a:	597d      	ldr	r5, [r7, r5]
  400f5c:	428d      	cmp	r5, r1
  400f5e:	d1f5      	bne.n	400f4c <pio_handler_set+0x14>
  400f60:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400f64:	686d      	ldr	r5, [r5, #4]
  400f66:	4295      	cmp	r5, r2
  400f68:	d1f0      	bne.n	400f4c <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400f6a:	4d0d      	ldr	r5, [pc, #52]	; (400fa0 <pio_handler_set+0x68>)
  400f6c:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400f70:	eb05 040e 	add.w	r4, r5, lr
  400f74:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400f78:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400f7a:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400f7c:	9906      	ldr	r1, [sp, #24]
  400f7e:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400f80:	3601      	adds	r6, #1
  400f82:	4566      	cmp	r6, ip
  400f84:	d005      	beq.n	400f92 <pio_handler_set+0x5a>
  400f86:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400f88:	461a      	mov	r2, r3
  400f8a:	4b06      	ldr	r3, [pc, #24]	; (400fa4 <pio_handler_set+0x6c>)
  400f8c:	4798      	blx	r3

	return 0;
  400f8e:	2000      	movs	r0, #0
  400f90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400f92:	4902      	ldr	r1, [pc, #8]	; (400f9c <pio_handler_set+0x64>)
  400f94:	600e      	str	r6, [r1, #0]
  400f96:	e7f6      	b.n	400f86 <pio_handler_set+0x4e>
		return 1;
  400f98:	2001      	movs	r0, #1
}
  400f9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400f9c:	20400c64 	.word	0x20400c64
  400fa0:	20400bf4 	.word	0x20400bf4
  400fa4:	00400ea9 	.word	0x00400ea9

00400fa8 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400fa8:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400faa:	210a      	movs	r1, #10
  400fac:	4801      	ldr	r0, [pc, #4]	; (400fb4 <PIOA_Handler+0xc>)
  400fae:	4b02      	ldr	r3, [pc, #8]	; (400fb8 <PIOA_Handler+0x10>)
  400fb0:	4798      	blx	r3
  400fb2:	bd08      	pop	{r3, pc}
  400fb4:	400e0e00 	.word	0x400e0e00
  400fb8:	00400ee9 	.word	0x00400ee9

00400fbc <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400fbc:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400fbe:	210b      	movs	r1, #11
  400fc0:	4801      	ldr	r0, [pc, #4]	; (400fc8 <PIOB_Handler+0xc>)
  400fc2:	4b02      	ldr	r3, [pc, #8]	; (400fcc <PIOB_Handler+0x10>)
  400fc4:	4798      	blx	r3
  400fc6:	bd08      	pop	{r3, pc}
  400fc8:	400e1000 	.word	0x400e1000
  400fcc:	00400ee9 	.word	0x00400ee9

00400fd0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400fd0:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400fd2:	210c      	movs	r1, #12
  400fd4:	4801      	ldr	r0, [pc, #4]	; (400fdc <PIOC_Handler+0xc>)
  400fd6:	4b02      	ldr	r3, [pc, #8]	; (400fe0 <PIOC_Handler+0x10>)
  400fd8:	4798      	blx	r3
  400fda:	bd08      	pop	{r3, pc}
  400fdc:	400e1200 	.word	0x400e1200
  400fe0:	00400ee9 	.word	0x00400ee9

00400fe4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400fe4:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400fe6:	2110      	movs	r1, #16
  400fe8:	4801      	ldr	r0, [pc, #4]	; (400ff0 <PIOD_Handler+0xc>)
  400fea:	4b02      	ldr	r3, [pc, #8]	; (400ff4 <PIOD_Handler+0x10>)
  400fec:	4798      	blx	r3
  400fee:	bd08      	pop	{r3, pc}
  400ff0:	400e1400 	.word	0x400e1400
  400ff4:	00400ee9 	.word	0x00400ee9

00400ff8 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400ff8:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400ffa:	2111      	movs	r1, #17
  400ffc:	4801      	ldr	r0, [pc, #4]	; (401004 <PIOE_Handler+0xc>)
  400ffe:	4b02      	ldr	r3, [pc, #8]	; (401008 <PIOE_Handler+0x10>)
  401000:	4798      	blx	r3
  401002:	bd08      	pop	{r3, pc}
  401004:	400e1600 	.word	0x400e1600
  401008:	00400ee9 	.word	0x00400ee9

0040100c <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  40100c:	2803      	cmp	r0, #3
  40100e:	d011      	beq.n	401034 <pmc_mck_set_division+0x28>
  401010:	2804      	cmp	r0, #4
  401012:	d012      	beq.n	40103a <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401014:	2802      	cmp	r0, #2
  401016:	bf0c      	ite	eq
  401018:	f44f 7180 	moveq.w	r1, #256	; 0x100
  40101c:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  40101e:	4a08      	ldr	r2, [pc, #32]	; (401040 <pmc_mck_set_division+0x34>)
  401020:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401022:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  401026:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  401028:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40102a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40102c:	f013 0f08 	tst.w	r3, #8
  401030:	d0fb      	beq.n	40102a <pmc_mck_set_division+0x1e>
}
  401032:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  401034:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  401038:	e7f1      	b.n	40101e <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  40103a:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  40103e:	e7ee      	b.n	40101e <pmc_mck_set_division+0x12>
  401040:	400e0600 	.word	0x400e0600

00401044 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401044:	4a17      	ldr	r2, [pc, #92]	; (4010a4 <pmc_switch_mck_to_pllack+0x60>)
  401046:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401048:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  40104c:	4318      	orrs	r0, r3
  40104e:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401050:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401052:	f013 0f08 	tst.w	r3, #8
  401056:	d10a      	bne.n	40106e <pmc_switch_mck_to_pllack+0x2a>
  401058:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40105c:	4911      	ldr	r1, [pc, #68]	; (4010a4 <pmc_switch_mck_to_pllack+0x60>)
  40105e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401060:	f012 0f08 	tst.w	r2, #8
  401064:	d103      	bne.n	40106e <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401066:	3b01      	subs	r3, #1
  401068:	d1f9      	bne.n	40105e <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  40106a:	2001      	movs	r0, #1
  40106c:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40106e:	4a0d      	ldr	r2, [pc, #52]	; (4010a4 <pmc_switch_mck_to_pllack+0x60>)
  401070:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401072:	f023 0303 	bic.w	r3, r3, #3
  401076:	f043 0302 	orr.w	r3, r3, #2
  40107a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40107c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40107e:	f013 0f08 	tst.w	r3, #8
  401082:	d10a      	bne.n	40109a <pmc_switch_mck_to_pllack+0x56>
  401084:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401088:	4906      	ldr	r1, [pc, #24]	; (4010a4 <pmc_switch_mck_to_pllack+0x60>)
  40108a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40108c:	f012 0f08 	tst.w	r2, #8
  401090:	d105      	bne.n	40109e <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401092:	3b01      	subs	r3, #1
  401094:	d1f9      	bne.n	40108a <pmc_switch_mck_to_pllack+0x46>
			return 1;
  401096:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401098:	4770      	bx	lr
	return 0;
  40109a:	2000      	movs	r0, #0
  40109c:	4770      	bx	lr
  40109e:	2000      	movs	r0, #0
  4010a0:	4770      	bx	lr
  4010a2:	bf00      	nop
  4010a4:	400e0600 	.word	0x400e0600

004010a8 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4010a8:	b9a0      	cbnz	r0, 4010d4 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4010aa:	480e      	ldr	r0, [pc, #56]	; (4010e4 <pmc_switch_mainck_to_xtal+0x3c>)
  4010ac:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4010ae:	0209      	lsls	r1, r1, #8
  4010b0:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4010b2:	4a0d      	ldr	r2, [pc, #52]	; (4010e8 <pmc_switch_mainck_to_xtal+0x40>)
  4010b4:	401a      	ands	r2, r3
  4010b6:	4b0d      	ldr	r3, [pc, #52]	; (4010ec <pmc_switch_mainck_to_xtal+0x44>)
  4010b8:	4313      	orrs	r3, r2
  4010ba:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4010bc:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4010be:	4602      	mov	r2, r0
  4010c0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010c2:	f013 0f01 	tst.w	r3, #1
  4010c6:	d0fb      	beq.n	4010c0 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4010c8:	4a06      	ldr	r2, [pc, #24]	; (4010e4 <pmc_switch_mainck_to_xtal+0x3c>)
  4010ca:	6a11      	ldr	r1, [r2, #32]
  4010cc:	4b08      	ldr	r3, [pc, #32]	; (4010f0 <pmc_switch_mainck_to_xtal+0x48>)
  4010ce:	430b      	orrs	r3, r1
  4010d0:	6213      	str	r3, [r2, #32]
  4010d2:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4010d4:	4903      	ldr	r1, [pc, #12]	; (4010e4 <pmc_switch_mainck_to_xtal+0x3c>)
  4010d6:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4010d8:	4a06      	ldr	r2, [pc, #24]	; (4010f4 <pmc_switch_mainck_to_xtal+0x4c>)
  4010da:	401a      	ands	r2, r3
  4010dc:	4b06      	ldr	r3, [pc, #24]	; (4010f8 <pmc_switch_mainck_to_xtal+0x50>)
  4010de:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4010e0:	620b      	str	r3, [r1, #32]
  4010e2:	4770      	bx	lr
  4010e4:	400e0600 	.word	0x400e0600
  4010e8:	ffc8fffc 	.word	0xffc8fffc
  4010ec:	00370001 	.word	0x00370001
  4010f0:	01370000 	.word	0x01370000
  4010f4:	fec8fffc 	.word	0xfec8fffc
  4010f8:	01370002 	.word	0x01370002

004010fc <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4010fc:	4b02      	ldr	r3, [pc, #8]	; (401108 <pmc_osc_is_ready_mainck+0xc>)
  4010fe:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401100:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401104:	4770      	bx	lr
  401106:	bf00      	nop
  401108:	400e0600 	.word	0x400e0600

0040110c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  40110c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401110:	4b01      	ldr	r3, [pc, #4]	; (401118 <pmc_disable_pllack+0xc>)
  401112:	629a      	str	r2, [r3, #40]	; 0x28
  401114:	4770      	bx	lr
  401116:	bf00      	nop
  401118:	400e0600 	.word	0x400e0600

0040111c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  40111c:	4b02      	ldr	r3, [pc, #8]	; (401128 <pmc_is_locked_pllack+0xc>)
  40111e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401120:	f000 0002 	and.w	r0, r0, #2
  401124:	4770      	bx	lr
  401126:	bf00      	nop
  401128:	400e0600 	.word	0x400e0600

0040112c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  40112c:	283f      	cmp	r0, #63	; 0x3f
  40112e:	d81e      	bhi.n	40116e <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401130:	281f      	cmp	r0, #31
  401132:	d80c      	bhi.n	40114e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401134:	4b11      	ldr	r3, [pc, #68]	; (40117c <pmc_enable_periph_clk+0x50>)
  401136:	699a      	ldr	r2, [r3, #24]
  401138:	2301      	movs	r3, #1
  40113a:	4083      	lsls	r3, r0
  40113c:	4393      	bics	r3, r2
  40113e:	d018      	beq.n	401172 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401140:	2301      	movs	r3, #1
  401142:	fa03 f000 	lsl.w	r0, r3, r0
  401146:	4b0d      	ldr	r3, [pc, #52]	; (40117c <pmc_enable_periph_clk+0x50>)
  401148:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40114a:	2000      	movs	r0, #0
  40114c:	4770      	bx	lr
		ul_id -= 32;
  40114e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401150:	4b0a      	ldr	r3, [pc, #40]	; (40117c <pmc_enable_periph_clk+0x50>)
  401152:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401156:	2301      	movs	r3, #1
  401158:	4083      	lsls	r3, r0
  40115a:	4393      	bics	r3, r2
  40115c:	d00b      	beq.n	401176 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  40115e:	2301      	movs	r3, #1
  401160:	fa03 f000 	lsl.w	r0, r3, r0
  401164:	4b05      	ldr	r3, [pc, #20]	; (40117c <pmc_enable_periph_clk+0x50>)
  401166:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  40116a:	2000      	movs	r0, #0
  40116c:	4770      	bx	lr
		return 1;
  40116e:	2001      	movs	r0, #1
  401170:	4770      	bx	lr
	return 0;
  401172:	2000      	movs	r0, #0
  401174:	4770      	bx	lr
  401176:	2000      	movs	r0, #0
}
  401178:	4770      	bx	lr
  40117a:	bf00      	nop
  40117c:	400e0600 	.word	0x400e0600

00401180 <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  401180:	4770      	bx	lr
	...

00401184 <pmc_enable_waitmode>:
void pmc_enable_waitmode(void)
{
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  401184:	4a10      	ldr	r2, [pc, #64]	; (4011c8 <pmc_enable_waitmode+0x44>)
  401186:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  401188:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  40118c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
#endif
	PMC->PMC_FSMR = i;
  401190:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  401192:	6a11      	ldr	r1, [r2, #32]
  401194:	4b0d      	ldr	r3, [pc, #52]	; (4011cc <pmc_enable_waitmode+0x48>)
  401196:	430b      	orrs	r3, r1
  401198:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40119a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40119c:	f013 0f08 	tst.w	r3, #8
  4011a0:	d0fb      	beq.n	40119a <pmc_enable_waitmode+0x16>
  4011a2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  __ASM volatile ("nop");
  4011a6:	bf00      	nop

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  4011a8:	3b01      	subs	r3, #1
  4011aa:	d1fc      	bne.n	4011a6 <pmc_enable_waitmode+0x22>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  4011ac:	4a06      	ldr	r2, [pc, #24]	; (4011c8 <pmc_enable_waitmode+0x44>)
  4011ae:	6a13      	ldr	r3, [r2, #32]
  4011b0:	f013 0f08 	tst.w	r3, #8
  4011b4:	d0fb      	beq.n	4011ae <pmc_enable_waitmode+0x2a>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  4011b6:	4a04      	ldr	r2, [pc, #16]	; (4011c8 <pmc_enable_waitmode+0x44>)
  4011b8:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  4011ba:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  4011be:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
	PMC->PMC_FSMR = i;
  4011c2:	6713      	str	r3, [r2, #112]	; 0x70
  4011c4:	4770      	bx	lr
  4011c6:	bf00      	nop
  4011c8:	400e0600 	.word	0x400e0600
  4011cc:	00370004 	.word	0x00370004

004011d0 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  4011d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	switch (sleep_mode) {
  4011d4:	1e43      	subs	r3, r0, #1
  4011d6:	2b04      	cmp	r3, #4
  4011d8:	f200 8107 	bhi.w	4013ea <pmc_sleep+0x21a>
  4011dc:	e8df f013 	tbh	[pc, r3, lsl #1]
  4011e0:	00050005 	.word	0x00050005
  4011e4:	00150015 	.word	0x00150015
  4011e8:	00f6      	.short	0x00f6
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  4011ea:	4a81      	ldr	r2, [pc, #516]	; (4013f0 <pmc_sleep+0x220>)
  4011ec:	6913      	ldr	r3, [r2, #16]
  4011ee:	f023 0304 	bic.w	r3, r3, #4
  4011f2:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  4011f4:	2201      	movs	r2, #1
  4011f6:	4b7f      	ldr	r3, [pc, #508]	; (4013f4 <pmc_sleep+0x224>)
  4011f8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4011fa:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  4011fe:	b662      	cpsie	i
  __ASM volatile ("dsb");
  401200:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  401204:	bf30      	wfi
  401206:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40120a:	4604      	mov	r4, r0
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  40120c:	2803      	cmp	r0, #3
  40120e:	bf0c      	ite	eq
  401210:	2000      	moveq	r0, #0
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  401212:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
  401216:	4b78      	ldr	r3, [pc, #480]	; (4013f8 <pmc_sleep+0x228>)
  401218:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  40121a:	b672      	cpsid	i
  __ASM volatile ("dmb");
  40121c:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  401220:	2200      	movs	r2, #0
  401222:	4b74      	ldr	r3, [pc, #464]	; (4013f4 <pmc_sleep+0x224>)
  401224:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  401226:	2201      	movs	r2, #1
  401228:	4b74      	ldr	r3, [pc, #464]	; (4013fc <pmc_sleep+0x22c>)
  40122a:	701a      	strb	r2, [r3, #0]
	uint32_t mor  = PMC->CKGR_MOR;
  40122c:	4b74      	ldr	r3, [pc, #464]	; (401400 <pmc_sleep+0x230>)
  40122e:	6a1f      	ldr	r7, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
  401230:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
  401232:	4a74      	ldr	r2, [pc, #464]	; (401404 <pmc_sleep+0x234>)
  401234:	f8d2 8000 	ldr.w	r8, [r2]
		*p_pll0_setting = PMC->CKGR_PLLAR;
  401238:	6a9e      	ldr	r6, [r3, #40]	; 0x28
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  40123a:	4a73      	ldr	r2, [pc, #460]	; (401408 <pmc_sleep+0x238>)
  40123c:	433a      	orrs	r2, r7
  40123e:	621a      	str	r2, [r3, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  401240:	f005 0903 	and.w	r9, r5, #3
  401244:	f1b9 0f01 	cmp.w	r9, #1
  401248:	f240 8089 	bls.w	40135e <pmc_sleep+0x18e>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  40124c:	f025 0103 	bic.w	r1, r5, #3
  401250:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
  401254:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401256:	461a      	mov	r2, r3
  401258:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40125a:	f013 0f08 	tst.w	r3, #8
  40125e:	d0fb      	beq.n	401258 <pmc_sleep+0x88>
	if (mckr & PMC_MCKR_PRES_Msk) {
  401260:	f011 0f70 	tst.w	r1, #112	; 0x70
  401264:	d008      	beq.n	401278 <pmc_sleep+0xa8>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  401266:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
  40126a:	4b65      	ldr	r3, [pc, #404]	; (401400 <pmc_sleep+0x230>)
  40126c:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40126e:	461a      	mov	r2, r3
  401270:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401272:	f013 0f08 	tst.w	r3, #8
  401276:	d0fb      	beq.n	401270 <pmc_sleep+0xa0>
	pmc_disable_pllack();
  401278:	4b64      	ldr	r3, [pc, #400]	; (40140c <pmc_sleep+0x23c>)
  40127a:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  40127c:	4a60      	ldr	r2, [pc, #384]	; (401400 <pmc_sleep+0x230>)
  40127e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401280:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  401284:	d0fb      	beq.n	40127e <pmc_sleep+0xae>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  401286:	4a5e      	ldr	r2, [pc, #376]	; (401400 <pmc_sleep+0x230>)
  401288:	6a11      	ldr	r1, [r2, #32]
  40128a:	4b61      	ldr	r3, [pc, #388]	; (401410 <pmc_sleep+0x240>)
  40128c:	400b      	ands	r3, r1
  40128e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401292:	6213      	str	r3, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  401294:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401296:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40129a:	d0fb      	beq.n	401294 <pmc_sleep+0xc4>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  40129c:	f428 6370 	bic.w	r3, r8, #3840	; 0xf00
  4012a0:	4a58      	ldr	r2, [pc, #352]	; (401404 <pmc_sleep+0x234>)
  4012a2:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  4012a4:	2c04      	cmp	r4, #4
  4012a6:	d05c      	beq.n	401362 <pmc_sleep+0x192>
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  4012a8:	4c52      	ldr	r4, [pc, #328]	; (4013f4 <pmc_sleep+0x224>)
  4012aa:	2301      	movs	r3, #1
  4012ac:	7023      	strb	r3, [r4, #0]
  4012ae:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4012b2:	b662      	cpsie	i

		pmc_enable_waitmode();
  4012b4:	4b57      	ldr	r3, [pc, #348]	; (401414 <pmc_sleep+0x244>)
  4012b6:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  4012b8:	b672      	cpsid	i
  4012ba:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  4012be:	2300      	movs	r3, #0
  4012c0:	7023      	strb	r3, [r4, #0]
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  4012c2:	f017 0f02 	tst.w	r7, #2
  4012c6:	d055      	beq.n	401374 <pmc_sleep+0x1a4>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4012c8:	4a4d      	ldr	r2, [pc, #308]	; (401400 <pmc_sleep+0x230>)
  4012ca:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4012cc:	4952      	ldr	r1, [pc, #328]	; (401418 <pmc_sleep+0x248>)
  4012ce:	4019      	ands	r1, r3
  4012d0:	4b52      	ldr	r3, [pc, #328]	; (40141c <pmc_sleep+0x24c>)
  4012d2:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4012d4:	6213      	str	r3, [r2, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4012d6:	6a11      	ldr	r1, [r2, #32]
				| CKGR_MOR_KEY_PASSWD;
  4012d8:	4b51      	ldr	r3, [pc, #324]	; (401420 <pmc_sleep+0x250>)
  4012da:	400b      	ands	r3, r1
  4012dc:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4012e0:	6213      	str	r3, [r2, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  4012e2:	4b50      	ldr	r3, [pc, #320]	; (401424 <pmc_sleep+0x254>)
  4012e4:	4033      	ands	r3, r6
  4012e6:	2b00      	cmp	r3, #0
  4012e8:	d06e      	beq.n	4013c8 <pmc_sleep+0x1f8>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  4012ea:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  4012ee:	4b44      	ldr	r3, [pc, #272]	; (401400 <pmc_sleep+0x230>)
  4012f0:	629e      	str	r6, [r3, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  4012f2:	2102      	movs	r1, #2
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  4012f4:	f1b9 0f02 	cmp.w	r9, #2
  4012f8:	d104      	bne.n	401304 <pmc_sleep+0x134>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  4012fa:	4a41      	ldr	r2, [pc, #260]	; (401400 <pmc_sleep+0x230>)
  4012fc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4012fe:	f013 0f02 	tst.w	r3, #2
  401302:	d0fb      	beq.n	4012fc <pmc_sleep+0x12c>
	mckr = PMC->PMC_MCKR;
  401304:	4a3e      	ldr	r2, [pc, #248]	; (401400 <pmc_sleep+0x230>)
  401306:	6b13      	ldr	r3, [r2, #48]	; 0x30
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  401308:	f023 0370 	bic.w	r3, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  40130c:	f005 0070 	and.w	r0, r5, #112	; 0x70
  401310:	4303      	orrs	r3, r0
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  401312:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401314:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401316:	f013 0f08 	tst.w	r3, #8
  40131a:	d0fb      	beq.n	401314 <pmc_sleep+0x144>
	EFC0->EEFC_FMR = fmr_setting;
  40131c:	4b39      	ldr	r3, [pc, #228]	; (401404 <pmc_sleep+0x234>)
  40131e:	f8c3 8000 	str.w	r8, [r3]
	PMC->PMC_MCKR = mck_setting;
  401322:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  401326:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401328:	461a      	mov	r2, r3
  40132a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40132c:	f013 0f08 	tst.w	r3, #8
  401330:	d0fb      	beq.n	40132a <pmc_sleep+0x15a>
	while (!(PMC->PMC_SR & pll_sr));
  401332:	4a33      	ldr	r2, [pc, #204]	; (401400 <pmc_sleep+0x230>)
  401334:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401336:	420b      	tst	r3, r1
  401338:	d0fc      	beq.n	401334 <pmc_sleep+0x164>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  40133a:	2200      	movs	r2, #0
  40133c:	4b2f      	ldr	r3, [pc, #188]	; (4013fc <pmc_sleep+0x22c>)
  40133e:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  401340:	4b39      	ldr	r3, [pc, #228]	; (401428 <pmc_sleep+0x258>)
  401342:	681b      	ldr	r3, [r3, #0]
  401344:	b11b      	cbz	r3, 40134e <pmc_sleep+0x17e>
			callback_clocks_restored();
  401346:	4798      	blx	r3
			callback_clocks_restored = NULL;
  401348:	2200      	movs	r2, #0
  40134a:	4b37      	ldr	r3, [pc, #220]	; (401428 <pmc_sleep+0x258>)
  40134c:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  40134e:	2201      	movs	r2, #1
  401350:	4b28      	ldr	r3, [pc, #160]	; (4013f4 <pmc_sleep+0x224>)
  401352:	701a      	strb	r2, [r3, #0]
  401354:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401358:	b662      	cpsie	i
  40135a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t mckr = PMC->PMC_MCKR;
  40135e:	4629      	mov	r1, r5
  401360:	e77e      	b.n	401260 <pmc_sleep+0x90>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401362:	f5a2 62c0 	sub.w	r2, r2, #1536	; 0x600
  401366:	6a11      	ldr	r1, [r2, #32]
  401368:	4b30      	ldr	r3, [pc, #192]	; (40142c <pmc_sleep+0x25c>)
  40136a:	400b      	ands	r3, r1
  40136c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401370:	6213      	str	r3, [r2, #32]
  401372:	e799      	b.n	4012a8 <pmc_sleep+0xd8>
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  401374:	f017 0f01 	tst.w	r7, #1
  401378:	d0b3      	beq.n	4012e2 <pmc_sleep+0x112>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  40137a:	4b21      	ldr	r3, [pc, #132]	; (401400 <pmc_sleep+0x230>)
  40137c:	6a1b      	ldr	r3, [r3, #32]
  40137e:	f013 0f01 	tst.w	r3, #1
  401382:	d10b      	bne.n	40139c <pmc_sleep+0x1cc>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401384:	491e      	ldr	r1, [pc, #120]	; (401400 <pmc_sleep+0x230>)
  401386:	6a0b      	ldr	r3, [r1, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  401388:	4a29      	ldr	r2, [pc, #164]	; (401430 <pmc_sleep+0x260>)
  40138a:	401a      	ands	r2, r3
  40138c:	4b29      	ldr	r3, [pc, #164]	; (401434 <pmc_sleep+0x264>)
  40138e:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401390:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401392:	460a      	mov	r2, r1
  401394:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401396:	f013 0f01 	tst.w	r3, #1
  40139a:	d0fb      	beq.n	401394 <pmc_sleep+0x1c4>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  40139c:	4b18      	ldr	r3, [pc, #96]	; (401400 <pmc_sleep+0x230>)
  40139e:	6a1b      	ldr	r3, [r3, #32]
  4013a0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4013a4:	d108      	bne.n	4013b8 <pmc_sleep+0x1e8>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4013a6:	4a16      	ldr	r2, [pc, #88]	; (401400 <pmc_sleep+0x230>)
  4013a8:	6a11      	ldr	r1, [r2, #32]
  4013aa:	4b23      	ldr	r3, [pc, #140]	; (401438 <pmc_sleep+0x268>)
  4013ac:	430b      	orrs	r3, r1
  4013ae:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  4013b0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4013b2:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4013b6:	d0fb      	beq.n	4013b0 <pmc_sleep+0x1e0>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4013b8:	4a11      	ldr	r2, [pc, #68]	; (401400 <pmc_sleep+0x230>)
  4013ba:	6a11      	ldr	r1, [r2, #32]
					| CKGR_MOR_KEY_PASSWD;
  4013bc:	4b18      	ldr	r3, [pc, #96]	; (401420 <pmc_sleep+0x250>)
  4013be:	400b      	ands	r3, r1
  4013c0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4013c4:	6213      	str	r3, [r2, #32]
  4013c6:	e78c      	b.n	4012e2 <pmc_sleep+0x112>
	uint32_t pll_sr = 0;
  4013c8:	2100      	movs	r1, #0
  4013ca:	e793      	b.n	4012f4 <pmc_sleep+0x124>

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  4013cc:	4a08      	ldr	r2, [pc, #32]	; (4013f0 <pmc_sleep+0x220>)
  4013ce:	6913      	ldr	r3, [r2, #16]
  4013d0:	f043 0304 	orr.w	r3, r3, #4
  4013d4:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  4013d6:	4a19      	ldr	r2, [pc, #100]	; (40143c <pmc_sleep+0x26c>)
  4013d8:	4b19      	ldr	r3, [pc, #100]	; (401440 <pmc_sleep+0x270>)
  4013da:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  4013dc:	2201      	movs	r2, #1
  4013de:	4b05      	ldr	r3, [pc, #20]	; (4013f4 <pmc_sleep+0x224>)
  4013e0:	701a      	strb	r2, [r3, #0]
  4013e2:	f3bf 8f5f 	dmb	sy
  4013e6:	b662      	cpsie	i
  __ASM volatile ("wfi");
  4013e8:	bf30      	wfi
  4013ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4013ee:	bf00      	nop
  4013f0:	e000ed00 	.word	0xe000ed00
  4013f4:	20400018 	.word	0x20400018
  4013f8:	00401181 	.word	0x00401181
  4013fc:	20400c68 	.word	0x20400c68
  401400:	400e0600 	.word	0x400e0600
  401404:	400e0c00 	.word	0x400e0c00
  401408:	00370008 	.word	0x00370008
  40140c:	0040110d 	.word	0x0040110d
  401410:	fec8ffff 	.word	0xfec8ffff
  401414:	00401185 	.word	0x00401185
  401418:	fec8fffc 	.word	0xfec8fffc
  40141c:	01370002 	.word	0x01370002
  401420:	ffc8ff87 	.word	0xffc8ff87
  401424:	07ff0000 	.word	0x07ff0000
  401428:	20400c6c 	.word	0x20400c6c
  40142c:	ffc8fffe 	.word	0xffc8fffe
  401430:	ffc8fffc 	.word	0xffc8fffc
  401434:	00370001 	.word	0x00370001
  401438:	01370000 	.word	0x01370000
  40143c:	a5000004 	.word	0xa5000004
  401440:	400e1810 	.word	0x400e1810

00401444 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401444:	e7fe      	b.n	401444 <Dummy_Handler>
	...

00401448 <Reset_Handler>:
{
  401448:	b500      	push	{lr}
  40144a:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  40144c:	4b25      	ldr	r3, [pc, #148]	; (4014e4 <Reset_Handler+0x9c>)
  40144e:	4a26      	ldr	r2, [pc, #152]	; (4014e8 <Reset_Handler+0xa0>)
  401450:	429a      	cmp	r2, r3
  401452:	d010      	beq.n	401476 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  401454:	4b25      	ldr	r3, [pc, #148]	; (4014ec <Reset_Handler+0xa4>)
  401456:	4a23      	ldr	r2, [pc, #140]	; (4014e4 <Reset_Handler+0x9c>)
  401458:	429a      	cmp	r2, r3
  40145a:	d20c      	bcs.n	401476 <Reset_Handler+0x2e>
  40145c:	3b01      	subs	r3, #1
  40145e:	1a9b      	subs	r3, r3, r2
  401460:	f023 0303 	bic.w	r3, r3, #3
  401464:	3304      	adds	r3, #4
  401466:	4413      	add	r3, r2
  401468:	491f      	ldr	r1, [pc, #124]	; (4014e8 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  40146a:	f851 0b04 	ldr.w	r0, [r1], #4
  40146e:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  401472:	429a      	cmp	r2, r3
  401474:	d1f9      	bne.n	40146a <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  401476:	4b1e      	ldr	r3, [pc, #120]	; (4014f0 <Reset_Handler+0xa8>)
  401478:	4a1e      	ldr	r2, [pc, #120]	; (4014f4 <Reset_Handler+0xac>)
  40147a:	429a      	cmp	r2, r3
  40147c:	d20a      	bcs.n	401494 <Reset_Handler+0x4c>
  40147e:	3b01      	subs	r3, #1
  401480:	1a9b      	subs	r3, r3, r2
  401482:	f023 0303 	bic.w	r3, r3, #3
  401486:	3304      	adds	r3, #4
  401488:	4413      	add	r3, r2
                *pDest++ = 0;
  40148a:	2100      	movs	r1, #0
  40148c:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  401490:	4293      	cmp	r3, r2
  401492:	d1fb      	bne.n	40148c <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401494:	4a18      	ldr	r2, [pc, #96]	; (4014f8 <Reset_Handler+0xb0>)
  401496:	4b19      	ldr	r3, [pc, #100]	; (4014fc <Reset_Handler+0xb4>)
  401498:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40149c:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40149e:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4014a2:	fab3 f383 	clz	r3, r3
  4014a6:	095b      	lsrs	r3, r3, #5
  4014a8:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4014aa:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4014ac:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4014b0:	2200      	movs	r2, #0
  4014b2:	4b13      	ldr	r3, [pc, #76]	; (401500 <Reset_Handler+0xb8>)
  4014b4:	701a      	strb	r2, [r3, #0]
	return flags;
  4014b6:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4014b8:	4a12      	ldr	r2, [pc, #72]	; (401504 <Reset_Handler+0xbc>)
  4014ba:	6813      	ldr	r3, [r2, #0]
  4014bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4014c0:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4014c2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4014c6:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4014ca:	b129      	cbz	r1, 4014d8 <Reset_Handler+0x90>
		cpu_irq_enable();
  4014cc:	2201      	movs	r2, #1
  4014ce:	4b0c      	ldr	r3, [pc, #48]	; (401500 <Reset_Handler+0xb8>)
  4014d0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4014d2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4014d6:	b662      	cpsie	i
        __libc_init_array();
  4014d8:	4b0b      	ldr	r3, [pc, #44]	; (401508 <Reset_Handler+0xc0>)
  4014da:	4798      	blx	r3
        main();
  4014dc:	4b0b      	ldr	r3, [pc, #44]	; (40150c <Reset_Handler+0xc4>)
  4014de:	4798      	blx	r3
  4014e0:	e7fe      	b.n	4014e0 <Reset_Handler+0x98>
  4014e2:	bf00      	nop
  4014e4:	20400000 	.word	0x20400000
  4014e8:	0040717c 	.word	0x0040717c
  4014ec:	204009d0 	.word	0x204009d0
  4014f0:	20400cdc 	.word	0x20400cdc
  4014f4:	204009d0 	.word	0x204009d0
  4014f8:	e000ed00 	.word	0xe000ed00
  4014fc:	00400000 	.word	0x00400000
  401500:	20400018 	.word	0x20400018
  401504:	e000ed88 	.word	0xe000ed88
  401508:	004022fd 	.word	0x004022fd
  40150c:	00401a35 	.word	0x00401a35

00401510 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401510:	4b3b      	ldr	r3, [pc, #236]	; (401600 <SystemCoreClockUpdate+0xf0>)
  401512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401514:	f003 0303 	and.w	r3, r3, #3
  401518:	2b01      	cmp	r3, #1
  40151a:	d01d      	beq.n	401558 <SystemCoreClockUpdate+0x48>
  40151c:	b183      	cbz	r3, 401540 <SystemCoreClockUpdate+0x30>
  40151e:	2b02      	cmp	r3, #2
  401520:	d036      	beq.n	401590 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401522:	4b37      	ldr	r3, [pc, #220]	; (401600 <SystemCoreClockUpdate+0xf0>)
  401524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401526:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40152a:	2b70      	cmp	r3, #112	; 0x70
  40152c:	d05f      	beq.n	4015ee <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40152e:	4b34      	ldr	r3, [pc, #208]	; (401600 <SystemCoreClockUpdate+0xf0>)
  401530:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401532:	4934      	ldr	r1, [pc, #208]	; (401604 <SystemCoreClockUpdate+0xf4>)
  401534:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401538:	680b      	ldr	r3, [r1, #0]
  40153a:	40d3      	lsrs	r3, r2
  40153c:	600b      	str	r3, [r1, #0]
  40153e:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401540:	4b31      	ldr	r3, [pc, #196]	; (401608 <SystemCoreClockUpdate+0xf8>)
  401542:	695b      	ldr	r3, [r3, #20]
  401544:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401548:	bf14      	ite	ne
  40154a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40154e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401552:	4b2c      	ldr	r3, [pc, #176]	; (401604 <SystemCoreClockUpdate+0xf4>)
  401554:	601a      	str	r2, [r3, #0]
  401556:	e7e4      	b.n	401522 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401558:	4b29      	ldr	r3, [pc, #164]	; (401600 <SystemCoreClockUpdate+0xf0>)
  40155a:	6a1b      	ldr	r3, [r3, #32]
  40155c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401560:	d003      	beq.n	40156a <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401562:	4a2a      	ldr	r2, [pc, #168]	; (40160c <SystemCoreClockUpdate+0xfc>)
  401564:	4b27      	ldr	r3, [pc, #156]	; (401604 <SystemCoreClockUpdate+0xf4>)
  401566:	601a      	str	r2, [r3, #0]
  401568:	e7db      	b.n	401522 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40156a:	4a29      	ldr	r2, [pc, #164]	; (401610 <SystemCoreClockUpdate+0x100>)
  40156c:	4b25      	ldr	r3, [pc, #148]	; (401604 <SystemCoreClockUpdate+0xf4>)
  40156e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401570:	4b23      	ldr	r3, [pc, #140]	; (401600 <SystemCoreClockUpdate+0xf0>)
  401572:	6a1b      	ldr	r3, [r3, #32]
  401574:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401578:	2b10      	cmp	r3, #16
  40157a:	d005      	beq.n	401588 <SystemCoreClockUpdate+0x78>
  40157c:	2b20      	cmp	r3, #32
  40157e:	d1d0      	bne.n	401522 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  401580:	4a22      	ldr	r2, [pc, #136]	; (40160c <SystemCoreClockUpdate+0xfc>)
  401582:	4b20      	ldr	r3, [pc, #128]	; (401604 <SystemCoreClockUpdate+0xf4>)
  401584:	601a      	str	r2, [r3, #0]
          break;
  401586:	e7cc      	b.n	401522 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  401588:	4a22      	ldr	r2, [pc, #136]	; (401614 <SystemCoreClockUpdate+0x104>)
  40158a:	4b1e      	ldr	r3, [pc, #120]	; (401604 <SystemCoreClockUpdate+0xf4>)
  40158c:	601a      	str	r2, [r3, #0]
          break;
  40158e:	e7c8      	b.n	401522 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401590:	4b1b      	ldr	r3, [pc, #108]	; (401600 <SystemCoreClockUpdate+0xf0>)
  401592:	6a1b      	ldr	r3, [r3, #32]
  401594:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401598:	d016      	beq.n	4015c8 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40159a:	4a1c      	ldr	r2, [pc, #112]	; (40160c <SystemCoreClockUpdate+0xfc>)
  40159c:	4b19      	ldr	r3, [pc, #100]	; (401604 <SystemCoreClockUpdate+0xf4>)
  40159e:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4015a0:	4b17      	ldr	r3, [pc, #92]	; (401600 <SystemCoreClockUpdate+0xf0>)
  4015a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4015a4:	f003 0303 	and.w	r3, r3, #3
  4015a8:	2b02      	cmp	r3, #2
  4015aa:	d1ba      	bne.n	401522 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4015ac:	4a14      	ldr	r2, [pc, #80]	; (401600 <SystemCoreClockUpdate+0xf0>)
  4015ae:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4015b0:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4015b2:	4814      	ldr	r0, [pc, #80]	; (401604 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4015b4:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4015b8:	6803      	ldr	r3, [r0, #0]
  4015ba:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4015be:	b2d2      	uxtb	r2, r2
  4015c0:	fbb3 f3f2 	udiv	r3, r3, r2
  4015c4:	6003      	str	r3, [r0, #0]
  4015c6:	e7ac      	b.n	401522 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4015c8:	4a11      	ldr	r2, [pc, #68]	; (401610 <SystemCoreClockUpdate+0x100>)
  4015ca:	4b0e      	ldr	r3, [pc, #56]	; (401604 <SystemCoreClockUpdate+0xf4>)
  4015cc:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4015ce:	4b0c      	ldr	r3, [pc, #48]	; (401600 <SystemCoreClockUpdate+0xf0>)
  4015d0:	6a1b      	ldr	r3, [r3, #32]
  4015d2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4015d6:	2b10      	cmp	r3, #16
  4015d8:	d005      	beq.n	4015e6 <SystemCoreClockUpdate+0xd6>
  4015da:	2b20      	cmp	r3, #32
  4015dc:	d1e0      	bne.n	4015a0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  4015de:	4a0b      	ldr	r2, [pc, #44]	; (40160c <SystemCoreClockUpdate+0xfc>)
  4015e0:	4b08      	ldr	r3, [pc, #32]	; (401604 <SystemCoreClockUpdate+0xf4>)
  4015e2:	601a      	str	r2, [r3, #0]
          break;
  4015e4:	e7dc      	b.n	4015a0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  4015e6:	4a0b      	ldr	r2, [pc, #44]	; (401614 <SystemCoreClockUpdate+0x104>)
  4015e8:	4b06      	ldr	r3, [pc, #24]	; (401604 <SystemCoreClockUpdate+0xf4>)
  4015ea:	601a      	str	r2, [r3, #0]
          break;
  4015ec:	e7d8      	b.n	4015a0 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  4015ee:	4a05      	ldr	r2, [pc, #20]	; (401604 <SystemCoreClockUpdate+0xf4>)
  4015f0:	6813      	ldr	r3, [r2, #0]
  4015f2:	4909      	ldr	r1, [pc, #36]	; (401618 <SystemCoreClockUpdate+0x108>)
  4015f4:	fba1 1303 	umull	r1, r3, r1, r3
  4015f8:	085b      	lsrs	r3, r3, #1
  4015fa:	6013      	str	r3, [r2, #0]
  4015fc:	4770      	bx	lr
  4015fe:	bf00      	nop
  401600:	400e0600 	.word	0x400e0600
  401604:	2040001c 	.word	0x2040001c
  401608:	400e1810 	.word	0x400e1810
  40160c:	00b71b00 	.word	0x00b71b00
  401610:	003d0900 	.word	0x003d0900
  401614:	007a1200 	.word	0x007a1200
  401618:	aaaaaaab 	.word	0xaaaaaaab

0040161c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  40161c:	4b16      	ldr	r3, [pc, #88]	; (401678 <system_init_flash+0x5c>)
  40161e:	4298      	cmp	r0, r3
  401620:	d913      	bls.n	40164a <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401622:	4b16      	ldr	r3, [pc, #88]	; (40167c <system_init_flash+0x60>)
  401624:	4298      	cmp	r0, r3
  401626:	d915      	bls.n	401654 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401628:	4b15      	ldr	r3, [pc, #84]	; (401680 <system_init_flash+0x64>)
  40162a:	4298      	cmp	r0, r3
  40162c:	d916      	bls.n	40165c <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40162e:	4b15      	ldr	r3, [pc, #84]	; (401684 <system_init_flash+0x68>)
  401630:	4298      	cmp	r0, r3
  401632:	d917      	bls.n	401664 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401634:	4b14      	ldr	r3, [pc, #80]	; (401688 <system_init_flash+0x6c>)
  401636:	4298      	cmp	r0, r3
  401638:	d918      	bls.n	40166c <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  40163a:	4b14      	ldr	r3, [pc, #80]	; (40168c <system_init_flash+0x70>)
  40163c:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40163e:	bf94      	ite	ls
  401640:	4a13      	ldrls	r2, [pc, #76]	; (401690 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  401642:	4a14      	ldrhi	r2, [pc, #80]	; (401694 <system_init_flash+0x78>)
  401644:	4b14      	ldr	r3, [pc, #80]	; (401698 <system_init_flash+0x7c>)
  401646:	601a      	str	r2, [r3, #0]
  401648:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40164a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40164e:	4b12      	ldr	r3, [pc, #72]	; (401698 <system_init_flash+0x7c>)
  401650:	601a      	str	r2, [r3, #0]
  401652:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401654:	4a11      	ldr	r2, [pc, #68]	; (40169c <system_init_flash+0x80>)
  401656:	4b10      	ldr	r3, [pc, #64]	; (401698 <system_init_flash+0x7c>)
  401658:	601a      	str	r2, [r3, #0]
  40165a:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40165c:	4a10      	ldr	r2, [pc, #64]	; (4016a0 <system_init_flash+0x84>)
  40165e:	4b0e      	ldr	r3, [pc, #56]	; (401698 <system_init_flash+0x7c>)
  401660:	601a      	str	r2, [r3, #0]
  401662:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401664:	4a0f      	ldr	r2, [pc, #60]	; (4016a4 <system_init_flash+0x88>)
  401666:	4b0c      	ldr	r3, [pc, #48]	; (401698 <system_init_flash+0x7c>)
  401668:	601a      	str	r2, [r3, #0]
  40166a:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40166c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401670:	4b09      	ldr	r3, [pc, #36]	; (401698 <system_init_flash+0x7c>)
  401672:	601a      	str	r2, [r3, #0]
  401674:	4770      	bx	lr
  401676:	bf00      	nop
  401678:	015ef3bf 	.word	0x015ef3bf
  40167c:	02bde77f 	.word	0x02bde77f
  401680:	041cdb3f 	.word	0x041cdb3f
  401684:	057bceff 	.word	0x057bceff
  401688:	06dac2bf 	.word	0x06dac2bf
  40168c:	0839b67f 	.word	0x0839b67f
  401690:	04000500 	.word	0x04000500
  401694:	04000600 	.word	0x04000600
  401698:	400e0c00 	.word	0x400e0c00
  40169c:	04000100 	.word	0x04000100
  4016a0:	04000200 	.word	0x04000200
  4016a4:	04000300 	.word	0x04000300

004016a8 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4016a8:	4b0a      	ldr	r3, [pc, #40]	; (4016d4 <_sbrk+0x2c>)
  4016aa:	681b      	ldr	r3, [r3, #0]
  4016ac:	b153      	cbz	r3, 4016c4 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4016ae:	4b09      	ldr	r3, [pc, #36]	; (4016d4 <_sbrk+0x2c>)
  4016b0:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4016b2:	181a      	adds	r2, r3, r0
  4016b4:	4908      	ldr	r1, [pc, #32]	; (4016d8 <_sbrk+0x30>)
  4016b6:	4291      	cmp	r1, r2
  4016b8:	db08      	blt.n	4016cc <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4016ba:	4610      	mov	r0, r2
  4016bc:	4a05      	ldr	r2, [pc, #20]	; (4016d4 <_sbrk+0x2c>)
  4016be:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4016c0:	4618      	mov	r0, r3
  4016c2:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4016c4:	4a05      	ldr	r2, [pc, #20]	; (4016dc <_sbrk+0x34>)
  4016c6:	4b03      	ldr	r3, [pc, #12]	; (4016d4 <_sbrk+0x2c>)
  4016c8:	601a      	str	r2, [r3, #0]
  4016ca:	e7f0      	b.n	4016ae <_sbrk+0x6>
		return (caddr_t) -1;	
  4016cc:	f04f 30ff 	mov.w	r0, #4294967295
}
  4016d0:	4770      	bx	lr
  4016d2:	bf00      	nop
  4016d4:	20400c70 	.word	0x20400c70
  4016d8:	2045fffc 	.word	0x2045fffc
  4016dc:	20402ee0 	.word	0x20402ee0

004016e0 <but1_callback>:

/************************************************************************/
/* CALLBACK FUNCTIONS                                                   */
/************************************************************************/
void but1_callback(void) {
	but1_flag = 1;
  4016e0:	2201      	movs	r2, #1
  4016e2:	4b01      	ldr	r3, [pc, #4]	; (4016e8 <but1_callback+0x8>)
  4016e4:	701a      	strb	r2, [r3, #0]
  4016e6:	4770      	bx	lr
  4016e8:	20400cb0 	.word	0x20400cb0

004016ec <echo_callback>:
void but2_callback(void) {
	but2_flag = 1;
}


void echo_callback(void) {
  4016ec:	b570      	push	{r4, r5, r6, lr}
  4016ee:	ed2d 8b02 	vpush	{d8}
  4016f2:	b082      	sub	sp, #8
	if (echo_flag) {
  4016f4:	4b25      	ldr	r3, [pc, #148]	; (40178c <echo_callback+0xa0>)
  4016f6:	781b      	ldrb	r3, [r3, #0]
  4016f8:	b983      	cbnz	r3, 40171c <echo_callback+0x30>
		RTT_init(freqPrescale, (int) freqPrescale * (8/340), RTT_MR_ALMIEN);
	}
	else {
		// Caso contrrio, recebe o valor atual do contador
		// para calcular a distancia
		echo_flag = 0;
  4016fa:	2200      	movs	r2, #0
  4016fc:	4b23      	ldr	r3, [pc, #140]	; (40178c <echo_callback+0xa0>)
  4016fe:	701a      	strb	r2, [r3, #0]
		time_counter = rtt_read_timer_value(RTT);
  401700:	4823      	ldr	r0, [pc, #140]	; (401790 <echo_callback+0xa4>)
  401702:	4b24      	ldr	r3, [pc, #144]	; (401794 <echo_callback+0xa8>)
  401704:	4798      	blx	r3
  401706:	ee07 0a90 	vmov	s15, r0
  40170a:	eef8 7a67 	vcvt.f32.u32	s15, s15
  40170e:	4b22      	ldr	r3, [pc, #136]	; (401798 <echo_callback+0xac>)
  401710:	edc3 7a00 	vstr	s15, [r3]
	}
}
  401714:	b002      	add	sp, #8
  401716:	ecbd 8b02 	vpop	{d8}
  40171a:	bd70      	pop	{r4, r5, r6, pc}
		echo_flag = 1;
  40171c:	2201      	movs	r2, #1
  40171e:	4b1b      	ldr	r3, [pc, #108]	; (40178c <echo_callback+0xa0>)
  401720:	701a      	strb	r2, [r3, #0]
		RTT_init(freqPrescale, (int) freqPrescale * (8/340), RTT_MR_ALMIEN);
  401722:	4b1e      	ldr	r3, [pc, #120]	; (40179c <echo_callback+0xb0>)
  401724:	ed93 8a00 	vldr	s16, [r3]
  401728:	681b      	ldr	r3, [r3, #0]
/* REAL TIME INITS                                                      */
/************************************************************************/
static void RTT_init(float freqPrescale, uint32_t IrqNPulses, uint32_t rttIRQSource) {
	uint16_t pllPreScale = (int) (((float) 32768) / freqPrescale);

	rtt_sel_source(RTT, false);
  40172a:	4c19      	ldr	r4, [pc, #100]	; (401790 <echo_callback+0xa4>)
  40172c:	2100      	movs	r1, #0
  40172e:	4620      	mov	r0, r4
  401730:	4b1b      	ldr	r3, [pc, #108]	; (4017a0 <echo_callback+0xb4>)
  401732:	4798      	blx	r3
	uint16_t pllPreScale = (int) (((float) 32768) / freqPrescale);
  401734:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 4017a4 <echo_callback+0xb8>
  401738:	eec7 7a08 	vdiv.f32	s15, s14, s16
  40173c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  401740:	edcd 7a01 	vstr	s15, [sp, #4]
	rtt_init(RTT, pllPreScale);
  401744:	f8bd 1004 	ldrh.w	r1, [sp, #4]
  401748:	4620      	mov	r0, r4
  40174a:	4b17      	ldr	r3, [pc, #92]	; (4017a8 <echo_callback+0xbc>)
  40174c:	4798      	blx	r3

	if (rttIRQSource & RTT_MR_ALMIEN) {
		uint32_t ul_previous_time;
		ul_previous_time = rtt_read_timer_value(RTT);
  40174e:	4620      	mov	r0, r4
  401750:	4b10      	ldr	r3, [pc, #64]	; (401794 <echo_callback+0xa8>)
  401752:	4798      	blx	r3
  401754:	4604      	mov	r4, r0
		while (ul_previous_time == rtt_read_timer_value(RTT));
  401756:	4e0e      	ldr	r6, [pc, #56]	; (401790 <echo_callback+0xa4>)
  401758:	4d0e      	ldr	r5, [pc, #56]	; (401794 <echo_callback+0xa8>)
  40175a:	4630      	mov	r0, r6
  40175c:	47a8      	blx	r5
  40175e:	4284      	cmp	r4, r0
  401760:	d0fb      	beq.n	40175a <echo_callback+0x6e>
		rtt_write_alarm_time(RTT, IrqNPulses+ul_previous_time);
  401762:	4d0b      	ldr	r5, [pc, #44]	; (401790 <echo_callback+0xa4>)
  401764:	4621      	mov	r1, r4
  401766:	4628      	mov	r0, r5
  401768:	4b10      	ldr	r3, [pc, #64]	; (4017ac <echo_callback+0xc0>)
  40176a:	4798      	blx	r3
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  40176c:	4b10      	ldr	r3, [pc, #64]	; (4017b0 <echo_callback+0xc4>)
  40176e:	2208      	movs	r2, #8
  401770:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401774:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401778:	2180      	movs	r1, #128	; 0x80
  40177a:	f883 1303 	strb.w	r1, [r3, #771]	; 0x303
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40177e:	601a      	str	r2, [r3, #0]
	NVIC_SetPriority(RTT_IRQn, 4);
	NVIC_EnableIRQ(RTT_IRQn);

	/* Ativa interrupcao do RTT */
	if (rttIRQSource & (RTT_MR_RTTINCIEN | RTT_MR_ALMIEN)) {
		rtt_enable_interrupt(RTT, rttIRQSource);
  401780:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  401784:	4628      	mov	r0, r5
  401786:	4b0b      	ldr	r3, [pc, #44]	; (4017b4 <echo_callback+0xc8>)
  401788:	4798      	blx	r3
  40178a:	e7c3      	b.n	401714 <echo_callback+0x28>
  40178c:	20400c74 	.word	0x20400c74
  401790:	400e1830 	.word	0x400e1830
  401794:	00400215 	.word	0x00400215
  401798:	20400c78 	.word	0x20400c78
  40179c:	20400020 	.word	0x20400020
  4017a0:	004001c1 	.word	0x004001c1
  4017a4:	47000000 	.word	0x47000000
  4017a8:	004001ad 	.word	0x004001ad
  4017ac:	0040022d 	.word	0x0040022d
  4017b0:	e000e100 	.word	0xe000e100
  4017b4:	004001ed 	.word	0x004001ed

004017b8 <calculate_distance>:
void calculate_distance(float delta_t) {
  4017b8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4017ba:	ed2d 8b02 	vpush	{d8}
  4017be:	b087      	sub	sp, #28
	float dist = (float) 340 * delta_t * 100.0 / (2 * freqPrescale);
  4017c0:	4b2d      	ldr	r3, [pc, #180]	; (401878 <calculate_distance+0xc0>)
  4017c2:	ed93 8a00 	vldr	s16, [r3]
  4017c6:	4c2d      	ldr	r4, [pc, #180]	; (40187c <calculate_distance+0xc4>)
  4017c8:	eddf 7a2d 	vldr	s15, [pc, #180]	; 401880 <calculate_distance+0xc8>
  4017cc:	ee07 0a10 	vmov	s14, r0
  4017d0:	ee67 7a27 	vmul.f32	s15, s14, s15
  4017d4:	ee17 0a90 	vmov	r0, s15
  4017d8:	47a0      	blx	r4
  4017da:	2200      	movs	r2, #0
  4017dc:	4b29      	ldr	r3, [pc, #164]	; (401884 <calculate_distance+0xcc>)
  4017de:	4d2a      	ldr	r5, [pc, #168]	; (401888 <calculate_distance+0xd0>)
  4017e0:	47a8      	blx	r5
  4017e2:	4606      	mov	r6, r0
  4017e4:	460f      	mov	r7, r1
  4017e6:	ee78 7a08 	vadd.f32	s15, s16, s16
  4017ea:	ee17 0a90 	vmov	r0, s15
  4017ee:	47a0      	blx	r4
  4017f0:	4602      	mov	r2, r0
  4017f2:	460b      	mov	r3, r1
  4017f4:	4630      	mov	r0, r6
  4017f6:	4639      	mov	r1, r7
  4017f8:	4c24      	ldr	r4, [pc, #144]	; (40188c <calculate_distance+0xd4>)
  4017fa:	47a0      	blx	r4
  4017fc:	4b24      	ldr	r3, [pc, #144]	; (401890 <calculate_distance+0xd8>)
  4017fe:	4798      	blx	r3
  401800:	ee08 0a10 	vmov	s16, r0
	gfx_mono_draw_filled_rect(0, 0, 128, 32, GFX_PIXEL_CLR);
  401804:	2000      	movs	r0, #0
  401806:	9000      	str	r0, [sp, #0]
  401808:	2320      	movs	r3, #32
  40180a:	2280      	movs	r2, #128	; 0x80
  40180c:	4601      	mov	r1, r0
  40180e:	4c21      	ldr	r4, [pc, #132]	; (401894 <calculate_distance+0xdc>)
  401810:	47a0      	blx	r4
	if (rtt_alarm_flag || (dist >= 400)) {
  401812:	4b21      	ldr	r3, [pc, #132]	; (401898 <calculate_distance+0xe0>)
  401814:	781b      	ldrb	r3, [r3, #0]
  401816:	b933      	cbnz	r3, 401826 <calculate_distance+0x6e>
  401818:	eddf 7a20 	vldr	s15, [pc, #128]	; 40189c <calculate_distance+0xe4>
  40181c:	eeb4 8ae7 	vcmpe.f32	s16, s15
  401820:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  401824:	db16      	blt.n	401854 <calculate_distance+0x9c>
		gfx_mono_draw_string("ERROOOU", 0,0, &sysfont);
  401826:	4b1e      	ldr	r3, [pc, #120]	; (4018a0 <calculate_distance+0xe8>)
  401828:	2200      	movs	r2, #0
  40182a:	4611      	mov	r1, r2
  40182c:	481d      	ldr	r0, [pc, #116]	; (4018a4 <calculate_distance+0xec>)
  40182e:	4c1e      	ldr	r4, [pc, #120]	; (4018a8 <calculate_distance+0xf0>)
  401830:	47a0      	blx	r4
		rtt_alarm_flag = 0;
  401832:	2400      	movs	r4, #0
  401834:	4b18      	ldr	r3, [pc, #96]	; (401898 <calculate_distance+0xe0>)
  401836:	701c      	strb	r4, [r3, #0]
		delay_ms(100);
  401838:	481c      	ldr	r0, [pc, #112]	; (4018ac <calculate_distance+0xf4>)
  40183a:	4b1d      	ldr	r3, [pc, #116]	; (4018b0 <calculate_distance+0xf8>)
  40183c:	4798      	blx	r3
		gfx_mono_draw_filled_rect(0, 0, 128, 32, GFX_PIXEL_CLR);
  40183e:	9400      	str	r4, [sp, #0]
  401840:	2320      	movs	r3, #32
  401842:	2280      	movs	r2, #128	; 0x80
  401844:	4621      	mov	r1, r4
  401846:	4620      	mov	r0, r4
  401848:	4c12      	ldr	r4, [pc, #72]	; (401894 <calculate_distance+0xdc>)
  40184a:	47a0      	blx	r4
}
  40184c:	b007      	add	sp, #28
  40184e:	ecbd 8b02 	vpop	{d8}
  401852:	bdf0      	pop	{r4, r5, r6, r7, pc}
		sprintf(dist_string, "%2.2f cm", time_counter);
  401854:	4b17      	ldr	r3, [pc, #92]	; (4018b4 <calculate_distance+0xfc>)
  401856:	6818      	ldr	r0, [r3, #0]
  401858:	4b08      	ldr	r3, [pc, #32]	; (40187c <calculate_distance+0xc4>)
  40185a:	4798      	blx	r3
  40185c:	4602      	mov	r2, r0
  40185e:	460b      	mov	r3, r1
  401860:	4915      	ldr	r1, [pc, #84]	; (4018b8 <calculate_distance+0x100>)
  401862:	a803      	add	r0, sp, #12
  401864:	4c15      	ldr	r4, [pc, #84]	; (4018bc <calculate_distance+0x104>)
  401866:	47a0      	blx	r4
		gfx_mono_draw_string(dist_string, 0, 0, &sysfont);	
  401868:	4b0d      	ldr	r3, [pc, #52]	; (4018a0 <calculate_distance+0xe8>)
  40186a:	2200      	movs	r2, #0
  40186c:	4611      	mov	r1, r2
  40186e:	a803      	add	r0, sp, #12
  401870:	4c0d      	ldr	r4, [pc, #52]	; (4018a8 <calculate_distance+0xf0>)
  401872:	47a0      	blx	r4
}
  401874:	e7ea      	b.n	40184c <calculate_distance+0x94>
  401876:	bf00      	nop
  401878:	20400020 	.word	0x20400020
  40187c:	00401d91 	.word	0x00401d91
  401880:	43aa0000 	.word	0x43aa0000
  401884:	40590000 	.word	0x40590000
  401888:	00401e39 	.word	0x00401e39
  40188c:	0040208d 	.word	0x0040208d
  401890:	0040225d 	.word	0x0040225d
  401894:	00400559 	.word	0x00400559
  401898:	20400cb2 	.word	0x20400cb2
  40189c:	43c80000 	.word	0x43c80000
  4018a0:	2040000c 	.word	0x2040000c
  4018a4:	00406ea8 	.word	0x00406ea8
  4018a8:	00400759 	.word	0x00400759
  4018ac:	004d2b25 	.word	0x004d2b25
  4018b0:	20400001 	.word	0x20400001
  4018b4:	20400c78 	.word	0x20400c78
  4018b8:	00406eb0 	.word	0x00406eb0
  4018bc:	004023e9 	.word	0x004023e9

004018c0 <RTT_Handler>:
void RTT_Handler(void) {
  4018c0:	b508      	push	{r3, lr}
	ul_status = rtt_get_status(RTT);
  4018c2:	4805      	ldr	r0, [pc, #20]	; (4018d8 <RTT_Handler+0x18>)
  4018c4:	4b05      	ldr	r3, [pc, #20]	; (4018dc <RTT_Handler+0x1c>)
  4018c6:	4798      	blx	r3
	if ((ul_status & RTT_SR_ALMS) == RTT_SR_ALMS) {
  4018c8:	f010 0f01 	tst.w	r0, #1
  4018cc:	d002      	beq.n	4018d4 <RTT_Handler+0x14>
		rtt_alarm_flag = 1;
  4018ce:	2201      	movs	r2, #1
  4018d0:	4b03      	ldr	r3, [pc, #12]	; (4018e0 <RTT_Handler+0x20>)
  4018d2:	701a      	strb	r2, [r3, #0]
  4018d4:	bd08      	pop	{r3, pc}
  4018d6:	bf00      	nop
  4018d8:	400e1830 	.word	0x400e1830
  4018dc:	00400229 	.word	0x00400229
  4018e0:	20400cb2 	.word	0x20400cb2

004018e4 <pio_init>:
uint32_t ul_mask, 
uint32_t ul_attribute, 
uint32_t ul_attr_irq, 
void(*p_handler)(uint32_t, uint32_t),
uint32_t priority) 
{
  4018e4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4018e6:	b083      	sub	sp, #12
  4018e8:	4605      	mov	r5, r0
  4018ea:	460f      	mov	r7, r1
  4018ec:	4614      	mov	r4, r2
  4018ee:	461e      	mov	r6, r3
	pmc_enable_periph_clk(ul_id);
  4018f0:	4610      	mov	r0, r2
  4018f2:	4b1b      	ldr	r3, [pc, #108]	; (401960 <pio_init+0x7c>)
  4018f4:	4798      	blx	r3
	pio_configure(p_pio, ul_type, ul_mask, ul_attribute);
  4018f6:	9b08      	ldr	r3, [sp, #32]
  4018f8:	4632      	mov	r2, r6
  4018fa:	4639      	mov	r1, r7
  4018fc:	4628      	mov	r0, r5
  4018fe:	4f19      	ldr	r7, [pc, #100]	; (401964 <pio_init+0x80>)
  401900:	47b8      	blx	r7
	pio_set_debounce_filter(p_pio, ul_mask, 60);
  401902:	223c      	movs	r2, #60	; 0x3c
  401904:	4631      	mov	r1, r6
  401906:	4628      	mov	r0, r5
  401908:	4b17      	ldr	r3, [pc, #92]	; (401968 <pio_init+0x84>)
  40190a:	4798      	blx	r3
	
	pio_handler_set(
  40190c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40190e:	9300      	str	r3, [sp, #0]
  401910:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401912:	4632      	mov	r2, r6
  401914:	4621      	mov	r1, r4
  401916:	4628      	mov	r0, r5
  401918:	4f14      	ldr	r7, [pc, #80]	; (40196c <pio_init+0x88>)
  40191a:	47b8      	blx	r7
		ul_mask,
		ul_attr_irq,
		p_handler
	);
	
	pio_enable_interrupt(p_pio, ul_mask);
  40191c:	4631      	mov	r1, r6
  40191e:	4628      	mov	r0, r5
  401920:	4b13      	ldr	r3, [pc, #76]	; (401970 <pio_init+0x8c>)
  401922:	4798      	blx	r3
	pio_get_interrupt_status(p_pio);
  401924:	4628      	mov	r0, r5
  401926:	4b13      	ldr	r3, [pc, #76]	; (401974 <pio_init+0x90>)
  401928:	4798      	blx	r3
	NVIC_EnableIRQ(ul_id);
  40192a:	b262      	sxtb	r2, r4
  40192c:	0950      	lsrs	r0, r2, #5
  40192e:	b2e4      	uxtb	r4, r4
  401930:	f004 011f 	and.w	r1, r4, #31
  401934:	2301      	movs	r3, #1
  401936:	408b      	lsls	r3, r1
  401938:	490f      	ldr	r1, [pc, #60]	; (401978 <pio_init+0x94>)
  40193a:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
  if(IRQn < 0) {
  40193e:	2a00      	cmp	r2, #0
  401940:	db06      	blt.n	401950 <pio_init+0x6c>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401942:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401944:	015b      	lsls	r3, r3, #5
  401946:	b2db      	uxtb	r3, r3
  401948:	490c      	ldr	r1, [pc, #48]	; (40197c <pio_init+0x98>)
  40194a:	548b      	strb	r3, [r1, r2]
	NVIC_SetPriority(ul_id, priority);
}
  40194c:	b003      	add	sp, #12
  40194e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401950:	f004 040f 	and.w	r4, r4, #15
  401954:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401956:	015a      	lsls	r2, r3, #5
  401958:	b2d2      	uxtb	r2, r2
  40195a:	4b09      	ldr	r3, [pc, #36]	; (401980 <pio_init+0x9c>)
  40195c:	551a      	strb	r2, [r3, r4]
  40195e:	e7f5      	b.n	40194c <pio_init+0x68>
  401960:	0040112d 	.word	0x0040112d
  401964:	00400e19 	.word	0x00400e19
  401968:	00400d05 	.word	0x00400d05
  40196c:	00400f39 	.word	0x00400f39
  401970:	00400edb 	.word	0x00400edb
  401974:	00400edf 	.word	0x00400edf
  401978:	e000e100 	.word	0xe000e100
  40197c:	e000e400 	.word	0xe000e400
  401980:	e000ed14 	.word	0xe000ed14

00401984 <io_init>:



void io_init(void) {
  401984:	b570      	push	{r4, r5, r6, lr}
  401986:	b084      	sub	sp, #16
	// Inicializa Echo
	pio_init(PINX_ECHO_PIO, PIO_INPUT, PINX_ECHO_PIO_ID, PINX_ECHO_PIO_IDX_MASK, PIO_DEBOUNCE, PIO_IT_EDGE, echo_callback, 1);
  401988:	2301      	movs	r3, #1
  40198a:	9303      	str	r3, [sp, #12]
  40198c:	4b15      	ldr	r3, [pc, #84]	; (4019e4 <io_init+0x60>)
  40198e:	9302      	str	r3, [sp, #8]
  401990:	2340      	movs	r3, #64	; 0x40
  401992:	9301      	str	r3, [sp, #4]
  401994:	2308      	movs	r3, #8
  401996:	9300      	str	r3, [sp, #0]
  401998:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  40199c:	220c      	movs	r2, #12
  40199e:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4019a2:	4811      	ldr	r0, [pc, #68]	; (4019e8 <io_init+0x64>)
  4019a4:	4c11      	ldr	r4, [pc, #68]	; (4019ec <io_init+0x68>)
  4019a6:	47a0      	blx	r4

	// Inicializa Trigger
	pmc_enable_periph_clk(PINY_TRIGGER_PIO_ID);
  4019a8:	2010      	movs	r0, #16
  4019aa:	4b11      	ldr	r3, [pc, #68]	; (4019f0 <io_init+0x6c>)
  4019ac:	4798      	blx	r3
	pio_set_output(PINY_TRIGGER_PIO, PINY_TRIGGER_PIO_IDX_MASK, 0, 0, 0);
  4019ae:	4d11      	ldr	r5, [pc, #68]	; (4019f4 <io_init+0x70>)
  4019b0:	2200      	movs	r2, #0
  4019b2:	9200      	str	r2, [sp, #0]
  4019b4:	4613      	mov	r3, r2
  4019b6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4019ba:	4628      	mov	r0, r5
  4019bc:	4e0e      	ldr	r6, [pc, #56]	; (4019f8 <io_init+0x74>)
  4019be:	47b0      	blx	r6
	
	// Inicializa botao 1
	pio_init(BUT1_PIO, PIO_INPUT, BUT1_PIO_ID, BUT1_PIO_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE, PIO_IT_FALL_EDGE, but1_callback, 4);
  4019c0:	2304      	movs	r3, #4
  4019c2:	9303      	str	r3, [sp, #12]
  4019c4:	4b0d      	ldr	r3, [pc, #52]	; (4019fc <io_init+0x78>)
  4019c6:	9302      	str	r3, [sp, #8]
  4019c8:	2350      	movs	r3, #80	; 0x50
  4019ca:	9301      	str	r3, [sp, #4]
  4019cc:	2309      	movs	r3, #9
  4019ce:	9300      	str	r3, [sp, #0]
  4019d0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4019d4:	2210      	movs	r2, #16
  4019d6:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4019da:	4628      	mov	r0, r5
  4019dc:	47a0      	blx	r4
}
  4019de:	b004      	add	sp, #16
  4019e0:	bd70      	pop	{r4, r5, r6, pc}
  4019e2:	bf00      	nop
  4019e4:	004016ed 	.word	0x004016ed
  4019e8:	400e1200 	.word	0x400e1200
  4019ec:	004018e5 	.word	0x004018e5
  4019f0:	0040112d 	.word	0x0040112d
  4019f4:	400e1400 	.word	0x400e1400
  4019f8:	00400def 	.word	0x00400def
  4019fc:	004016e1 	.word	0x004016e1

00401a00 <pulse>:


/************************************************************************/
/* LOGICAL FUNCTIONS                                                    */
/************************************************************************/
void pulse(void) {
  401a00:	b510      	push	{r4, lr}
	pio_set(PINY_TRIGGER_PIO, PINY_TRIGGER_PIO_IDX_MASK);
  401a02:	4c08      	ldr	r4, [pc, #32]	; (401a24 <pulse+0x24>)
  401a04:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401a08:	4620      	mov	r0, r4
  401a0a:	4b07      	ldr	r3, [pc, #28]	; (401a28 <pulse+0x28>)
  401a0c:	4798      	blx	r3
	delay_us(10);
  401a0e:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  401a12:	4b06      	ldr	r3, [pc, #24]	; (401a2c <pulse+0x2c>)
  401a14:	4798      	blx	r3
	pio_clear(PINY_TRIGGER_PIO, PINY_TRIGGER_PIO_IDX_MASK);
  401a16:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401a1a:	4620      	mov	r0, r4
  401a1c:	4b04      	ldr	r3, [pc, #16]	; (401a30 <pulse+0x30>)
  401a1e:	4798      	blx	r3
  401a20:	bd10      	pop	{r4, pc}
  401a22:	bf00      	nop
  401a24:	400e1400 	.word	0x400e1400
  401a28:	00400d1f 	.word	0x00400d1f
  401a2c:	20400001 	.word	0x20400001
  401a30:	00400d23 	.word	0x00400d23

00401a34 <main>:

/************************************************************************/
/* MAIN LOOPING                                                         */
/************************************************************************/
int main (void)
{
  401a34:	b500      	push	{lr}
  401a36:	b083      	sub	sp, #12
	board_init();
  401a38:	4b15      	ldr	r3, [pc, #84]	; (401a90 <main+0x5c>)
  401a3a:	4798      	blx	r3
	io_init();
  401a3c:	4b15      	ldr	r3, [pc, #84]	; (401a94 <main+0x60>)
  401a3e:	4798      	blx	r3
	sysclk_init();
  401a40:	4b15      	ldr	r3, [pc, #84]	; (401a98 <main+0x64>)
  401a42:	4798      	blx	r3
	delay_init();
	
	WDT->WDT_MR = WDT_MR_WDDIS;
  401a44:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401a48:	4b14      	ldr	r3, [pc, #80]	; (401a9c <main+0x68>)
  401a4a:	605a      	str	r2, [r3, #4]
	

	// Inicializa o OLED
	gfx_mono_ssd1306_init();
  401a4c:	4b14      	ldr	r3, [pc, #80]	; (401aa0 <main+0x6c>)
  401a4e:	4798      	blx	r3
  
  
	gfx_mono_draw_filled_circle(20, 16, 16, GFX_PIXEL_SET, GFX_QUADRANT0);
  401a50:	2303      	movs	r3, #3
  401a52:	9300      	str	r3, [sp, #0]
  401a54:	2301      	movs	r3, #1
  401a56:	2210      	movs	r2, #16
  401a58:	4611      	mov	r1, r2
  401a5a:	2014      	movs	r0, #20
  401a5c:	4c11      	ldr	r4, [pc, #68]	; (401aa4 <main+0x70>)
  401a5e:	47a0      	blx	r4
	gfx_mono_draw_string("james", 50,16, &sysfont);
  401a60:	4b11      	ldr	r3, [pc, #68]	; (401aa8 <main+0x74>)
  401a62:	2210      	movs	r2, #16
  401a64:	2132      	movs	r1, #50	; 0x32
  401a66:	4811      	ldr	r0, [pc, #68]	; (401aac <main+0x78>)
  401a68:	4c11      	ldr	r4, [pc, #68]	; (401ab0 <main+0x7c>)
  401a6a:	47a0      	blx	r4

	while(1) {
		if (but1_flag) {
  401a6c:	4c11      	ldr	r4, [pc, #68]	; (401ab4 <main+0x80>)
			// Gera um pulso para medir distancia
			pulse();
  401a6e:	4e12      	ldr	r6, [pc, #72]	; (401ab8 <main+0x84>)
			
			calculate_distance(time_counter);
  401a70:	4d12      	ldr	r5, [pc, #72]	; (401abc <main+0x88>)
  401a72:	e002      	b.n	401a7a <main+0x46>
			but1_flag = 0;
		}
		
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  401a74:	2002      	movs	r0, #2
  401a76:	4b12      	ldr	r3, [pc, #72]	; (401ac0 <main+0x8c>)
  401a78:	4798      	blx	r3
		if (but1_flag) {
  401a7a:	7823      	ldrb	r3, [r4, #0]
  401a7c:	2b00      	cmp	r3, #0
  401a7e:	d0f9      	beq.n	401a74 <main+0x40>
			pulse();
  401a80:	47b0      	blx	r6
			calculate_distance(time_counter);
  401a82:	6828      	ldr	r0, [r5, #0]
  401a84:	4b0f      	ldr	r3, [pc, #60]	; (401ac4 <main+0x90>)
  401a86:	4798      	blx	r3
			but1_flag = 0;
  401a88:	2300      	movs	r3, #0
  401a8a:	7023      	strb	r3, [r4, #0]
  401a8c:	e7f2      	b.n	401a74 <main+0x40>
  401a8e:	bf00      	nop
  401a90:	00400bc5 	.word	0x00400bc5
  401a94:	00401985 	.word	0x00401985
  401a98:	00400b55 	.word	0x00400b55
  401a9c:	400e1850 	.word	0x400e1850
  401aa0:	004007f1 	.word	0x004007f1
  401aa4:	00400591 	.word	0x00400591
  401aa8:	2040000c 	.word	0x2040000c
  401aac:	00406ebc 	.word	0x00406ebc
  401ab0:	00400759 	.word	0x00400759
  401ab4:	20400cb0 	.word	0x20400cb0
  401ab8:	00401a01 	.word	0x00401a01
  401abc:	20400c78 	.word	0x20400c78
  401ac0:	004011d1 	.word	0x004011d1
  401ac4:	004017b9 	.word	0x004017b9

00401ac8 <__aeabi_drsub>:
  401ac8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  401acc:	e002      	b.n	401ad4 <__adddf3>
  401ace:	bf00      	nop

00401ad0 <__aeabi_dsub>:
  401ad0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00401ad4 <__adddf3>:
  401ad4:	b530      	push	{r4, r5, lr}
  401ad6:	ea4f 0441 	mov.w	r4, r1, lsl #1
  401ada:	ea4f 0543 	mov.w	r5, r3, lsl #1
  401ade:	ea94 0f05 	teq	r4, r5
  401ae2:	bf08      	it	eq
  401ae4:	ea90 0f02 	teqeq	r0, r2
  401ae8:	bf1f      	itttt	ne
  401aea:	ea54 0c00 	orrsne.w	ip, r4, r0
  401aee:	ea55 0c02 	orrsne.w	ip, r5, r2
  401af2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  401af6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401afa:	f000 80e2 	beq.w	401cc2 <__adddf3+0x1ee>
  401afe:	ea4f 5454 	mov.w	r4, r4, lsr #21
  401b02:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  401b06:	bfb8      	it	lt
  401b08:	426d      	neglt	r5, r5
  401b0a:	dd0c      	ble.n	401b26 <__adddf3+0x52>
  401b0c:	442c      	add	r4, r5
  401b0e:	ea80 0202 	eor.w	r2, r0, r2
  401b12:	ea81 0303 	eor.w	r3, r1, r3
  401b16:	ea82 0000 	eor.w	r0, r2, r0
  401b1a:	ea83 0101 	eor.w	r1, r3, r1
  401b1e:	ea80 0202 	eor.w	r2, r0, r2
  401b22:	ea81 0303 	eor.w	r3, r1, r3
  401b26:	2d36      	cmp	r5, #54	; 0x36
  401b28:	bf88      	it	hi
  401b2a:	bd30      	pophi	{r4, r5, pc}
  401b2c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401b30:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401b34:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  401b38:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  401b3c:	d002      	beq.n	401b44 <__adddf3+0x70>
  401b3e:	4240      	negs	r0, r0
  401b40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401b44:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  401b48:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401b4c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  401b50:	d002      	beq.n	401b58 <__adddf3+0x84>
  401b52:	4252      	negs	r2, r2
  401b54:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  401b58:	ea94 0f05 	teq	r4, r5
  401b5c:	f000 80a7 	beq.w	401cae <__adddf3+0x1da>
  401b60:	f1a4 0401 	sub.w	r4, r4, #1
  401b64:	f1d5 0e20 	rsbs	lr, r5, #32
  401b68:	db0d      	blt.n	401b86 <__adddf3+0xb2>
  401b6a:	fa02 fc0e 	lsl.w	ip, r2, lr
  401b6e:	fa22 f205 	lsr.w	r2, r2, r5
  401b72:	1880      	adds	r0, r0, r2
  401b74:	f141 0100 	adc.w	r1, r1, #0
  401b78:	fa03 f20e 	lsl.w	r2, r3, lr
  401b7c:	1880      	adds	r0, r0, r2
  401b7e:	fa43 f305 	asr.w	r3, r3, r5
  401b82:	4159      	adcs	r1, r3
  401b84:	e00e      	b.n	401ba4 <__adddf3+0xd0>
  401b86:	f1a5 0520 	sub.w	r5, r5, #32
  401b8a:	f10e 0e20 	add.w	lr, lr, #32
  401b8e:	2a01      	cmp	r2, #1
  401b90:	fa03 fc0e 	lsl.w	ip, r3, lr
  401b94:	bf28      	it	cs
  401b96:	f04c 0c02 	orrcs.w	ip, ip, #2
  401b9a:	fa43 f305 	asr.w	r3, r3, r5
  401b9e:	18c0      	adds	r0, r0, r3
  401ba0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  401ba4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401ba8:	d507      	bpl.n	401bba <__adddf3+0xe6>
  401baa:	f04f 0e00 	mov.w	lr, #0
  401bae:	f1dc 0c00 	rsbs	ip, ip, #0
  401bb2:	eb7e 0000 	sbcs.w	r0, lr, r0
  401bb6:	eb6e 0101 	sbc.w	r1, lr, r1
  401bba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  401bbe:	d31b      	bcc.n	401bf8 <__adddf3+0x124>
  401bc0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  401bc4:	d30c      	bcc.n	401be0 <__adddf3+0x10c>
  401bc6:	0849      	lsrs	r1, r1, #1
  401bc8:	ea5f 0030 	movs.w	r0, r0, rrx
  401bcc:	ea4f 0c3c 	mov.w	ip, ip, rrx
  401bd0:	f104 0401 	add.w	r4, r4, #1
  401bd4:	ea4f 5244 	mov.w	r2, r4, lsl #21
  401bd8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  401bdc:	f080 809a 	bcs.w	401d14 <__adddf3+0x240>
  401be0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  401be4:	bf08      	it	eq
  401be6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401bea:	f150 0000 	adcs.w	r0, r0, #0
  401bee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401bf2:	ea41 0105 	orr.w	r1, r1, r5
  401bf6:	bd30      	pop	{r4, r5, pc}
  401bf8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  401bfc:	4140      	adcs	r0, r0
  401bfe:	eb41 0101 	adc.w	r1, r1, r1
  401c02:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401c06:	f1a4 0401 	sub.w	r4, r4, #1
  401c0a:	d1e9      	bne.n	401be0 <__adddf3+0x10c>
  401c0c:	f091 0f00 	teq	r1, #0
  401c10:	bf04      	itt	eq
  401c12:	4601      	moveq	r1, r0
  401c14:	2000      	moveq	r0, #0
  401c16:	fab1 f381 	clz	r3, r1
  401c1a:	bf08      	it	eq
  401c1c:	3320      	addeq	r3, #32
  401c1e:	f1a3 030b 	sub.w	r3, r3, #11
  401c22:	f1b3 0220 	subs.w	r2, r3, #32
  401c26:	da0c      	bge.n	401c42 <__adddf3+0x16e>
  401c28:	320c      	adds	r2, #12
  401c2a:	dd08      	ble.n	401c3e <__adddf3+0x16a>
  401c2c:	f102 0c14 	add.w	ip, r2, #20
  401c30:	f1c2 020c 	rsb	r2, r2, #12
  401c34:	fa01 f00c 	lsl.w	r0, r1, ip
  401c38:	fa21 f102 	lsr.w	r1, r1, r2
  401c3c:	e00c      	b.n	401c58 <__adddf3+0x184>
  401c3e:	f102 0214 	add.w	r2, r2, #20
  401c42:	bfd8      	it	le
  401c44:	f1c2 0c20 	rsble	ip, r2, #32
  401c48:	fa01 f102 	lsl.w	r1, r1, r2
  401c4c:	fa20 fc0c 	lsr.w	ip, r0, ip
  401c50:	bfdc      	itt	le
  401c52:	ea41 010c 	orrle.w	r1, r1, ip
  401c56:	4090      	lslle	r0, r2
  401c58:	1ae4      	subs	r4, r4, r3
  401c5a:	bfa2      	ittt	ge
  401c5c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  401c60:	4329      	orrge	r1, r5
  401c62:	bd30      	popge	{r4, r5, pc}
  401c64:	ea6f 0404 	mvn.w	r4, r4
  401c68:	3c1f      	subs	r4, #31
  401c6a:	da1c      	bge.n	401ca6 <__adddf3+0x1d2>
  401c6c:	340c      	adds	r4, #12
  401c6e:	dc0e      	bgt.n	401c8e <__adddf3+0x1ba>
  401c70:	f104 0414 	add.w	r4, r4, #20
  401c74:	f1c4 0220 	rsb	r2, r4, #32
  401c78:	fa20 f004 	lsr.w	r0, r0, r4
  401c7c:	fa01 f302 	lsl.w	r3, r1, r2
  401c80:	ea40 0003 	orr.w	r0, r0, r3
  401c84:	fa21 f304 	lsr.w	r3, r1, r4
  401c88:	ea45 0103 	orr.w	r1, r5, r3
  401c8c:	bd30      	pop	{r4, r5, pc}
  401c8e:	f1c4 040c 	rsb	r4, r4, #12
  401c92:	f1c4 0220 	rsb	r2, r4, #32
  401c96:	fa20 f002 	lsr.w	r0, r0, r2
  401c9a:	fa01 f304 	lsl.w	r3, r1, r4
  401c9e:	ea40 0003 	orr.w	r0, r0, r3
  401ca2:	4629      	mov	r1, r5
  401ca4:	bd30      	pop	{r4, r5, pc}
  401ca6:	fa21 f004 	lsr.w	r0, r1, r4
  401caa:	4629      	mov	r1, r5
  401cac:	bd30      	pop	{r4, r5, pc}
  401cae:	f094 0f00 	teq	r4, #0
  401cb2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  401cb6:	bf06      	itte	eq
  401cb8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  401cbc:	3401      	addeq	r4, #1
  401cbe:	3d01      	subne	r5, #1
  401cc0:	e74e      	b.n	401b60 <__adddf3+0x8c>
  401cc2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401cc6:	bf18      	it	ne
  401cc8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401ccc:	d029      	beq.n	401d22 <__adddf3+0x24e>
  401cce:	ea94 0f05 	teq	r4, r5
  401cd2:	bf08      	it	eq
  401cd4:	ea90 0f02 	teqeq	r0, r2
  401cd8:	d005      	beq.n	401ce6 <__adddf3+0x212>
  401cda:	ea54 0c00 	orrs.w	ip, r4, r0
  401cde:	bf04      	itt	eq
  401ce0:	4619      	moveq	r1, r3
  401ce2:	4610      	moveq	r0, r2
  401ce4:	bd30      	pop	{r4, r5, pc}
  401ce6:	ea91 0f03 	teq	r1, r3
  401cea:	bf1e      	ittt	ne
  401cec:	2100      	movne	r1, #0
  401cee:	2000      	movne	r0, #0
  401cf0:	bd30      	popne	{r4, r5, pc}
  401cf2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  401cf6:	d105      	bne.n	401d04 <__adddf3+0x230>
  401cf8:	0040      	lsls	r0, r0, #1
  401cfa:	4149      	adcs	r1, r1
  401cfc:	bf28      	it	cs
  401cfe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  401d02:	bd30      	pop	{r4, r5, pc}
  401d04:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  401d08:	bf3c      	itt	cc
  401d0a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  401d0e:	bd30      	popcc	{r4, r5, pc}
  401d10:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401d14:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  401d18:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401d1c:	f04f 0000 	mov.w	r0, #0
  401d20:	bd30      	pop	{r4, r5, pc}
  401d22:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401d26:	bf1a      	itte	ne
  401d28:	4619      	movne	r1, r3
  401d2a:	4610      	movne	r0, r2
  401d2c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  401d30:	bf1c      	itt	ne
  401d32:	460b      	movne	r3, r1
  401d34:	4602      	movne	r2, r0
  401d36:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401d3a:	bf06      	itte	eq
  401d3c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  401d40:	ea91 0f03 	teqeq	r1, r3
  401d44:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  401d48:	bd30      	pop	{r4, r5, pc}
  401d4a:	bf00      	nop

00401d4c <__aeabi_ui2d>:
  401d4c:	f090 0f00 	teq	r0, #0
  401d50:	bf04      	itt	eq
  401d52:	2100      	moveq	r1, #0
  401d54:	4770      	bxeq	lr
  401d56:	b530      	push	{r4, r5, lr}
  401d58:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401d5c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401d60:	f04f 0500 	mov.w	r5, #0
  401d64:	f04f 0100 	mov.w	r1, #0
  401d68:	e750      	b.n	401c0c <__adddf3+0x138>
  401d6a:	bf00      	nop

00401d6c <__aeabi_i2d>:
  401d6c:	f090 0f00 	teq	r0, #0
  401d70:	bf04      	itt	eq
  401d72:	2100      	moveq	r1, #0
  401d74:	4770      	bxeq	lr
  401d76:	b530      	push	{r4, r5, lr}
  401d78:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401d7c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401d80:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  401d84:	bf48      	it	mi
  401d86:	4240      	negmi	r0, r0
  401d88:	f04f 0100 	mov.w	r1, #0
  401d8c:	e73e      	b.n	401c0c <__adddf3+0x138>
  401d8e:	bf00      	nop

00401d90 <__aeabi_f2d>:
  401d90:	0042      	lsls	r2, r0, #1
  401d92:	ea4f 01e2 	mov.w	r1, r2, asr #3
  401d96:	ea4f 0131 	mov.w	r1, r1, rrx
  401d9a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  401d9e:	bf1f      	itttt	ne
  401da0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  401da4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401da8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  401dac:	4770      	bxne	lr
  401dae:	f092 0f00 	teq	r2, #0
  401db2:	bf14      	ite	ne
  401db4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401db8:	4770      	bxeq	lr
  401dba:	b530      	push	{r4, r5, lr}
  401dbc:	f44f 7460 	mov.w	r4, #896	; 0x380
  401dc0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401dc4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401dc8:	e720      	b.n	401c0c <__adddf3+0x138>
  401dca:	bf00      	nop

00401dcc <__aeabi_ul2d>:
  401dcc:	ea50 0201 	orrs.w	r2, r0, r1
  401dd0:	bf08      	it	eq
  401dd2:	4770      	bxeq	lr
  401dd4:	b530      	push	{r4, r5, lr}
  401dd6:	f04f 0500 	mov.w	r5, #0
  401dda:	e00a      	b.n	401df2 <__aeabi_l2d+0x16>

00401ddc <__aeabi_l2d>:
  401ddc:	ea50 0201 	orrs.w	r2, r0, r1
  401de0:	bf08      	it	eq
  401de2:	4770      	bxeq	lr
  401de4:	b530      	push	{r4, r5, lr}
  401de6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  401dea:	d502      	bpl.n	401df2 <__aeabi_l2d+0x16>
  401dec:	4240      	negs	r0, r0
  401dee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401df2:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401df6:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401dfa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  401dfe:	f43f aedc 	beq.w	401bba <__adddf3+0xe6>
  401e02:	f04f 0203 	mov.w	r2, #3
  401e06:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401e0a:	bf18      	it	ne
  401e0c:	3203      	addne	r2, #3
  401e0e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401e12:	bf18      	it	ne
  401e14:	3203      	addne	r2, #3
  401e16:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  401e1a:	f1c2 0320 	rsb	r3, r2, #32
  401e1e:	fa00 fc03 	lsl.w	ip, r0, r3
  401e22:	fa20 f002 	lsr.w	r0, r0, r2
  401e26:	fa01 fe03 	lsl.w	lr, r1, r3
  401e2a:	ea40 000e 	orr.w	r0, r0, lr
  401e2e:	fa21 f102 	lsr.w	r1, r1, r2
  401e32:	4414      	add	r4, r2
  401e34:	e6c1      	b.n	401bba <__adddf3+0xe6>
  401e36:	bf00      	nop

00401e38 <__aeabi_dmul>:
  401e38:	b570      	push	{r4, r5, r6, lr}
  401e3a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401e3e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  401e42:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401e46:	bf1d      	ittte	ne
  401e48:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401e4c:	ea94 0f0c 	teqne	r4, ip
  401e50:	ea95 0f0c 	teqne	r5, ip
  401e54:	f000 f8de 	bleq	402014 <__aeabi_dmul+0x1dc>
  401e58:	442c      	add	r4, r5
  401e5a:	ea81 0603 	eor.w	r6, r1, r3
  401e5e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  401e62:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  401e66:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  401e6a:	bf18      	it	ne
  401e6c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  401e70:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401e74:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  401e78:	d038      	beq.n	401eec <__aeabi_dmul+0xb4>
  401e7a:	fba0 ce02 	umull	ip, lr, r0, r2
  401e7e:	f04f 0500 	mov.w	r5, #0
  401e82:	fbe1 e502 	umlal	lr, r5, r1, r2
  401e86:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  401e8a:	fbe0 e503 	umlal	lr, r5, r0, r3
  401e8e:	f04f 0600 	mov.w	r6, #0
  401e92:	fbe1 5603 	umlal	r5, r6, r1, r3
  401e96:	f09c 0f00 	teq	ip, #0
  401e9a:	bf18      	it	ne
  401e9c:	f04e 0e01 	orrne.w	lr, lr, #1
  401ea0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  401ea4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  401ea8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  401eac:	d204      	bcs.n	401eb8 <__aeabi_dmul+0x80>
  401eae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  401eb2:	416d      	adcs	r5, r5
  401eb4:	eb46 0606 	adc.w	r6, r6, r6
  401eb8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  401ebc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  401ec0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  401ec4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  401ec8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  401ecc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401ed0:	bf88      	it	hi
  401ed2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401ed6:	d81e      	bhi.n	401f16 <__aeabi_dmul+0xde>
  401ed8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  401edc:	bf08      	it	eq
  401ede:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  401ee2:	f150 0000 	adcs.w	r0, r0, #0
  401ee6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401eea:	bd70      	pop	{r4, r5, r6, pc}
  401eec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  401ef0:	ea46 0101 	orr.w	r1, r6, r1
  401ef4:	ea40 0002 	orr.w	r0, r0, r2
  401ef8:	ea81 0103 	eor.w	r1, r1, r3
  401efc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  401f00:	bfc2      	ittt	gt
  401f02:	ebd4 050c 	rsbsgt	r5, r4, ip
  401f06:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401f0a:	bd70      	popgt	{r4, r5, r6, pc}
  401f0c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401f10:	f04f 0e00 	mov.w	lr, #0
  401f14:	3c01      	subs	r4, #1
  401f16:	f300 80ab 	bgt.w	402070 <__aeabi_dmul+0x238>
  401f1a:	f114 0f36 	cmn.w	r4, #54	; 0x36
  401f1e:	bfde      	ittt	le
  401f20:	2000      	movle	r0, #0
  401f22:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  401f26:	bd70      	pople	{r4, r5, r6, pc}
  401f28:	f1c4 0400 	rsb	r4, r4, #0
  401f2c:	3c20      	subs	r4, #32
  401f2e:	da35      	bge.n	401f9c <__aeabi_dmul+0x164>
  401f30:	340c      	adds	r4, #12
  401f32:	dc1b      	bgt.n	401f6c <__aeabi_dmul+0x134>
  401f34:	f104 0414 	add.w	r4, r4, #20
  401f38:	f1c4 0520 	rsb	r5, r4, #32
  401f3c:	fa00 f305 	lsl.w	r3, r0, r5
  401f40:	fa20 f004 	lsr.w	r0, r0, r4
  401f44:	fa01 f205 	lsl.w	r2, r1, r5
  401f48:	ea40 0002 	orr.w	r0, r0, r2
  401f4c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  401f50:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401f54:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401f58:	fa21 f604 	lsr.w	r6, r1, r4
  401f5c:	eb42 0106 	adc.w	r1, r2, r6
  401f60:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401f64:	bf08      	it	eq
  401f66:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401f6a:	bd70      	pop	{r4, r5, r6, pc}
  401f6c:	f1c4 040c 	rsb	r4, r4, #12
  401f70:	f1c4 0520 	rsb	r5, r4, #32
  401f74:	fa00 f304 	lsl.w	r3, r0, r4
  401f78:	fa20 f005 	lsr.w	r0, r0, r5
  401f7c:	fa01 f204 	lsl.w	r2, r1, r4
  401f80:	ea40 0002 	orr.w	r0, r0, r2
  401f84:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401f88:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401f8c:	f141 0100 	adc.w	r1, r1, #0
  401f90:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401f94:	bf08      	it	eq
  401f96:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401f9a:	bd70      	pop	{r4, r5, r6, pc}
  401f9c:	f1c4 0520 	rsb	r5, r4, #32
  401fa0:	fa00 f205 	lsl.w	r2, r0, r5
  401fa4:	ea4e 0e02 	orr.w	lr, lr, r2
  401fa8:	fa20 f304 	lsr.w	r3, r0, r4
  401fac:	fa01 f205 	lsl.w	r2, r1, r5
  401fb0:	ea43 0302 	orr.w	r3, r3, r2
  401fb4:	fa21 f004 	lsr.w	r0, r1, r4
  401fb8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401fbc:	fa21 f204 	lsr.w	r2, r1, r4
  401fc0:	ea20 0002 	bic.w	r0, r0, r2
  401fc4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  401fc8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401fcc:	bf08      	it	eq
  401fce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401fd2:	bd70      	pop	{r4, r5, r6, pc}
  401fd4:	f094 0f00 	teq	r4, #0
  401fd8:	d10f      	bne.n	401ffa <__aeabi_dmul+0x1c2>
  401fda:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  401fde:	0040      	lsls	r0, r0, #1
  401fe0:	eb41 0101 	adc.w	r1, r1, r1
  401fe4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401fe8:	bf08      	it	eq
  401fea:	3c01      	subeq	r4, #1
  401fec:	d0f7      	beq.n	401fde <__aeabi_dmul+0x1a6>
  401fee:	ea41 0106 	orr.w	r1, r1, r6
  401ff2:	f095 0f00 	teq	r5, #0
  401ff6:	bf18      	it	ne
  401ff8:	4770      	bxne	lr
  401ffa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  401ffe:	0052      	lsls	r2, r2, #1
  402000:	eb43 0303 	adc.w	r3, r3, r3
  402004:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  402008:	bf08      	it	eq
  40200a:	3d01      	subeq	r5, #1
  40200c:	d0f7      	beq.n	401ffe <__aeabi_dmul+0x1c6>
  40200e:	ea43 0306 	orr.w	r3, r3, r6
  402012:	4770      	bx	lr
  402014:	ea94 0f0c 	teq	r4, ip
  402018:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40201c:	bf18      	it	ne
  40201e:	ea95 0f0c 	teqne	r5, ip
  402022:	d00c      	beq.n	40203e <__aeabi_dmul+0x206>
  402024:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402028:	bf18      	it	ne
  40202a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40202e:	d1d1      	bne.n	401fd4 <__aeabi_dmul+0x19c>
  402030:	ea81 0103 	eor.w	r1, r1, r3
  402034:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402038:	f04f 0000 	mov.w	r0, #0
  40203c:	bd70      	pop	{r4, r5, r6, pc}
  40203e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402042:	bf06      	itte	eq
  402044:	4610      	moveq	r0, r2
  402046:	4619      	moveq	r1, r3
  402048:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40204c:	d019      	beq.n	402082 <__aeabi_dmul+0x24a>
  40204e:	ea94 0f0c 	teq	r4, ip
  402052:	d102      	bne.n	40205a <__aeabi_dmul+0x222>
  402054:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  402058:	d113      	bne.n	402082 <__aeabi_dmul+0x24a>
  40205a:	ea95 0f0c 	teq	r5, ip
  40205e:	d105      	bne.n	40206c <__aeabi_dmul+0x234>
  402060:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  402064:	bf1c      	itt	ne
  402066:	4610      	movne	r0, r2
  402068:	4619      	movne	r1, r3
  40206a:	d10a      	bne.n	402082 <__aeabi_dmul+0x24a>
  40206c:	ea81 0103 	eor.w	r1, r1, r3
  402070:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402074:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402078:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40207c:	f04f 0000 	mov.w	r0, #0
  402080:	bd70      	pop	{r4, r5, r6, pc}
  402082:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402086:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40208a:	bd70      	pop	{r4, r5, r6, pc}

0040208c <__aeabi_ddiv>:
  40208c:	b570      	push	{r4, r5, r6, lr}
  40208e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402092:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402096:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40209a:	bf1d      	ittte	ne
  40209c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4020a0:	ea94 0f0c 	teqne	r4, ip
  4020a4:	ea95 0f0c 	teqne	r5, ip
  4020a8:	f000 f8a7 	bleq	4021fa <__aeabi_ddiv+0x16e>
  4020ac:	eba4 0405 	sub.w	r4, r4, r5
  4020b0:	ea81 0e03 	eor.w	lr, r1, r3
  4020b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4020b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4020bc:	f000 8088 	beq.w	4021d0 <__aeabi_ddiv+0x144>
  4020c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4020c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4020c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4020cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4020d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4020d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4020d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4020dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4020e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4020e4:	429d      	cmp	r5, r3
  4020e6:	bf08      	it	eq
  4020e8:	4296      	cmpeq	r6, r2
  4020ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4020ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4020f2:	d202      	bcs.n	4020fa <__aeabi_ddiv+0x6e>
  4020f4:	085b      	lsrs	r3, r3, #1
  4020f6:	ea4f 0232 	mov.w	r2, r2, rrx
  4020fa:	1ab6      	subs	r6, r6, r2
  4020fc:	eb65 0503 	sbc.w	r5, r5, r3
  402100:	085b      	lsrs	r3, r3, #1
  402102:	ea4f 0232 	mov.w	r2, r2, rrx
  402106:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40210a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40210e:	ebb6 0e02 	subs.w	lr, r6, r2
  402112:	eb75 0e03 	sbcs.w	lr, r5, r3
  402116:	bf22      	ittt	cs
  402118:	1ab6      	subcs	r6, r6, r2
  40211a:	4675      	movcs	r5, lr
  40211c:	ea40 000c 	orrcs.w	r0, r0, ip
  402120:	085b      	lsrs	r3, r3, #1
  402122:	ea4f 0232 	mov.w	r2, r2, rrx
  402126:	ebb6 0e02 	subs.w	lr, r6, r2
  40212a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40212e:	bf22      	ittt	cs
  402130:	1ab6      	subcs	r6, r6, r2
  402132:	4675      	movcs	r5, lr
  402134:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  402138:	085b      	lsrs	r3, r3, #1
  40213a:	ea4f 0232 	mov.w	r2, r2, rrx
  40213e:	ebb6 0e02 	subs.w	lr, r6, r2
  402142:	eb75 0e03 	sbcs.w	lr, r5, r3
  402146:	bf22      	ittt	cs
  402148:	1ab6      	subcs	r6, r6, r2
  40214a:	4675      	movcs	r5, lr
  40214c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  402150:	085b      	lsrs	r3, r3, #1
  402152:	ea4f 0232 	mov.w	r2, r2, rrx
  402156:	ebb6 0e02 	subs.w	lr, r6, r2
  40215a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40215e:	bf22      	ittt	cs
  402160:	1ab6      	subcs	r6, r6, r2
  402162:	4675      	movcs	r5, lr
  402164:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  402168:	ea55 0e06 	orrs.w	lr, r5, r6
  40216c:	d018      	beq.n	4021a0 <__aeabi_ddiv+0x114>
  40216e:	ea4f 1505 	mov.w	r5, r5, lsl #4
  402172:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  402176:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40217a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40217e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  402182:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  402186:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40218a:	d1c0      	bne.n	40210e <__aeabi_ddiv+0x82>
  40218c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402190:	d10b      	bne.n	4021aa <__aeabi_ddiv+0x11e>
  402192:	ea41 0100 	orr.w	r1, r1, r0
  402196:	f04f 0000 	mov.w	r0, #0
  40219a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40219e:	e7b6      	b.n	40210e <__aeabi_ddiv+0x82>
  4021a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4021a4:	bf04      	itt	eq
  4021a6:	4301      	orreq	r1, r0
  4021a8:	2000      	moveq	r0, #0
  4021aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4021ae:	bf88      	it	hi
  4021b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4021b4:	f63f aeaf 	bhi.w	401f16 <__aeabi_dmul+0xde>
  4021b8:	ebb5 0c03 	subs.w	ip, r5, r3
  4021bc:	bf04      	itt	eq
  4021be:	ebb6 0c02 	subseq.w	ip, r6, r2
  4021c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4021c6:	f150 0000 	adcs.w	r0, r0, #0
  4021ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4021ce:	bd70      	pop	{r4, r5, r6, pc}
  4021d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4021d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4021d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4021dc:	bfc2      	ittt	gt
  4021de:	ebd4 050c 	rsbsgt	r5, r4, ip
  4021e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4021e6:	bd70      	popgt	{r4, r5, r6, pc}
  4021e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4021ec:	f04f 0e00 	mov.w	lr, #0
  4021f0:	3c01      	subs	r4, #1
  4021f2:	e690      	b.n	401f16 <__aeabi_dmul+0xde>
  4021f4:	ea45 0e06 	orr.w	lr, r5, r6
  4021f8:	e68d      	b.n	401f16 <__aeabi_dmul+0xde>
  4021fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4021fe:	ea94 0f0c 	teq	r4, ip
  402202:	bf08      	it	eq
  402204:	ea95 0f0c 	teqeq	r5, ip
  402208:	f43f af3b 	beq.w	402082 <__aeabi_dmul+0x24a>
  40220c:	ea94 0f0c 	teq	r4, ip
  402210:	d10a      	bne.n	402228 <__aeabi_ddiv+0x19c>
  402212:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  402216:	f47f af34 	bne.w	402082 <__aeabi_dmul+0x24a>
  40221a:	ea95 0f0c 	teq	r5, ip
  40221e:	f47f af25 	bne.w	40206c <__aeabi_dmul+0x234>
  402222:	4610      	mov	r0, r2
  402224:	4619      	mov	r1, r3
  402226:	e72c      	b.n	402082 <__aeabi_dmul+0x24a>
  402228:	ea95 0f0c 	teq	r5, ip
  40222c:	d106      	bne.n	40223c <__aeabi_ddiv+0x1b0>
  40222e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402232:	f43f aefd 	beq.w	402030 <__aeabi_dmul+0x1f8>
  402236:	4610      	mov	r0, r2
  402238:	4619      	mov	r1, r3
  40223a:	e722      	b.n	402082 <__aeabi_dmul+0x24a>
  40223c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402240:	bf18      	it	ne
  402242:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402246:	f47f aec5 	bne.w	401fd4 <__aeabi_dmul+0x19c>
  40224a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40224e:	f47f af0d 	bne.w	40206c <__aeabi_dmul+0x234>
  402252:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  402256:	f47f aeeb 	bne.w	402030 <__aeabi_dmul+0x1f8>
  40225a:	e712      	b.n	402082 <__aeabi_dmul+0x24a>

0040225c <__aeabi_d2f>:
  40225c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  402260:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  402264:	bf24      	itt	cs
  402266:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  40226a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  40226e:	d90d      	bls.n	40228c <__aeabi_d2f+0x30>
  402270:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  402274:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  402278:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  40227c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  402280:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  402284:	bf08      	it	eq
  402286:	f020 0001 	biceq.w	r0, r0, #1
  40228a:	4770      	bx	lr
  40228c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  402290:	d121      	bne.n	4022d6 <__aeabi_d2f+0x7a>
  402292:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  402296:	bfbc      	itt	lt
  402298:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  40229c:	4770      	bxlt	lr
  40229e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4022a2:	ea4f 5252 	mov.w	r2, r2, lsr #21
  4022a6:	f1c2 0218 	rsb	r2, r2, #24
  4022aa:	f1c2 0c20 	rsb	ip, r2, #32
  4022ae:	fa10 f30c 	lsls.w	r3, r0, ip
  4022b2:	fa20 f002 	lsr.w	r0, r0, r2
  4022b6:	bf18      	it	ne
  4022b8:	f040 0001 	orrne.w	r0, r0, #1
  4022bc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4022c0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  4022c4:	fa03 fc0c 	lsl.w	ip, r3, ip
  4022c8:	ea40 000c 	orr.w	r0, r0, ip
  4022cc:	fa23 f302 	lsr.w	r3, r3, r2
  4022d0:	ea4f 0343 	mov.w	r3, r3, lsl #1
  4022d4:	e7cc      	b.n	402270 <__aeabi_d2f+0x14>
  4022d6:	ea7f 5362 	mvns.w	r3, r2, asr #21
  4022da:	d107      	bne.n	4022ec <__aeabi_d2f+0x90>
  4022dc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  4022e0:	bf1e      	ittt	ne
  4022e2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  4022e6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  4022ea:	4770      	bxne	lr
  4022ec:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  4022f0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4022f4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4022f8:	4770      	bx	lr
  4022fa:	bf00      	nop

004022fc <__libc_init_array>:
  4022fc:	b570      	push	{r4, r5, r6, lr}
  4022fe:	4e0f      	ldr	r6, [pc, #60]	; (40233c <__libc_init_array+0x40>)
  402300:	4d0f      	ldr	r5, [pc, #60]	; (402340 <__libc_init_array+0x44>)
  402302:	1b76      	subs	r6, r6, r5
  402304:	10b6      	asrs	r6, r6, #2
  402306:	bf18      	it	ne
  402308:	2400      	movne	r4, #0
  40230a:	d005      	beq.n	402318 <__libc_init_array+0x1c>
  40230c:	3401      	adds	r4, #1
  40230e:	f855 3b04 	ldr.w	r3, [r5], #4
  402312:	4798      	blx	r3
  402314:	42a6      	cmp	r6, r4
  402316:	d1f9      	bne.n	40230c <__libc_init_array+0x10>
  402318:	4e0a      	ldr	r6, [pc, #40]	; (402344 <__libc_init_array+0x48>)
  40231a:	4d0b      	ldr	r5, [pc, #44]	; (402348 <__libc_init_array+0x4c>)
  40231c:	1b76      	subs	r6, r6, r5
  40231e:	f004 ff17 	bl	407150 <_init>
  402322:	10b6      	asrs	r6, r6, #2
  402324:	bf18      	it	ne
  402326:	2400      	movne	r4, #0
  402328:	d006      	beq.n	402338 <__libc_init_array+0x3c>
  40232a:	3401      	adds	r4, #1
  40232c:	f855 3b04 	ldr.w	r3, [r5], #4
  402330:	4798      	blx	r3
  402332:	42a6      	cmp	r6, r4
  402334:	d1f9      	bne.n	40232a <__libc_init_array+0x2e>
  402336:	bd70      	pop	{r4, r5, r6, pc}
  402338:	bd70      	pop	{r4, r5, r6, pc}
  40233a:	bf00      	nop
  40233c:	0040715c 	.word	0x0040715c
  402340:	0040715c 	.word	0x0040715c
  402344:	00407164 	.word	0x00407164
  402348:	0040715c 	.word	0x0040715c

0040234c <memset>:
  40234c:	b470      	push	{r4, r5, r6}
  40234e:	0786      	lsls	r6, r0, #30
  402350:	d046      	beq.n	4023e0 <memset+0x94>
  402352:	1e54      	subs	r4, r2, #1
  402354:	2a00      	cmp	r2, #0
  402356:	d041      	beq.n	4023dc <memset+0x90>
  402358:	b2ca      	uxtb	r2, r1
  40235a:	4603      	mov	r3, r0
  40235c:	e002      	b.n	402364 <memset+0x18>
  40235e:	f114 34ff 	adds.w	r4, r4, #4294967295
  402362:	d33b      	bcc.n	4023dc <memset+0x90>
  402364:	f803 2b01 	strb.w	r2, [r3], #1
  402368:	079d      	lsls	r5, r3, #30
  40236a:	d1f8      	bne.n	40235e <memset+0x12>
  40236c:	2c03      	cmp	r4, #3
  40236e:	d92e      	bls.n	4023ce <memset+0x82>
  402370:	b2cd      	uxtb	r5, r1
  402372:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402376:	2c0f      	cmp	r4, #15
  402378:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40237c:	d919      	bls.n	4023b2 <memset+0x66>
  40237e:	f103 0210 	add.w	r2, r3, #16
  402382:	4626      	mov	r6, r4
  402384:	3e10      	subs	r6, #16
  402386:	2e0f      	cmp	r6, #15
  402388:	f842 5c10 	str.w	r5, [r2, #-16]
  40238c:	f842 5c0c 	str.w	r5, [r2, #-12]
  402390:	f842 5c08 	str.w	r5, [r2, #-8]
  402394:	f842 5c04 	str.w	r5, [r2, #-4]
  402398:	f102 0210 	add.w	r2, r2, #16
  40239c:	d8f2      	bhi.n	402384 <memset+0x38>
  40239e:	f1a4 0210 	sub.w	r2, r4, #16
  4023a2:	f022 020f 	bic.w	r2, r2, #15
  4023a6:	f004 040f 	and.w	r4, r4, #15
  4023aa:	3210      	adds	r2, #16
  4023ac:	2c03      	cmp	r4, #3
  4023ae:	4413      	add	r3, r2
  4023b0:	d90d      	bls.n	4023ce <memset+0x82>
  4023b2:	461e      	mov	r6, r3
  4023b4:	4622      	mov	r2, r4
  4023b6:	3a04      	subs	r2, #4
  4023b8:	2a03      	cmp	r2, #3
  4023ba:	f846 5b04 	str.w	r5, [r6], #4
  4023be:	d8fa      	bhi.n	4023b6 <memset+0x6a>
  4023c0:	1f22      	subs	r2, r4, #4
  4023c2:	f022 0203 	bic.w	r2, r2, #3
  4023c6:	3204      	adds	r2, #4
  4023c8:	4413      	add	r3, r2
  4023ca:	f004 0403 	and.w	r4, r4, #3
  4023ce:	b12c      	cbz	r4, 4023dc <memset+0x90>
  4023d0:	b2c9      	uxtb	r1, r1
  4023d2:	441c      	add	r4, r3
  4023d4:	f803 1b01 	strb.w	r1, [r3], #1
  4023d8:	429c      	cmp	r4, r3
  4023da:	d1fb      	bne.n	4023d4 <memset+0x88>
  4023dc:	bc70      	pop	{r4, r5, r6}
  4023de:	4770      	bx	lr
  4023e0:	4614      	mov	r4, r2
  4023e2:	4603      	mov	r3, r0
  4023e4:	e7c2      	b.n	40236c <memset+0x20>
  4023e6:	bf00      	nop

004023e8 <sprintf>:
  4023e8:	b40e      	push	{r1, r2, r3}
  4023ea:	b5f0      	push	{r4, r5, r6, r7, lr}
  4023ec:	b09c      	sub	sp, #112	; 0x70
  4023ee:	ab21      	add	r3, sp, #132	; 0x84
  4023f0:	490f      	ldr	r1, [pc, #60]	; (402430 <sprintf+0x48>)
  4023f2:	f853 2b04 	ldr.w	r2, [r3], #4
  4023f6:	9301      	str	r3, [sp, #4]
  4023f8:	4605      	mov	r5, r0
  4023fa:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  4023fe:	6808      	ldr	r0, [r1, #0]
  402400:	9502      	str	r5, [sp, #8]
  402402:	f44f 7702 	mov.w	r7, #520	; 0x208
  402406:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40240a:	a902      	add	r1, sp, #8
  40240c:	9506      	str	r5, [sp, #24]
  40240e:	f8ad 7014 	strh.w	r7, [sp, #20]
  402412:	9404      	str	r4, [sp, #16]
  402414:	9407      	str	r4, [sp, #28]
  402416:	f8ad 6016 	strh.w	r6, [sp, #22]
  40241a:	f000 f80b 	bl	402434 <_svfprintf_r>
  40241e:	9b02      	ldr	r3, [sp, #8]
  402420:	2200      	movs	r2, #0
  402422:	701a      	strb	r2, [r3, #0]
  402424:	b01c      	add	sp, #112	; 0x70
  402426:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40242a:	b003      	add	sp, #12
  40242c:	4770      	bx	lr
  40242e:	bf00      	nop
  402430:	20400024 	.word	0x20400024

00402434 <_svfprintf_r>:
  402434:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402438:	b0c3      	sub	sp, #268	; 0x10c
  40243a:	460c      	mov	r4, r1
  40243c:	910b      	str	r1, [sp, #44]	; 0x2c
  40243e:	4692      	mov	sl, r2
  402440:	930f      	str	r3, [sp, #60]	; 0x3c
  402442:	900c      	str	r0, [sp, #48]	; 0x30
  402444:	f002 fa0c 	bl	404860 <_localeconv_r>
  402448:	6803      	ldr	r3, [r0, #0]
  40244a:	931a      	str	r3, [sp, #104]	; 0x68
  40244c:	4618      	mov	r0, r3
  40244e:	f003 f8d7 	bl	405600 <strlen>
  402452:	89a3      	ldrh	r3, [r4, #12]
  402454:	9019      	str	r0, [sp, #100]	; 0x64
  402456:	0619      	lsls	r1, r3, #24
  402458:	d503      	bpl.n	402462 <_svfprintf_r+0x2e>
  40245a:	6923      	ldr	r3, [r4, #16]
  40245c:	2b00      	cmp	r3, #0
  40245e:	f001 8003 	beq.w	403468 <_svfprintf_r+0x1034>
  402462:	2300      	movs	r3, #0
  402464:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  402468:	9313      	str	r3, [sp, #76]	; 0x4c
  40246a:	9315      	str	r3, [sp, #84]	; 0x54
  40246c:	9314      	str	r3, [sp, #80]	; 0x50
  40246e:	9327      	str	r3, [sp, #156]	; 0x9c
  402470:	9326      	str	r3, [sp, #152]	; 0x98
  402472:	9318      	str	r3, [sp, #96]	; 0x60
  402474:	931b      	str	r3, [sp, #108]	; 0x6c
  402476:	9309      	str	r3, [sp, #36]	; 0x24
  402478:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  40247c:	46c8      	mov	r8, r9
  40247e:	9316      	str	r3, [sp, #88]	; 0x58
  402480:	9317      	str	r3, [sp, #92]	; 0x5c
  402482:	f89a 3000 	ldrb.w	r3, [sl]
  402486:	4654      	mov	r4, sl
  402488:	b1e3      	cbz	r3, 4024c4 <_svfprintf_r+0x90>
  40248a:	2b25      	cmp	r3, #37	; 0x25
  40248c:	d102      	bne.n	402494 <_svfprintf_r+0x60>
  40248e:	e019      	b.n	4024c4 <_svfprintf_r+0x90>
  402490:	2b25      	cmp	r3, #37	; 0x25
  402492:	d003      	beq.n	40249c <_svfprintf_r+0x68>
  402494:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402498:	2b00      	cmp	r3, #0
  40249a:	d1f9      	bne.n	402490 <_svfprintf_r+0x5c>
  40249c:	eba4 050a 	sub.w	r5, r4, sl
  4024a0:	b185      	cbz	r5, 4024c4 <_svfprintf_r+0x90>
  4024a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4024a4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4024a6:	f8c8 a000 	str.w	sl, [r8]
  4024aa:	3301      	adds	r3, #1
  4024ac:	442a      	add	r2, r5
  4024ae:	2b07      	cmp	r3, #7
  4024b0:	f8c8 5004 	str.w	r5, [r8, #4]
  4024b4:	9227      	str	r2, [sp, #156]	; 0x9c
  4024b6:	9326      	str	r3, [sp, #152]	; 0x98
  4024b8:	dc7f      	bgt.n	4025ba <_svfprintf_r+0x186>
  4024ba:	f108 0808 	add.w	r8, r8, #8
  4024be:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4024c0:	442b      	add	r3, r5
  4024c2:	9309      	str	r3, [sp, #36]	; 0x24
  4024c4:	7823      	ldrb	r3, [r4, #0]
  4024c6:	2b00      	cmp	r3, #0
  4024c8:	d07f      	beq.n	4025ca <_svfprintf_r+0x196>
  4024ca:	2300      	movs	r3, #0
  4024cc:	461a      	mov	r2, r3
  4024ce:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4024d2:	4619      	mov	r1, r3
  4024d4:	930d      	str	r3, [sp, #52]	; 0x34
  4024d6:	469b      	mov	fp, r3
  4024d8:	f04f 30ff 	mov.w	r0, #4294967295
  4024dc:	7863      	ldrb	r3, [r4, #1]
  4024de:	900a      	str	r0, [sp, #40]	; 0x28
  4024e0:	f104 0a01 	add.w	sl, r4, #1
  4024e4:	f10a 0a01 	add.w	sl, sl, #1
  4024e8:	f1a3 0020 	sub.w	r0, r3, #32
  4024ec:	2858      	cmp	r0, #88	; 0x58
  4024ee:	f200 83c1 	bhi.w	402c74 <_svfprintf_r+0x840>
  4024f2:	e8df f010 	tbh	[pc, r0, lsl #1]
  4024f6:	0238      	.short	0x0238
  4024f8:	03bf03bf 	.word	0x03bf03bf
  4024fc:	03bf0240 	.word	0x03bf0240
  402500:	03bf03bf 	.word	0x03bf03bf
  402504:	03bf03bf 	.word	0x03bf03bf
  402508:	024503bf 	.word	0x024503bf
  40250c:	03bf0203 	.word	0x03bf0203
  402510:	026b005d 	.word	0x026b005d
  402514:	028603bf 	.word	0x028603bf
  402518:	039d039d 	.word	0x039d039d
  40251c:	039d039d 	.word	0x039d039d
  402520:	039d039d 	.word	0x039d039d
  402524:	039d039d 	.word	0x039d039d
  402528:	03bf039d 	.word	0x03bf039d
  40252c:	03bf03bf 	.word	0x03bf03bf
  402530:	03bf03bf 	.word	0x03bf03bf
  402534:	03bf03bf 	.word	0x03bf03bf
  402538:	03bf03bf 	.word	0x03bf03bf
  40253c:	033703bf 	.word	0x033703bf
  402540:	03bf0357 	.word	0x03bf0357
  402544:	03bf0357 	.word	0x03bf0357
  402548:	03bf03bf 	.word	0x03bf03bf
  40254c:	039803bf 	.word	0x039803bf
  402550:	03bf03bf 	.word	0x03bf03bf
  402554:	03bf03ad 	.word	0x03bf03ad
  402558:	03bf03bf 	.word	0x03bf03bf
  40255c:	03bf03bf 	.word	0x03bf03bf
  402560:	03bf0259 	.word	0x03bf0259
  402564:	031e03bf 	.word	0x031e03bf
  402568:	03bf03bf 	.word	0x03bf03bf
  40256c:	03bf03bf 	.word	0x03bf03bf
  402570:	03bf03bf 	.word	0x03bf03bf
  402574:	03bf03bf 	.word	0x03bf03bf
  402578:	03bf03bf 	.word	0x03bf03bf
  40257c:	02db02c6 	.word	0x02db02c6
  402580:	03570357 	.word	0x03570357
  402584:	028b0357 	.word	0x028b0357
  402588:	03bf02db 	.word	0x03bf02db
  40258c:	029003bf 	.word	0x029003bf
  402590:	029d03bf 	.word	0x029d03bf
  402594:	02b401cc 	.word	0x02b401cc
  402598:	03bf0208 	.word	0x03bf0208
  40259c:	03bf01e1 	.word	0x03bf01e1
  4025a0:	03bf007e 	.word	0x03bf007e
  4025a4:	020d03bf 	.word	0x020d03bf
  4025a8:	980d      	ldr	r0, [sp, #52]	; 0x34
  4025aa:	930f      	str	r3, [sp, #60]	; 0x3c
  4025ac:	4240      	negs	r0, r0
  4025ae:	900d      	str	r0, [sp, #52]	; 0x34
  4025b0:	f04b 0b04 	orr.w	fp, fp, #4
  4025b4:	f89a 3000 	ldrb.w	r3, [sl]
  4025b8:	e794      	b.n	4024e4 <_svfprintf_r+0xb0>
  4025ba:	aa25      	add	r2, sp, #148	; 0x94
  4025bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4025be:	980c      	ldr	r0, [sp, #48]	; 0x30
  4025c0:	f003 f88c 	bl	4056dc <__ssprint_r>
  4025c4:	b940      	cbnz	r0, 4025d8 <_svfprintf_r+0x1a4>
  4025c6:	46c8      	mov	r8, r9
  4025c8:	e779      	b.n	4024be <_svfprintf_r+0x8a>
  4025ca:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4025cc:	b123      	cbz	r3, 4025d8 <_svfprintf_r+0x1a4>
  4025ce:	980c      	ldr	r0, [sp, #48]	; 0x30
  4025d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4025d2:	aa25      	add	r2, sp, #148	; 0x94
  4025d4:	f003 f882 	bl	4056dc <__ssprint_r>
  4025d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4025da:	899b      	ldrh	r3, [r3, #12]
  4025dc:	f013 0f40 	tst.w	r3, #64	; 0x40
  4025e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4025e2:	bf18      	it	ne
  4025e4:	f04f 33ff 	movne.w	r3, #4294967295
  4025e8:	9309      	str	r3, [sp, #36]	; 0x24
  4025ea:	9809      	ldr	r0, [sp, #36]	; 0x24
  4025ec:	b043      	add	sp, #268	; 0x10c
  4025ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4025f2:	f01b 0f20 	tst.w	fp, #32
  4025f6:	9311      	str	r3, [sp, #68]	; 0x44
  4025f8:	f040 81dd 	bne.w	4029b6 <_svfprintf_r+0x582>
  4025fc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4025fe:	f01b 0f10 	tst.w	fp, #16
  402602:	4613      	mov	r3, r2
  402604:	f040 856e 	bne.w	4030e4 <_svfprintf_r+0xcb0>
  402608:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40260c:	f000 856a 	beq.w	4030e4 <_svfprintf_r+0xcb0>
  402610:	8814      	ldrh	r4, [r2, #0]
  402612:	3204      	adds	r2, #4
  402614:	2500      	movs	r5, #0
  402616:	2301      	movs	r3, #1
  402618:	920f      	str	r2, [sp, #60]	; 0x3c
  40261a:	2700      	movs	r7, #0
  40261c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402620:	990a      	ldr	r1, [sp, #40]	; 0x28
  402622:	1c4a      	adds	r2, r1, #1
  402624:	f000 8265 	beq.w	402af2 <_svfprintf_r+0x6be>
  402628:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  40262c:	9207      	str	r2, [sp, #28]
  40262e:	ea54 0205 	orrs.w	r2, r4, r5
  402632:	f040 8264 	bne.w	402afe <_svfprintf_r+0x6ca>
  402636:	2900      	cmp	r1, #0
  402638:	f040 843c 	bne.w	402eb4 <_svfprintf_r+0xa80>
  40263c:	2b00      	cmp	r3, #0
  40263e:	f040 84d7 	bne.w	402ff0 <_svfprintf_r+0xbbc>
  402642:	f01b 0301 	ands.w	r3, fp, #1
  402646:	930e      	str	r3, [sp, #56]	; 0x38
  402648:	f000 8604 	beq.w	403254 <_svfprintf_r+0xe20>
  40264c:	ae42      	add	r6, sp, #264	; 0x108
  40264e:	2330      	movs	r3, #48	; 0x30
  402650:	f806 3d41 	strb.w	r3, [r6, #-65]!
  402654:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402656:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402658:	4293      	cmp	r3, r2
  40265a:	bfb8      	it	lt
  40265c:	4613      	movlt	r3, r2
  40265e:	9308      	str	r3, [sp, #32]
  402660:	2300      	movs	r3, #0
  402662:	9312      	str	r3, [sp, #72]	; 0x48
  402664:	b117      	cbz	r7, 40266c <_svfprintf_r+0x238>
  402666:	9b08      	ldr	r3, [sp, #32]
  402668:	3301      	adds	r3, #1
  40266a:	9308      	str	r3, [sp, #32]
  40266c:	9b07      	ldr	r3, [sp, #28]
  40266e:	f013 0302 	ands.w	r3, r3, #2
  402672:	9310      	str	r3, [sp, #64]	; 0x40
  402674:	d002      	beq.n	40267c <_svfprintf_r+0x248>
  402676:	9b08      	ldr	r3, [sp, #32]
  402678:	3302      	adds	r3, #2
  40267a:	9308      	str	r3, [sp, #32]
  40267c:	9b07      	ldr	r3, [sp, #28]
  40267e:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  402682:	f040 830e 	bne.w	402ca2 <_svfprintf_r+0x86e>
  402686:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402688:	9a08      	ldr	r2, [sp, #32]
  40268a:	eba3 0b02 	sub.w	fp, r3, r2
  40268e:	f1bb 0f00 	cmp.w	fp, #0
  402692:	f340 8306 	ble.w	402ca2 <_svfprintf_r+0x86e>
  402696:	f1bb 0f10 	cmp.w	fp, #16
  40269a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40269c:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40269e:	dd29      	ble.n	4026f4 <_svfprintf_r+0x2c0>
  4026a0:	4643      	mov	r3, r8
  4026a2:	4621      	mov	r1, r4
  4026a4:	46a8      	mov	r8, r5
  4026a6:	2710      	movs	r7, #16
  4026a8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4026aa:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4026ac:	e006      	b.n	4026bc <_svfprintf_r+0x288>
  4026ae:	f1ab 0b10 	sub.w	fp, fp, #16
  4026b2:	f1bb 0f10 	cmp.w	fp, #16
  4026b6:	f103 0308 	add.w	r3, r3, #8
  4026ba:	dd18      	ble.n	4026ee <_svfprintf_r+0x2ba>
  4026bc:	3201      	adds	r2, #1
  4026be:	48b7      	ldr	r0, [pc, #732]	; (40299c <_svfprintf_r+0x568>)
  4026c0:	9226      	str	r2, [sp, #152]	; 0x98
  4026c2:	3110      	adds	r1, #16
  4026c4:	2a07      	cmp	r2, #7
  4026c6:	9127      	str	r1, [sp, #156]	; 0x9c
  4026c8:	e883 0081 	stmia.w	r3, {r0, r7}
  4026cc:	ddef      	ble.n	4026ae <_svfprintf_r+0x27a>
  4026ce:	aa25      	add	r2, sp, #148	; 0x94
  4026d0:	4629      	mov	r1, r5
  4026d2:	4620      	mov	r0, r4
  4026d4:	f003 f802 	bl	4056dc <__ssprint_r>
  4026d8:	2800      	cmp	r0, #0
  4026da:	f47f af7d 	bne.w	4025d8 <_svfprintf_r+0x1a4>
  4026de:	f1ab 0b10 	sub.w	fp, fp, #16
  4026e2:	f1bb 0f10 	cmp.w	fp, #16
  4026e6:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4026e8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4026ea:	464b      	mov	r3, r9
  4026ec:	dce6      	bgt.n	4026bc <_svfprintf_r+0x288>
  4026ee:	4645      	mov	r5, r8
  4026f0:	460c      	mov	r4, r1
  4026f2:	4698      	mov	r8, r3
  4026f4:	3201      	adds	r2, #1
  4026f6:	4ba9      	ldr	r3, [pc, #676]	; (40299c <_svfprintf_r+0x568>)
  4026f8:	9226      	str	r2, [sp, #152]	; 0x98
  4026fa:	445c      	add	r4, fp
  4026fc:	2a07      	cmp	r2, #7
  4026fe:	9427      	str	r4, [sp, #156]	; 0x9c
  402700:	e888 0808 	stmia.w	r8, {r3, fp}
  402704:	f300 8498 	bgt.w	403038 <_svfprintf_r+0xc04>
  402708:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40270c:	f108 0808 	add.w	r8, r8, #8
  402710:	b177      	cbz	r7, 402730 <_svfprintf_r+0x2fc>
  402712:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402714:	3301      	adds	r3, #1
  402716:	3401      	adds	r4, #1
  402718:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  40271c:	2201      	movs	r2, #1
  40271e:	2b07      	cmp	r3, #7
  402720:	9427      	str	r4, [sp, #156]	; 0x9c
  402722:	9326      	str	r3, [sp, #152]	; 0x98
  402724:	e888 0006 	stmia.w	r8, {r1, r2}
  402728:	f300 83db 	bgt.w	402ee2 <_svfprintf_r+0xaae>
  40272c:	f108 0808 	add.w	r8, r8, #8
  402730:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402732:	b16b      	cbz	r3, 402750 <_svfprintf_r+0x31c>
  402734:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402736:	3301      	adds	r3, #1
  402738:	3402      	adds	r4, #2
  40273a:	a91e      	add	r1, sp, #120	; 0x78
  40273c:	2202      	movs	r2, #2
  40273e:	2b07      	cmp	r3, #7
  402740:	9427      	str	r4, [sp, #156]	; 0x9c
  402742:	9326      	str	r3, [sp, #152]	; 0x98
  402744:	e888 0006 	stmia.w	r8, {r1, r2}
  402748:	f300 83d6 	bgt.w	402ef8 <_svfprintf_r+0xac4>
  40274c:	f108 0808 	add.w	r8, r8, #8
  402750:	2d80      	cmp	r5, #128	; 0x80
  402752:	f000 8315 	beq.w	402d80 <_svfprintf_r+0x94c>
  402756:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402758:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40275a:	1a9f      	subs	r7, r3, r2
  40275c:	2f00      	cmp	r7, #0
  40275e:	dd36      	ble.n	4027ce <_svfprintf_r+0x39a>
  402760:	2f10      	cmp	r7, #16
  402762:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402764:	4d8e      	ldr	r5, [pc, #568]	; (4029a0 <_svfprintf_r+0x56c>)
  402766:	dd27      	ble.n	4027b8 <_svfprintf_r+0x384>
  402768:	4642      	mov	r2, r8
  40276a:	4621      	mov	r1, r4
  40276c:	46b0      	mov	r8, r6
  40276e:	f04f 0b10 	mov.w	fp, #16
  402772:	462e      	mov	r6, r5
  402774:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402776:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402778:	e004      	b.n	402784 <_svfprintf_r+0x350>
  40277a:	3f10      	subs	r7, #16
  40277c:	2f10      	cmp	r7, #16
  40277e:	f102 0208 	add.w	r2, r2, #8
  402782:	dd15      	ble.n	4027b0 <_svfprintf_r+0x37c>
  402784:	3301      	adds	r3, #1
  402786:	3110      	adds	r1, #16
  402788:	2b07      	cmp	r3, #7
  40278a:	9127      	str	r1, [sp, #156]	; 0x9c
  40278c:	9326      	str	r3, [sp, #152]	; 0x98
  40278e:	e882 0840 	stmia.w	r2, {r6, fp}
  402792:	ddf2      	ble.n	40277a <_svfprintf_r+0x346>
  402794:	aa25      	add	r2, sp, #148	; 0x94
  402796:	4629      	mov	r1, r5
  402798:	4620      	mov	r0, r4
  40279a:	f002 ff9f 	bl	4056dc <__ssprint_r>
  40279e:	2800      	cmp	r0, #0
  4027a0:	f47f af1a 	bne.w	4025d8 <_svfprintf_r+0x1a4>
  4027a4:	3f10      	subs	r7, #16
  4027a6:	2f10      	cmp	r7, #16
  4027a8:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4027aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4027ac:	464a      	mov	r2, r9
  4027ae:	dce9      	bgt.n	402784 <_svfprintf_r+0x350>
  4027b0:	4635      	mov	r5, r6
  4027b2:	460c      	mov	r4, r1
  4027b4:	4646      	mov	r6, r8
  4027b6:	4690      	mov	r8, r2
  4027b8:	3301      	adds	r3, #1
  4027ba:	443c      	add	r4, r7
  4027bc:	2b07      	cmp	r3, #7
  4027be:	9427      	str	r4, [sp, #156]	; 0x9c
  4027c0:	9326      	str	r3, [sp, #152]	; 0x98
  4027c2:	e888 00a0 	stmia.w	r8, {r5, r7}
  4027c6:	f300 8381 	bgt.w	402ecc <_svfprintf_r+0xa98>
  4027ca:	f108 0808 	add.w	r8, r8, #8
  4027ce:	9b07      	ldr	r3, [sp, #28]
  4027d0:	05df      	lsls	r7, r3, #23
  4027d2:	f100 8268 	bmi.w	402ca6 <_svfprintf_r+0x872>
  4027d6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4027d8:	990e      	ldr	r1, [sp, #56]	; 0x38
  4027da:	f8c8 6000 	str.w	r6, [r8]
  4027de:	3301      	adds	r3, #1
  4027e0:	440c      	add	r4, r1
  4027e2:	2b07      	cmp	r3, #7
  4027e4:	9427      	str	r4, [sp, #156]	; 0x9c
  4027e6:	f8c8 1004 	str.w	r1, [r8, #4]
  4027ea:	9326      	str	r3, [sp, #152]	; 0x98
  4027ec:	f300 834d 	bgt.w	402e8a <_svfprintf_r+0xa56>
  4027f0:	f108 0808 	add.w	r8, r8, #8
  4027f4:	9b07      	ldr	r3, [sp, #28]
  4027f6:	075b      	lsls	r3, r3, #29
  4027f8:	d53a      	bpl.n	402870 <_svfprintf_r+0x43c>
  4027fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4027fc:	9a08      	ldr	r2, [sp, #32]
  4027fe:	1a9d      	subs	r5, r3, r2
  402800:	2d00      	cmp	r5, #0
  402802:	dd35      	ble.n	402870 <_svfprintf_r+0x43c>
  402804:	2d10      	cmp	r5, #16
  402806:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402808:	dd20      	ble.n	40284c <_svfprintf_r+0x418>
  40280a:	2610      	movs	r6, #16
  40280c:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40280e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  402812:	e004      	b.n	40281e <_svfprintf_r+0x3ea>
  402814:	3d10      	subs	r5, #16
  402816:	2d10      	cmp	r5, #16
  402818:	f108 0808 	add.w	r8, r8, #8
  40281c:	dd16      	ble.n	40284c <_svfprintf_r+0x418>
  40281e:	3301      	adds	r3, #1
  402820:	4a5e      	ldr	r2, [pc, #376]	; (40299c <_svfprintf_r+0x568>)
  402822:	9326      	str	r3, [sp, #152]	; 0x98
  402824:	3410      	adds	r4, #16
  402826:	2b07      	cmp	r3, #7
  402828:	9427      	str	r4, [sp, #156]	; 0x9c
  40282a:	e888 0044 	stmia.w	r8, {r2, r6}
  40282e:	ddf1      	ble.n	402814 <_svfprintf_r+0x3e0>
  402830:	aa25      	add	r2, sp, #148	; 0x94
  402832:	4659      	mov	r1, fp
  402834:	4638      	mov	r0, r7
  402836:	f002 ff51 	bl	4056dc <__ssprint_r>
  40283a:	2800      	cmp	r0, #0
  40283c:	f47f aecc 	bne.w	4025d8 <_svfprintf_r+0x1a4>
  402840:	3d10      	subs	r5, #16
  402842:	2d10      	cmp	r5, #16
  402844:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402846:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402848:	46c8      	mov	r8, r9
  40284a:	dce8      	bgt.n	40281e <_svfprintf_r+0x3ea>
  40284c:	3301      	adds	r3, #1
  40284e:	4a53      	ldr	r2, [pc, #332]	; (40299c <_svfprintf_r+0x568>)
  402850:	9326      	str	r3, [sp, #152]	; 0x98
  402852:	442c      	add	r4, r5
  402854:	2b07      	cmp	r3, #7
  402856:	9427      	str	r4, [sp, #156]	; 0x9c
  402858:	e888 0024 	stmia.w	r8, {r2, r5}
  40285c:	dd08      	ble.n	402870 <_svfprintf_r+0x43c>
  40285e:	aa25      	add	r2, sp, #148	; 0x94
  402860:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402862:	980c      	ldr	r0, [sp, #48]	; 0x30
  402864:	f002 ff3a 	bl	4056dc <__ssprint_r>
  402868:	2800      	cmp	r0, #0
  40286a:	f47f aeb5 	bne.w	4025d8 <_svfprintf_r+0x1a4>
  40286e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402870:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402872:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  402874:	9908      	ldr	r1, [sp, #32]
  402876:	428a      	cmp	r2, r1
  402878:	bfac      	ite	ge
  40287a:	189b      	addge	r3, r3, r2
  40287c:	185b      	addlt	r3, r3, r1
  40287e:	9309      	str	r3, [sp, #36]	; 0x24
  402880:	2c00      	cmp	r4, #0
  402882:	f040 830d 	bne.w	402ea0 <_svfprintf_r+0xa6c>
  402886:	2300      	movs	r3, #0
  402888:	9326      	str	r3, [sp, #152]	; 0x98
  40288a:	46c8      	mov	r8, r9
  40288c:	e5f9      	b.n	402482 <_svfprintf_r+0x4e>
  40288e:	9311      	str	r3, [sp, #68]	; 0x44
  402890:	f01b 0320 	ands.w	r3, fp, #32
  402894:	f040 81e3 	bne.w	402c5e <_svfprintf_r+0x82a>
  402898:	f01b 0210 	ands.w	r2, fp, #16
  40289c:	f040 842e 	bne.w	4030fc <_svfprintf_r+0xcc8>
  4028a0:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4028a4:	f000 842a 	beq.w	4030fc <_svfprintf_r+0xcc8>
  4028a8:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4028aa:	4613      	mov	r3, r2
  4028ac:	460a      	mov	r2, r1
  4028ae:	3204      	adds	r2, #4
  4028b0:	880c      	ldrh	r4, [r1, #0]
  4028b2:	920f      	str	r2, [sp, #60]	; 0x3c
  4028b4:	2500      	movs	r5, #0
  4028b6:	e6b0      	b.n	40261a <_svfprintf_r+0x1e6>
  4028b8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4028ba:	9311      	str	r3, [sp, #68]	; 0x44
  4028bc:	6816      	ldr	r6, [r2, #0]
  4028be:	2400      	movs	r4, #0
  4028c0:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  4028c4:	1d15      	adds	r5, r2, #4
  4028c6:	2e00      	cmp	r6, #0
  4028c8:	f000 86a7 	beq.w	40361a <_svfprintf_r+0x11e6>
  4028cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4028ce:	1c53      	adds	r3, r2, #1
  4028d0:	f000 8609 	beq.w	4034e6 <_svfprintf_r+0x10b2>
  4028d4:	4621      	mov	r1, r4
  4028d6:	4630      	mov	r0, r6
  4028d8:	f002 fa8a 	bl	404df0 <memchr>
  4028dc:	2800      	cmp	r0, #0
  4028de:	f000 86e1 	beq.w	4036a4 <_svfprintf_r+0x1270>
  4028e2:	1b83      	subs	r3, r0, r6
  4028e4:	930e      	str	r3, [sp, #56]	; 0x38
  4028e6:	940a      	str	r4, [sp, #40]	; 0x28
  4028e8:	950f      	str	r5, [sp, #60]	; 0x3c
  4028ea:	f8cd b01c 	str.w	fp, [sp, #28]
  4028ee:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4028f2:	9308      	str	r3, [sp, #32]
  4028f4:	9412      	str	r4, [sp, #72]	; 0x48
  4028f6:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4028fa:	e6b3      	b.n	402664 <_svfprintf_r+0x230>
  4028fc:	f89a 3000 	ldrb.w	r3, [sl]
  402900:	2201      	movs	r2, #1
  402902:	212b      	movs	r1, #43	; 0x2b
  402904:	e5ee      	b.n	4024e4 <_svfprintf_r+0xb0>
  402906:	f04b 0b20 	orr.w	fp, fp, #32
  40290a:	f89a 3000 	ldrb.w	r3, [sl]
  40290e:	e5e9      	b.n	4024e4 <_svfprintf_r+0xb0>
  402910:	9311      	str	r3, [sp, #68]	; 0x44
  402912:	2a00      	cmp	r2, #0
  402914:	f040 8795 	bne.w	403842 <_svfprintf_r+0x140e>
  402918:	4b22      	ldr	r3, [pc, #136]	; (4029a4 <_svfprintf_r+0x570>)
  40291a:	9318      	str	r3, [sp, #96]	; 0x60
  40291c:	f01b 0f20 	tst.w	fp, #32
  402920:	f040 8111 	bne.w	402b46 <_svfprintf_r+0x712>
  402924:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402926:	f01b 0f10 	tst.w	fp, #16
  40292a:	4613      	mov	r3, r2
  40292c:	f040 83e1 	bne.w	4030f2 <_svfprintf_r+0xcbe>
  402930:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402934:	f000 83dd 	beq.w	4030f2 <_svfprintf_r+0xcbe>
  402938:	3304      	adds	r3, #4
  40293a:	8814      	ldrh	r4, [r2, #0]
  40293c:	930f      	str	r3, [sp, #60]	; 0x3c
  40293e:	2500      	movs	r5, #0
  402940:	f01b 0f01 	tst.w	fp, #1
  402944:	f000 810c 	beq.w	402b60 <_svfprintf_r+0x72c>
  402948:	ea54 0305 	orrs.w	r3, r4, r5
  40294c:	f000 8108 	beq.w	402b60 <_svfprintf_r+0x72c>
  402950:	2330      	movs	r3, #48	; 0x30
  402952:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  402956:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  40295a:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  40295e:	f04b 0b02 	orr.w	fp, fp, #2
  402962:	2302      	movs	r3, #2
  402964:	e659      	b.n	40261a <_svfprintf_r+0x1e6>
  402966:	f89a 3000 	ldrb.w	r3, [sl]
  40296a:	2900      	cmp	r1, #0
  40296c:	f47f adba 	bne.w	4024e4 <_svfprintf_r+0xb0>
  402970:	2201      	movs	r2, #1
  402972:	2120      	movs	r1, #32
  402974:	e5b6      	b.n	4024e4 <_svfprintf_r+0xb0>
  402976:	f04b 0b01 	orr.w	fp, fp, #1
  40297a:	f89a 3000 	ldrb.w	r3, [sl]
  40297e:	e5b1      	b.n	4024e4 <_svfprintf_r+0xb0>
  402980:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  402982:	6823      	ldr	r3, [r4, #0]
  402984:	930d      	str	r3, [sp, #52]	; 0x34
  402986:	4618      	mov	r0, r3
  402988:	2800      	cmp	r0, #0
  40298a:	4623      	mov	r3, r4
  40298c:	f103 0304 	add.w	r3, r3, #4
  402990:	f6ff ae0a 	blt.w	4025a8 <_svfprintf_r+0x174>
  402994:	930f      	str	r3, [sp, #60]	; 0x3c
  402996:	f89a 3000 	ldrb.w	r3, [sl]
  40299a:	e5a3      	b.n	4024e4 <_svfprintf_r+0xb0>
  40299c:	00406f0c 	.word	0x00406f0c
  4029a0:	00406f1c 	.word	0x00406f1c
  4029a4:	00406eec 	.word	0x00406eec
  4029a8:	f04b 0b10 	orr.w	fp, fp, #16
  4029ac:	f01b 0f20 	tst.w	fp, #32
  4029b0:	9311      	str	r3, [sp, #68]	; 0x44
  4029b2:	f43f ae23 	beq.w	4025fc <_svfprintf_r+0x1c8>
  4029b6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4029b8:	3507      	adds	r5, #7
  4029ba:	f025 0307 	bic.w	r3, r5, #7
  4029be:	f103 0208 	add.w	r2, r3, #8
  4029c2:	e9d3 4500 	ldrd	r4, r5, [r3]
  4029c6:	920f      	str	r2, [sp, #60]	; 0x3c
  4029c8:	2301      	movs	r3, #1
  4029ca:	e626      	b.n	40261a <_svfprintf_r+0x1e6>
  4029cc:	f89a 3000 	ldrb.w	r3, [sl]
  4029d0:	2b2a      	cmp	r3, #42	; 0x2a
  4029d2:	f10a 0401 	add.w	r4, sl, #1
  4029d6:	f000 8727 	beq.w	403828 <_svfprintf_r+0x13f4>
  4029da:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4029de:	2809      	cmp	r0, #9
  4029e0:	46a2      	mov	sl, r4
  4029e2:	f200 86ad 	bhi.w	403740 <_svfprintf_r+0x130c>
  4029e6:	2300      	movs	r3, #0
  4029e8:	461c      	mov	r4, r3
  4029ea:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4029ee:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4029f2:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4029f6:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4029fa:	2809      	cmp	r0, #9
  4029fc:	d9f5      	bls.n	4029ea <_svfprintf_r+0x5b6>
  4029fe:	940a      	str	r4, [sp, #40]	; 0x28
  402a00:	e572      	b.n	4024e8 <_svfprintf_r+0xb4>
  402a02:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  402a06:	f89a 3000 	ldrb.w	r3, [sl]
  402a0a:	e56b      	b.n	4024e4 <_svfprintf_r+0xb0>
  402a0c:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  402a10:	f89a 3000 	ldrb.w	r3, [sl]
  402a14:	e566      	b.n	4024e4 <_svfprintf_r+0xb0>
  402a16:	f89a 3000 	ldrb.w	r3, [sl]
  402a1a:	2b6c      	cmp	r3, #108	; 0x6c
  402a1c:	bf03      	ittte	eq
  402a1e:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  402a22:	f04b 0b20 	orreq.w	fp, fp, #32
  402a26:	f10a 0a01 	addeq.w	sl, sl, #1
  402a2a:	f04b 0b10 	orrne.w	fp, fp, #16
  402a2e:	e559      	b.n	4024e4 <_svfprintf_r+0xb0>
  402a30:	2a00      	cmp	r2, #0
  402a32:	f040 8711 	bne.w	403858 <_svfprintf_r+0x1424>
  402a36:	f01b 0f20 	tst.w	fp, #32
  402a3a:	f040 84f9 	bne.w	403430 <_svfprintf_r+0xffc>
  402a3e:	f01b 0f10 	tst.w	fp, #16
  402a42:	f040 84ac 	bne.w	40339e <_svfprintf_r+0xf6a>
  402a46:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402a4a:	f000 84a8 	beq.w	40339e <_svfprintf_r+0xf6a>
  402a4e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402a50:	6813      	ldr	r3, [r2, #0]
  402a52:	3204      	adds	r2, #4
  402a54:	920f      	str	r2, [sp, #60]	; 0x3c
  402a56:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  402a5a:	801a      	strh	r2, [r3, #0]
  402a5c:	e511      	b.n	402482 <_svfprintf_r+0x4e>
  402a5e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402a60:	4bb3      	ldr	r3, [pc, #716]	; (402d30 <_svfprintf_r+0x8fc>)
  402a62:	680c      	ldr	r4, [r1, #0]
  402a64:	9318      	str	r3, [sp, #96]	; 0x60
  402a66:	2230      	movs	r2, #48	; 0x30
  402a68:	2378      	movs	r3, #120	; 0x78
  402a6a:	3104      	adds	r1, #4
  402a6c:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  402a70:	9311      	str	r3, [sp, #68]	; 0x44
  402a72:	f04b 0b02 	orr.w	fp, fp, #2
  402a76:	910f      	str	r1, [sp, #60]	; 0x3c
  402a78:	2500      	movs	r5, #0
  402a7a:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  402a7e:	2302      	movs	r3, #2
  402a80:	e5cb      	b.n	40261a <_svfprintf_r+0x1e6>
  402a82:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402a84:	9311      	str	r3, [sp, #68]	; 0x44
  402a86:	680a      	ldr	r2, [r1, #0]
  402a88:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402a8c:	2300      	movs	r3, #0
  402a8e:	460a      	mov	r2, r1
  402a90:	461f      	mov	r7, r3
  402a92:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402a96:	3204      	adds	r2, #4
  402a98:	2301      	movs	r3, #1
  402a9a:	9308      	str	r3, [sp, #32]
  402a9c:	f8cd b01c 	str.w	fp, [sp, #28]
  402aa0:	970a      	str	r7, [sp, #40]	; 0x28
  402aa2:	9712      	str	r7, [sp, #72]	; 0x48
  402aa4:	920f      	str	r2, [sp, #60]	; 0x3c
  402aa6:	930e      	str	r3, [sp, #56]	; 0x38
  402aa8:	ae28      	add	r6, sp, #160	; 0xa0
  402aaa:	e5df      	b.n	40266c <_svfprintf_r+0x238>
  402aac:	9311      	str	r3, [sp, #68]	; 0x44
  402aae:	2a00      	cmp	r2, #0
  402ab0:	f040 86ea 	bne.w	403888 <_svfprintf_r+0x1454>
  402ab4:	f01b 0f20 	tst.w	fp, #32
  402ab8:	d15d      	bne.n	402b76 <_svfprintf_r+0x742>
  402aba:	f01b 0f10 	tst.w	fp, #16
  402abe:	f040 8308 	bne.w	4030d2 <_svfprintf_r+0xc9e>
  402ac2:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402ac6:	f000 8304 	beq.w	4030d2 <_svfprintf_r+0xc9e>
  402aca:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402acc:	f9b1 4000 	ldrsh.w	r4, [r1]
  402ad0:	3104      	adds	r1, #4
  402ad2:	17e5      	asrs	r5, r4, #31
  402ad4:	4622      	mov	r2, r4
  402ad6:	462b      	mov	r3, r5
  402ad8:	910f      	str	r1, [sp, #60]	; 0x3c
  402ada:	2a00      	cmp	r2, #0
  402adc:	f173 0300 	sbcs.w	r3, r3, #0
  402ae0:	db58      	blt.n	402b94 <_svfprintf_r+0x760>
  402ae2:	990a      	ldr	r1, [sp, #40]	; 0x28
  402ae4:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402ae8:	1c4a      	adds	r2, r1, #1
  402aea:	f04f 0301 	mov.w	r3, #1
  402aee:	f47f ad9b 	bne.w	402628 <_svfprintf_r+0x1f4>
  402af2:	ea54 0205 	orrs.w	r2, r4, r5
  402af6:	f000 81df 	beq.w	402eb8 <_svfprintf_r+0xa84>
  402afa:	f8cd b01c 	str.w	fp, [sp, #28]
  402afe:	2b01      	cmp	r3, #1
  402b00:	f000 827b 	beq.w	402ffa <_svfprintf_r+0xbc6>
  402b04:	2b02      	cmp	r3, #2
  402b06:	f040 8206 	bne.w	402f16 <_svfprintf_r+0xae2>
  402b0a:	9818      	ldr	r0, [sp, #96]	; 0x60
  402b0c:	464e      	mov	r6, r9
  402b0e:	0923      	lsrs	r3, r4, #4
  402b10:	f004 010f 	and.w	r1, r4, #15
  402b14:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402b18:	092a      	lsrs	r2, r5, #4
  402b1a:	461c      	mov	r4, r3
  402b1c:	4615      	mov	r5, r2
  402b1e:	5c43      	ldrb	r3, [r0, r1]
  402b20:	f806 3d01 	strb.w	r3, [r6, #-1]!
  402b24:	ea54 0305 	orrs.w	r3, r4, r5
  402b28:	d1f1      	bne.n	402b0e <_svfprintf_r+0x6da>
  402b2a:	eba9 0306 	sub.w	r3, r9, r6
  402b2e:	930e      	str	r3, [sp, #56]	; 0x38
  402b30:	e590      	b.n	402654 <_svfprintf_r+0x220>
  402b32:	9311      	str	r3, [sp, #68]	; 0x44
  402b34:	2a00      	cmp	r2, #0
  402b36:	f040 86a3 	bne.w	403880 <_svfprintf_r+0x144c>
  402b3a:	4b7e      	ldr	r3, [pc, #504]	; (402d34 <_svfprintf_r+0x900>)
  402b3c:	9318      	str	r3, [sp, #96]	; 0x60
  402b3e:	f01b 0f20 	tst.w	fp, #32
  402b42:	f43f aeef 	beq.w	402924 <_svfprintf_r+0x4f0>
  402b46:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402b48:	3507      	adds	r5, #7
  402b4a:	f025 0307 	bic.w	r3, r5, #7
  402b4e:	f103 0208 	add.w	r2, r3, #8
  402b52:	f01b 0f01 	tst.w	fp, #1
  402b56:	920f      	str	r2, [sp, #60]	; 0x3c
  402b58:	e9d3 4500 	ldrd	r4, r5, [r3]
  402b5c:	f47f aef4 	bne.w	402948 <_svfprintf_r+0x514>
  402b60:	2302      	movs	r3, #2
  402b62:	e55a      	b.n	40261a <_svfprintf_r+0x1e6>
  402b64:	9311      	str	r3, [sp, #68]	; 0x44
  402b66:	2a00      	cmp	r2, #0
  402b68:	f040 8686 	bne.w	403878 <_svfprintf_r+0x1444>
  402b6c:	f04b 0b10 	orr.w	fp, fp, #16
  402b70:	f01b 0f20 	tst.w	fp, #32
  402b74:	d0a1      	beq.n	402aba <_svfprintf_r+0x686>
  402b76:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402b78:	3507      	adds	r5, #7
  402b7a:	f025 0507 	bic.w	r5, r5, #7
  402b7e:	e9d5 2300 	ldrd	r2, r3, [r5]
  402b82:	2a00      	cmp	r2, #0
  402b84:	f105 0108 	add.w	r1, r5, #8
  402b88:	461d      	mov	r5, r3
  402b8a:	f173 0300 	sbcs.w	r3, r3, #0
  402b8e:	910f      	str	r1, [sp, #60]	; 0x3c
  402b90:	4614      	mov	r4, r2
  402b92:	daa6      	bge.n	402ae2 <_svfprintf_r+0x6ae>
  402b94:	272d      	movs	r7, #45	; 0x2d
  402b96:	4264      	negs	r4, r4
  402b98:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402b9c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402ba0:	2301      	movs	r3, #1
  402ba2:	e53d      	b.n	402620 <_svfprintf_r+0x1ec>
  402ba4:	9311      	str	r3, [sp, #68]	; 0x44
  402ba6:	2a00      	cmp	r2, #0
  402ba8:	f040 8662 	bne.w	403870 <_svfprintf_r+0x143c>
  402bac:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402bae:	3507      	adds	r5, #7
  402bb0:	f025 0307 	bic.w	r3, r5, #7
  402bb4:	f103 0208 	add.w	r2, r3, #8
  402bb8:	920f      	str	r2, [sp, #60]	; 0x3c
  402bba:	681a      	ldr	r2, [r3, #0]
  402bbc:	9215      	str	r2, [sp, #84]	; 0x54
  402bbe:	685b      	ldr	r3, [r3, #4]
  402bc0:	9314      	str	r3, [sp, #80]	; 0x50
  402bc2:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402bc4:	9d15      	ldr	r5, [sp, #84]	; 0x54
  402bc6:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  402bca:	4628      	mov	r0, r5
  402bcc:	4621      	mov	r1, r4
  402bce:	f04f 32ff 	mov.w	r2, #4294967295
  402bd2:	4b59      	ldr	r3, [pc, #356]	; (402d38 <_svfprintf_r+0x904>)
  402bd4:	f003 fa7e 	bl	4060d4 <__aeabi_dcmpun>
  402bd8:	2800      	cmp	r0, #0
  402bda:	f040 834a 	bne.w	403272 <_svfprintf_r+0xe3e>
  402bde:	4628      	mov	r0, r5
  402be0:	4621      	mov	r1, r4
  402be2:	f04f 32ff 	mov.w	r2, #4294967295
  402be6:	4b54      	ldr	r3, [pc, #336]	; (402d38 <_svfprintf_r+0x904>)
  402be8:	f003 fa56 	bl	406098 <__aeabi_dcmple>
  402bec:	2800      	cmp	r0, #0
  402bee:	f040 8340 	bne.w	403272 <_svfprintf_r+0xe3e>
  402bf2:	a815      	add	r0, sp, #84	; 0x54
  402bf4:	c80d      	ldmia	r0, {r0, r2, r3}
  402bf6:	9914      	ldr	r1, [sp, #80]	; 0x50
  402bf8:	f003 fa44 	bl	406084 <__aeabi_dcmplt>
  402bfc:	2800      	cmp	r0, #0
  402bfe:	f040 8530 	bne.w	403662 <_svfprintf_r+0x122e>
  402c02:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402c06:	4e4d      	ldr	r6, [pc, #308]	; (402d3c <_svfprintf_r+0x908>)
  402c08:	4b4d      	ldr	r3, [pc, #308]	; (402d40 <_svfprintf_r+0x90c>)
  402c0a:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  402c0e:	9007      	str	r0, [sp, #28]
  402c10:	9811      	ldr	r0, [sp, #68]	; 0x44
  402c12:	2203      	movs	r2, #3
  402c14:	2100      	movs	r1, #0
  402c16:	9208      	str	r2, [sp, #32]
  402c18:	910a      	str	r1, [sp, #40]	; 0x28
  402c1a:	2847      	cmp	r0, #71	; 0x47
  402c1c:	bfd8      	it	le
  402c1e:	461e      	movle	r6, r3
  402c20:	920e      	str	r2, [sp, #56]	; 0x38
  402c22:	9112      	str	r1, [sp, #72]	; 0x48
  402c24:	e51e      	b.n	402664 <_svfprintf_r+0x230>
  402c26:	f04b 0b08 	orr.w	fp, fp, #8
  402c2a:	f89a 3000 	ldrb.w	r3, [sl]
  402c2e:	e459      	b.n	4024e4 <_svfprintf_r+0xb0>
  402c30:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402c34:	2300      	movs	r3, #0
  402c36:	461c      	mov	r4, r3
  402c38:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402c3c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402c40:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402c44:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402c48:	2809      	cmp	r0, #9
  402c4a:	d9f5      	bls.n	402c38 <_svfprintf_r+0x804>
  402c4c:	940d      	str	r4, [sp, #52]	; 0x34
  402c4e:	e44b      	b.n	4024e8 <_svfprintf_r+0xb4>
  402c50:	f04b 0b10 	orr.w	fp, fp, #16
  402c54:	9311      	str	r3, [sp, #68]	; 0x44
  402c56:	f01b 0320 	ands.w	r3, fp, #32
  402c5a:	f43f ae1d 	beq.w	402898 <_svfprintf_r+0x464>
  402c5e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402c60:	3507      	adds	r5, #7
  402c62:	f025 0307 	bic.w	r3, r5, #7
  402c66:	f103 0208 	add.w	r2, r3, #8
  402c6a:	e9d3 4500 	ldrd	r4, r5, [r3]
  402c6e:	920f      	str	r2, [sp, #60]	; 0x3c
  402c70:	2300      	movs	r3, #0
  402c72:	e4d2      	b.n	40261a <_svfprintf_r+0x1e6>
  402c74:	9311      	str	r3, [sp, #68]	; 0x44
  402c76:	2a00      	cmp	r2, #0
  402c78:	f040 85e7 	bne.w	40384a <_svfprintf_r+0x1416>
  402c7c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402c7e:	2a00      	cmp	r2, #0
  402c80:	f43f aca3 	beq.w	4025ca <_svfprintf_r+0x196>
  402c84:	2300      	movs	r3, #0
  402c86:	2101      	movs	r1, #1
  402c88:	461f      	mov	r7, r3
  402c8a:	9108      	str	r1, [sp, #32]
  402c8c:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402c90:	f8cd b01c 	str.w	fp, [sp, #28]
  402c94:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402c98:	930a      	str	r3, [sp, #40]	; 0x28
  402c9a:	9312      	str	r3, [sp, #72]	; 0x48
  402c9c:	910e      	str	r1, [sp, #56]	; 0x38
  402c9e:	ae28      	add	r6, sp, #160	; 0xa0
  402ca0:	e4e4      	b.n	40266c <_svfprintf_r+0x238>
  402ca2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ca4:	e534      	b.n	402710 <_svfprintf_r+0x2dc>
  402ca6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402ca8:	2b65      	cmp	r3, #101	; 0x65
  402caa:	f340 80a7 	ble.w	402dfc <_svfprintf_r+0x9c8>
  402cae:	a815      	add	r0, sp, #84	; 0x54
  402cb0:	c80d      	ldmia	r0, {r0, r2, r3}
  402cb2:	9914      	ldr	r1, [sp, #80]	; 0x50
  402cb4:	f003 f9dc 	bl	406070 <__aeabi_dcmpeq>
  402cb8:	2800      	cmp	r0, #0
  402cba:	f000 8150 	beq.w	402f5e <_svfprintf_r+0xb2a>
  402cbe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402cc0:	4a20      	ldr	r2, [pc, #128]	; (402d44 <_svfprintf_r+0x910>)
  402cc2:	f8c8 2000 	str.w	r2, [r8]
  402cc6:	3301      	adds	r3, #1
  402cc8:	3401      	adds	r4, #1
  402cca:	2201      	movs	r2, #1
  402ccc:	2b07      	cmp	r3, #7
  402cce:	9427      	str	r4, [sp, #156]	; 0x9c
  402cd0:	9326      	str	r3, [sp, #152]	; 0x98
  402cd2:	f8c8 2004 	str.w	r2, [r8, #4]
  402cd6:	f300 836a 	bgt.w	4033ae <_svfprintf_r+0xf7a>
  402cda:	f108 0808 	add.w	r8, r8, #8
  402cde:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402ce0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402ce2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ce4:	4293      	cmp	r3, r2
  402ce6:	db03      	blt.n	402cf0 <_svfprintf_r+0x8bc>
  402ce8:	9b07      	ldr	r3, [sp, #28]
  402cea:	07dd      	lsls	r5, r3, #31
  402cec:	f57f ad82 	bpl.w	4027f4 <_svfprintf_r+0x3c0>
  402cf0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402cf2:	9919      	ldr	r1, [sp, #100]	; 0x64
  402cf4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402cf6:	f8c8 2000 	str.w	r2, [r8]
  402cfa:	3301      	adds	r3, #1
  402cfc:	440c      	add	r4, r1
  402cfe:	2b07      	cmp	r3, #7
  402d00:	f8c8 1004 	str.w	r1, [r8, #4]
  402d04:	9427      	str	r4, [sp, #156]	; 0x9c
  402d06:	9326      	str	r3, [sp, #152]	; 0x98
  402d08:	f300 839e 	bgt.w	403448 <_svfprintf_r+0x1014>
  402d0c:	f108 0808 	add.w	r8, r8, #8
  402d10:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402d12:	1e5e      	subs	r6, r3, #1
  402d14:	2e00      	cmp	r6, #0
  402d16:	f77f ad6d 	ble.w	4027f4 <_svfprintf_r+0x3c0>
  402d1a:	2e10      	cmp	r6, #16
  402d1c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d1e:	4d0a      	ldr	r5, [pc, #40]	; (402d48 <_svfprintf_r+0x914>)
  402d20:	f340 81f5 	ble.w	40310e <_svfprintf_r+0xcda>
  402d24:	4622      	mov	r2, r4
  402d26:	2710      	movs	r7, #16
  402d28:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402d2c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402d2e:	e013      	b.n	402d58 <_svfprintf_r+0x924>
  402d30:	00406eec 	.word	0x00406eec
  402d34:	00406ed8 	.word	0x00406ed8
  402d38:	7fefffff 	.word	0x7fefffff
  402d3c:	00406ecc 	.word	0x00406ecc
  402d40:	00406ec8 	.word	0x00406ec8
  402d44:	00406f08 	.word	0x00406f08
  402d48:	00406f1c 	.word	0x00406f1c
  402d4c:	f108 0808 	add.w	r8, r8, #8
  402d50:	3e10      	subs	r6, #16
  402d52:	2e10      	cmp	r6, #16
  402d54:	f340 81da 	ble.w	40310c <_svfprintf_r+0xcd8>
  402d58:	3301      	adds	r3, #1
  402d5a:	3210      	adds	r2, #16
  402d5c:	2b07      	cmp	r3, #7
  402d5e:	9227      	str	r2, [sp, #156]	; 0x9c
  402d60:	9326      	str	r3, [sp, #152]	; 0x98
  402d62:	e888 00a0 	stmia.w	r8, {r5, r7}
  402d66:	ddf1      	ble.n	402d4c <_svfprintf_r+0x918>
  402d68:	aa25      	add	r2, sp, #148	; 0x94
  402d6a:	4621      	mov	r1, r4
  402d6c:	4658      	mov	r0, fp
  402d6e:	f002 fcb5 	bl	4056dc <__ssprint_r>
  402d72:	2800      	cmp	r0, #0
  402d74:	f47f ac30 	bne.w	4025d8 <_svfprintf_r+0x1a4>
  402d78:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402d7a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d7c:	46c8      	mov	r8, r9
  402d7e:	e7e7      	b.n	402d50 <_svfprintf_r+0x91c>
  402d80:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402d82:	9a08      	ldr	r2, [sp, #32]
  402d84:	1a9f      	subs	r7, r3, r2
  402d86:	2f00      	cmp	r7, #0
  402d88:	f77f ace5 	ble.w	402756 <_svfprintf_r+0x322>
  402d8c:	2f10      	cmp	r7, #16
  402d8e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d90:	4db6      	ldr	r5, [pc, #728]	; (40306c <_svfprintf_r+0xc38>)
  402d92:	dd27      	ble.n	402de4 <_svfprintf_r+0x9b0>
  402d94:	4642      	mov	r2, r8
  402d96:	4621      	mov	r1, r4
  402d98:	46b0      	mov	r8, r6
  402d9a:	f04f 0b10 	mov.w	fp, #16
  402d9e:	462e      	mov	r6, r5
  402da0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402da2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402da4:	e004      	b.n	402db0 <_svfprintf_r+0x97c>
  402da6:	3f10      	subs	r7, #16
  402da8:	2f10      	cmp	r7, #16
  402daa:	f102 0208 	add.w	r2, r2, #8
  402dae:	dd15      	ble.n	402ddc <_svfprintf_r+0x9a8>
  402db0:	3301      	adds	r3, #1
  402db2:	3110      	adds	r1, #16
  402db4:	2b07      	cmp	r3, #7
  402db6:	9127      	str	r1, [sp, #156]	; 0x9c
  402db8:	9326      	str	r3, [sp, #152]	; 0x98
  402dba:	e882 0840 	stmia.w	r2, {r6, fp}
  402dbe:	ddf2      	ble.n	402da6 <_svfprintf_r+0x972>
  402dc0:	aa25      	add	r2, sp, #148	; 0x94
  402dc2:	4629      	mov	r1, r5
  402dc4:	4620      	mov	r0, r4
  402dc6:	f002 fc89 	bl	4056dc <__ssprint_r>
  402dca:	2800      	cmp	r0, #0
  402dcc:	f47f ac04 	bne.w	4025d8 <_svfprintf_r+0x1a4>
  402dd0:	3f10      	subs	r7, #16
  402dd2:	2f10      	cmp	r7, #16
  402dd4:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402dd6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402dd8:	464a      	mov	r2, r9
  402dda:	dce9      	bgt.n	402db0 <_svfprintf_r+0x97c>
  402ddc:	4635      	mov	r5, r6
  402dde:	460c      	mov	r4, r1
  402de0:	4646      	mov	r6, r8
  402de2:	4690      	mov	r8, r2
  402de4:	3301      	adds	r3, #1
  402de6:	443c      	add	r4, r7
  402de8:	2b07      	cmp	r3, #7
  402dea:	9427      	str	r4, [sp, #156]	; 0x9c
  402dec:	9326      	str	r3, [sp, #152]	; 0x98
  402dee:	e888 00a0 	stmia.w	r8, {r5, r7}
  402df2:	f300 8232 	bgt.w	40325a <_svfprintf_r+0xe26>
  402df6:	f108 0808 	add.w	r8, r8, #8
  402dfa:	e4ac      	b.n	402756 <_svfprintf_r+0x322>
  402dfc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402dfe:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402e00:	2b01      	cmp	r3, #1
  402e02:	f340 81fe 	ble.w	403202 <_svfprintf_r+0xdce>
  402e06:	3701      	adds	r7, #1
  402e08:	3401      	adds	r4, #1
  402e0a:	2301      	movs	r3, #1
  402e0c:	2f07      	cmp	r7, #7
  402e0e:	9427      	str	r4, [sp, #156]	; 0x9c
  402e10:	9726      	str	r7, [sp, #152]	; 0x98
  402e12:	f8c8 6000 	str.w	r6, [r8]
  402e16:	f8c8 3004 	str.w	r3, [r8, #4]
  402e1a:	f300 8203 	bgt.w	403224 <_svfprintf_r+0xdf0>
  402e1e:	f108 0808 	add.w	r8, r8, #8
  402e22:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402e24:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  402e26:	f8c8 3000 	str.w	r3, [r8]
  402e2a:	3701      	adds	r7, #1
  402e2c:	4414      	add	r4, r2
  402e2e:	2f07      	cmp	r7, #7
  402e30:	9427      	str	r4, [sp, #156]	; 0x9c
  402e32:	9726      	str	r7, [sp, #152]	; 0x98
  402e34:	f8c8 2004 	str.w	r2, [r8, #4]
  402e38:	f300 8200 	bgt.w	40323c <_svfprintf_r+0xe08>
  402e3c:	f108 0808 	add.w	r8, r8, #8
  402e40:	a815      	add	r0, sp, #84	; 0x54
  402e42:	c80d      	ldmia	r0, {r0, r2, r3}
  402e44:	9914      	ldr	r1, [sp, #80]	; 0x50
  402e46:	f003 f913 	bl	406070 <__aeabi_dcmpeq>
  402e4a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402e4c:	2800      	cmp	r0, #0
  402e4e:	f040 8101 	bne.w	403054 <_svfprintf_r+0xc20>
  402e52:	3b01      	subs	r3, #1
  402e54:	3701      	adds	r7, #1
  402e56:	3601      	adds	r6, #1
  402e58:	441c      	add	r4, r3
  402e5a:	2f07      	cmp	r7, #7
  402e5c:	9726      	str	r7, [sp, #152]	; 0x98
  402e5e:	9427      	str	r4, [sp, #156]	; 0x9c
  402e60:	f8c8 6000 	str.w	r6, [r8]
  402e64:	f8c8 3004 	str.w	r3, [r8, #4]
  402e68:	f300 8127 	bgt.w	4030ba <_svfprintf_r+0xc86>
  402e6c:	f108 0808 	add.w	r8, r8, #8
  402e70:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  402e72:	f8c8 2004 	str.w	r2, [r8, #4]
  402e76:	3701      	adds	r7, #1
  402e78:	4414      	add	r4, r2
  402e7a:	ab21      	add	r3, sp, #132	; 0x84
  402e7c:	2f07      	cmp	r7, #7
  402e7e:	9427      	str	r4, [sp, #156]	; 0x9c
  402e80:	9726      	str	r7, [sp, #152]	; 0x98
  402e82:	f8c8 3000 	str.w	r3, [r8]
  402e86:	f77f acb3 	ble.w	4027f0 <_svfprintf_r+0x3bc>
  402e8a:	aa25      	add	r2, sp, #148	; 0x94
  402e8c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e8e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e90:	f002 fc24 	bl	4056dc <__ssprint_r>
  402e94:	2800      	cmp	r0, #0
  402e96:	f47f ab9f 	bne.w	4025d8 <_svfprintf_r+0x1a4>
  402e9a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e9c:	46c8      	mov	r8, r9
  402e9e:	e4a9      	b.n	4027f4 <_svfprintf_r+0x3c0>
  402ea0:	aa25      	add	r2, sp, #148	; 0x94
  402ea2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ea4:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ea6:	f002 fc19 	bl	4056dc <__ssprint_r>
  402eaa:	2800      	cmp	r0, #0
  402eac:	f43f aceb 	beq.w	402886 <_svfprintf_r+0x452>
  402eb0:	f7ff bb92 	b.w	4025d8 <_svfprintf_r+0x1a4>
  402eb4:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402eb8:	2b01      	cmp	r3, #1
  402eba:	f000 8134 	beq.w	403126 <_svfprintf_r+0xcf2>
  402ebe:	2b02      	cmp	r3, #2
  402ec0:	d125      	bne.n	402f0e <_svfprintf_r+0xada>
  402ec2:	f8cd b01c 	str.w	fp, [sp, #28]
  402ec6:	2400      	movs	r4, #0
  402ec8:	2500      	movs	r5, #0
  402eca:	e61e      	b.n	402b0a <_svfprintf_r+0x6d6>
  402ecc:	aa25      	add	r2, sp, #148	; 0x94
  402ece:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ed0:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ed2:	f002 fc03 	bl	4056dc <__ssprint_r>
  402ed6:	2800      	cmp	r0, #0
  402ed8:	f47f ab7e 	bne.w	4025d8 <_svfprintf_r+0x1a4>
  402edc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ede:	46c8      	mov	r8, r9
  402ee0:	e475      	b.n	4027ce <_svfprintf_r+0x39a>
  402ee2:	aa25      	add	r2, sp, #148	; 0x94
  402ee4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ee6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ee8:	f002 fbf8 	bl	4056dc <__ssprint_r>
  402eec:	2800      	cmp	r0, #0
  402eee:	f47f ab73 	bne.w	4025d8 <_svfprintf_r+0x1a4>
  402ef2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ef4:	46c8      	mov	r8, r9
  402ef6:	e41b      	b.n	402730 <_svfprintf_r+0x2fc>
  402ef8:	aa25      	add	r2, sp, #148	; 0x94
  402efa:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402efc:	980c      	ldr	r0, [sp, #48]	; 0x30
  402efe:	f002 fbed 	bl	4056dc <__ssprint_r>
  402f02:	2800      	cmp	r0, #0
  402f04:	f47f ab68 	bne.w	4025d8 <_svfprintf_r+0x1a4>
  402f08:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f0a:	46c8      	mov	r8, r9
  402f0c:	e420      	b.n	402750 <_svfprintf_r+0x31c>
  402f0e:	f8cd b01c 	str.w	fp, [sp, #28]
  402f12:	2400      	movs	r4, #0
  402f14:	2500      	movs	r5, #0
  402f16:	4649      	mov	r1, r9
  402f18:	e000      	b.n	402f1c <_svfprintf_r+0xae8>
  402f1a:	4631      	mov	r1, r6
  402f1c:	08e2      	lsrs	r2, r4, #3
  402f1e:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402f22:	08e8      	lsrs	r0, r5, #3
  402f24:	f004 0307 	and.w	r3, r4, #7
  402f28:	4605      	mov	r5, r0
  402f2a:	4614      	mov	r4, r2
  402f2c:	3330      	adds	r3, #48	; 0x30
  402f2e:	ea54 0205 	orrs.w	r2, r4, r5
  402f32:	f801 3c01 	strb.w	r3, [r1, #-1]
  402f36:	f101 36ff 	add.w	r6, r1, #4294967295
  402f3a:	d1ee      	bne.n	402f1a <_svfprintf_r+0xae6>
  402f3c:	9a07      	ldr	r2, [sp, #28]
  402f3e:	07d2      	lsls	r2, r2, #31
  402f40:	f57f adf3 	bpl.w	402b2a <_svfprintf_r+0x6f6>
  402f44:	2b30      	cmp	r3, #48	; 0x30
  402f46:	f43f adf0 	beq.w	402b2a <_svfprintf_r+0x6f6>
  402f4a:	3902      	subs	r1, #2
  402f4c:	2330      	movs	r3, #48	; 0x30
  402f4e:	f806 3c01 	strb.w	r3, [r6, #-1]
  402f52:	eba9 0301 	sub.w	r3, r9, r1
  402f56:	930e      	str	r3, [sp, #56]	; 0x38
  402f58:	460e      	mov	r6, r1
  402f5a:	f7ff bb7b 	b.w	402654 <_svfprintf_r+0x220>
  402f5e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402f60:	2900      	cmp	r1, #0
  402f62:	f340 822e 	ble.w	4033c2 <_svfprintf_r+0xf8e>
  402f66:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402f68:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402f6a:	4293      	cmp	r3, r2
  402f6c:	bfa8      	it	ge
  402f6e:	4613      	movge	r3, r2
  402f70:	2b00      	cmp	r3, #0
  402f72:	461f      	mov	r7, r3
  402f74:	dd0d      	ble.n	402f92 <_svfprintf_r+0xb5e>
  402f76:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f78:	f8c8 6000 	str.w	r6, [r8]
  402f7c:	3301      	adds	r3, #1
  402f7e:	443c      	add	r4, r7
  402f80:	2b07      	cmp	r3, #7
  402f82:	9427      	str	r4, [sp, #156]	; 0x9c
  402f84:	f8c8 7004 	str.w	r7, [r8, #4]
  402f88:	9326      	str	r3, [sp, #152]	; 0x98
  402f8a:	f300 831f 	bgt.w	4035cc <_svfprintf_r+0x1198>
  402f8e:	f108 0808 	add.w	r8, r8, #8
  402f92:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402f94:	2f00      	cmp	r7, #0
  402f96:	bfa8      	it	ge
  402f98:	1bdb      	subge	r3, r3, r7
  402f9a:	2b00      	cmp	r3, #0
  402f9c:	461f      	mov	r7, r3
  402f9e:	f340 80d6 	ble.w	40314e <_svfprintf_r+0xd1a>
  402fa2:	2f10      	cmp	r7, #16
  402fa4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402fa6:	4d31      	ldr	r5, [pc, #196]	; (40306c <_svfprintf_r+0xc38>)
  402fa8:	f340 81ed 	ble.w	403386 <_svfprintf_r+0xf52>
  402fac:	4642      	mov	r2, r8
  402fae:	4621      	mov	r1, r4
  402fb0:	46b0      	mov	r8, r6
  402fb2:	f04f 0b10 	mov.w	fp, #16
  402fb6:	462e      	mov	r6, r5
  402fb8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402fba:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402fbc:	e004      	b.n	402fc8 <_svfprintf_r+0xb94>
  402fbe:	3208      	adds	r2, #8
  402fc0:	3f10      	subs	r7, #16
  402fc2:	2f10      	cmp	r7, #16
  402fc4:	f340 81db 	ble.w	40337e <_svfprintf_r+0xf4a>
  402fc8:	3301      	adds	r3, #1
  402fca:	3110      	adds	r1, #16
  402fcc:	2b07      	cmp	r3, #7
  402fce:	9127      	str	r1, [sp, #156]	; 0x9c
  402fd0:	9326      	str	r3, [sp, #152]	; 0x98
  402fd2:	e882 0840 	stmia.w	r2, {r6, fp}
  402fd6:	ddf2      	ble.n	402fbe <_svfprintf_r+0xb8a>
  402fd8:	aa25      	add	r2, sp, #148	; 0x94
  402fda:	4629      	mov	r1, r5
  402fdc:	4620      	mov	r0, r4
  402fde:	f002 fb7d 	bl	4056dc <__ssprint_r>
  402fe2:	2800      	cmp	r0, #0
  402fe4:	f47f aaf8 	bne.w	4025d8 <_svfprintf_r+0x1a4>
  402fe8:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402fea:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402fec:	464a      	mov	r2, r9
  402fee:	e7e7      	b.n	402fc0 <_svfprintf_r+0xb8c>
  402ff0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402ff2:	930e      	str	r3, [sp, #56]	; 0x38
  402ff4:	464e      	mov	r6, r9
  402ff6:	f7ff bb2d 	b.w	402654 <_svfprintf_r+0x220>
  402ffa:	2d00      	cmp	r5, #0
  402ffc:	bf08      	it	eq
  402ffe:	2c0a      	cmpeq	r4, #10
  403000:	f0c0 808f 	bcc.w	403122 <_svfprintf_r+0xcee>
  403004:	464e      	mov	r6, r9
  403006:	4620      	mov	r0, r4
  403008:	4629      	mov	r1, r5
  40300a:	220a      	movs	r2, #10
  40300c:	2300      	movs	r3, #0
  40300e:	f003 f89f 	bl	406150 <__aeabi_uldivmod>
  403012:	3230      	adds	r2, #48	; 0x30
  403014:	f806 2d01 	strb.w	r2, [r6, #-1]!
  403018:	4620      	mov	r0, r4
  40301a:	4629      	mov	r1, r5
  40301c:	2300      	movs	r3, #0
  40301e:	220a      	movs	r2, #10
  403020:	f003 f896 	bl	406150 <__aeabi_uldivmod>
  403024:	4604      	mov	r4, r0
  403026:	460d      	mov	r5, r1
  403028:	ea54 0305 	orrs.w	r3, r4, r5
  40302c:	d1eb      	bne.n	403006 <_svfprintf_r+0xbd2>
  40302e:	eba9 0306 	sub.w	r3, r9, r6
  403032:	930e      	str	r3, [sp, #56]	; 0x38
  403034:	f7ff bb0e 	b.w	402654 <_svfprintf_r+0x220>
  403038:	aa25      	add	r2, sp, #148	; 0x94
  40303a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40303c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40303e:	f002 fb4d 	bl	4056dc <__ssprint_r>
  403042:	2800      	cmp	r0, #0
  403044:	f47f aac8 	bne.w	4025d8 <_svfprintf_r+0x1a4>
  403048:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40304c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40304e:	46c8      	mov	r8, r9
  403050:	f7ff bb5e 	b.w	402710 <_svfprintf_r+0x2dc>
  403054:	1e5e      	subs	r6, r3, #1
  403056:	2e00      	cmp	r6, #0
  403058:	f77f af0a 	ble.w	402e70 <_svfprintf_r+0xa3c>
  40305c:	2e10      	cmp	r6, #16
  40305e:	4d03      	ldr	r5, [pc, #12]	; (40306c <_svfprintf_r+0xc38>)
  403060:	dd22      	ble.n	4030a8 <_svfprintf_r+0xc74>
  403062:	4622      	mov	r2, r4
  403064:	f04f 0b10 	mov.w	fp, #16
  403068:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40306a:	e006      	b.n	40307a <_svfprintf_r+0xc46>
  40306c:	00406f1c 	.word	0x00406f1c
  403070:	3e10      	subs	r6, #16
  403072:	2e10      	cmp	r6, #16
  403074:	f108 0808 	add.w	r8, r8, #8
  403078:	dd15      	ble.n	4030a6 <_svfprintf_r+0xc72>
  40307a:	3701      	adds	r7, #1
  40307c:	3210      	adds	r2, #16
  40307e:	2f07      	cmp	r7, #7
  403080:	9227      	str	r2, [sp, #156]	; 0x9c
  403082:	9726      	str	r7, [sp, #152]	; 0x98
  403084:	e888 0820 	stmia.w	r8, {r5, fp}
  403088:	ddf2      	ble.n	403070 <_svfprintf_r+0xc3c>
  40308a:	aa25      	add	r2, sp, #148	; 0x94
  40308c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40308e:	4620      	mov	r0, r4
  403090:	f002 fb24 	bl	4056dc <__ssprint_r>
  403094:	2800      	cmp	r0, #0
  403096:	f47f aa9f 	bne.w	4025d8 <_svfprintf_r+0x1a4>
  40309a:	3e10      	subs	r6, #16
  40309c:	2e10      	cmp	r6, #16
  40309e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4030a0:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4030a2:	46c8      	mov	r8, r9
  4030a4:	dce9      	bgt.n	40307a <_svfprintf_r+0xc46>
  4030a6:	4614      	mov	r4, r2
  4030a8:	3701      	adds	r7, #1
  4030aa:	4434      	add	r4, r6
  4030ac:	2f07      	cmp	r7, #7
  4030ae:	9427      	str	r4, [sp, #156]	; 0x9c
  4030b0:	9726      	str	r7, [sp, #152]	; 0x98
  4030b2:	e888 0060 	stmia.w	r8, {r5, r6}
  4030b6:	f77f aed9 	ble.w	402e6c <_svfprintf_r+0xa38>
  4030ba:	aa25      	add	r2, sp, #148	; 0x94
  4030bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030be:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030c0:	f002 fb0c 	bl	4056dc <__ssprint_r>
  4030c4:	2800      	cmp	r0, #0
  4030c6:	f47f aa87 	bne.w	4025d8 <_svfprintf_r+0x1a4>
  4030ca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4030cc:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4030ce:	46c8      	mov	r8, r9
  4030d0:	e6ce      	b.n	402e70 <_svfprintf_r+0xa3c>
  4030d2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4030d4:	6814      	ldr	r4, [r2, #0]
  4030d6:	4613      	mov	r3, r2
  4030d8:	3304      	adds	r3, #4
  4030da:	17e5      	asrs	r5, r4, #31
  4030dc:	930f      	str	r3, [sp, #60]	; 0x3c
  4030de:	4622      	mov	r2, r4
  4030e0:	462b      	mov	r3, r5
  4030e2:	e4fa      	b.n	402ada <_svfprintf_r+0x6a6>
  4030e4:	3204      	adds	r2, #4
  4030e6:	681c      	ldr	r4, [r3, #0]
  4030e8:	920f      	str	r2, [sp, #60]	; 0x3c
  4030ea:	2301      	movs	r3, #1
  4030ec:	2500      	movs	r5, #0
  4030ee:	f7ff ba94 	b.w	40261a <_svfprintf_r+0x1e6>
  4030f2:	681c      	ldr	r4, [r3, #0]
  4030f4:	3304      	adds	r3, #4
  4030f6:	930f      	str	r3, [sp, #60]	; 0x3c
  4030f8:	2500      	movs	r5, #0
  4030fa:	e421      	b.n	402940 <_svfprintf_r+0x50c>
  4030fc:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4030fe:	460a      	mov	r2, r1
  403100:	3204      	adds	r2, #4
  403102:	680c      	ldr	r4, [r1, #0]
  403104:	920f      	str	r2, [sp, #60]	; 0x3c
  403106:	2500      	movs	r5, #0
  403108:	f7ff ba87 	b.w	40261a <_svfprintf_r+0x1e6>
  40310c:	4614      	mov	r4, r2
  40310e:	3301      	adds	r3, #1
  403110:	4434      	add	r4, r6
  403112:	2b07      	cmp	r3, #7
  403114:	9427      	str	r4, [sp, #156]	; 0x9c
  403116:	9326      	str	r3, [sp, #152]	; 0x98
  403118:	e888 0060 	stmia.w	r8, {r5, r6}
  40311c:	f77f ab68 	ble.w	4027f0 <_svfprintf_r+0x3bc>
  403120:	e6b3      	b.n	402e8a <_svfprintf_r+0xa56>
  403122:	f8dd b01c 	ldr.w	fp, [sp, #28]
  403126:	f8cd b01c 	str.w	fp, [sp, #28]
  40312a:	ae42      	add	r6, sp, #264	; 0x108
  40312c:	3430      	adds	r4, #48	; 0x30
  40312e:	2301      	movs	r3, #1
  403130:	f806 4d41 	strb.w	r4, [r6, #-65]!
  403134:	930e      	str	r3, [sp, #56]	; 0x38
  403136:	f7ff ba8d 	b.w	402654 <_svfprintf_r+0x220>
  40313a:	aa25      	add	r2, sp, #148	; 0x94
  40313c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40313e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403140:	f002 facc 	bl	4056dc <__ssprint_r>
  403144:	2800      	cmp	r0, #0
  403146:	f47f aa47 	bne.w	4025d8 <_svfprintf_r+0x1a4>
  40314a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40314c:	46c8      	mov	r8, r9
  40314e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403150:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403152:	429a      	cmp	r2, r3
  403154:	db44      	blt.n	4031e0 <_svfprintf_r+0xdac>
  403156:	9b07      	ldr	r3, [sp, #28]
  403158:	07d9      	lsls	r1, r3, #31
  40315a:	d441      	bmi.n	4031e0 <_svfprintf_r+0xdac>
  40315c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40315e:	9812      	ldr	r0, [sp, #72]	; 0x48
  403160:	1a9a      	subs	r2, r3, r2
  403162:	1a1d      	subs	r5, r3, r0
  403164:	4295      	cmp	r5, r2
  403166:	bfa8      	it	ge
  403168:	4615      	movge	r5, r2
  40316a:	2d00      	cmp	r5, #0
  40316c:	dd0e      	ble.n	40318c <_svfprintf_r+0xd58>
  40316e:	9926      	ldr	r1, [sp, #152]	; 0x98
  403170:	f8c8 5004 	str.w	r5, [r8, #4]
  403174:	3101      	adds	r1, #1
  403176:	4406      	add	r6, r0
  403178:	442c      	add	r4, r5
  40317a:	2907      	cmp	r1, #7
  40317c:	f8c8 6000 	str.w	r6, [r8]
  403180:	9427      	str	r4, [sp, #156]	; 0x9c
  403182:	9126      	str	r1, [sp, #152]	; 0x98
  403184:	f300 823b 	bgt.w	4035fe <_svfprintf_r+0x11ca>
  403188:	f108 0808 	add.w	r8, r8, #8
  40318c:	2d00      	cmp	r5, #0
  40318e:	bfac      	ite	ge
  403190:	1b56      	subge	r6, r2, r5
  403192:	4616      	movlt	r6, r2
  403194:	2e00      	cmp	r6, #0
  403196:	f77f ab2d 	ble.w	4027f4 <_svfprintf_r+0x3c0>
  40319a:	2e10      	cmp	r6, #16
  40319c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40319e:	4db0      	ldr	r5, [pc, #704]	; (403460 <_svfprintf_r+0x102c>)
  4031a0:	ddb5      	ble.n	40310e <_svfprintf_r+0xcda>
  4031a2:	4622      	mov	r2, r4
  4031a4:	2710      	movs	r7, #16
  4031a6:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4031aa:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4031ac:	e004      	b.n	4031b8 <_svfprintf_r+0xd84>
  4031ae:	f108 0808 	add.w	r8, r8, #8
  4031b2:	3e10      	subs	r6, #16
  4031b4:	2e10      	cmp	r6, #16
  4031b6:	dda9      	ble.n	40310c <_svfprintf_r+0xcd8>
  4031b8:	3301      	adds	r3, #1
  4031ba:	3210      	adds	r2, #16
  4031bc:	2b07      	cmp	r3, #7
  4031be:	9227      	str	r2, [sp, #156]	; 0x9c
  4031c0:	9326      	str	r3, [sp, #152]	; 0x98
  4031c2:	e888 00a0 	stmia.w	r8, {r5, r7}
  4031c6:	ddf2      	ble.n	4031ae <_svfprintf_r+0xd7a>
  4031c8:	aa25      	add	r2, sp, #148	; 0x94
  4031ca:	4621      	mov	r1, r4
  4031cc:	4658      	mov	r0, fp
  4031ce:	f002 fa85 	bl	4056dc <__ssprint_r>
  4031d2:	2800      	cmp	r0, #0
  4031d4:	f47f aa00 	bne.w	4025d8 <_svfprintf_r+0x1a4>
  4031d8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4031da:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4031dc:	46c8      	mov	r8, r9
  4031de:	e7e8      	b.n	4031b2 <_svfprintf_r+0xd7e>
  4031e0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4031e2:	9819      	ldr	r0, [sp, #100]	; 0x64
  4031e4:	991a      	ldr	r1, [sp, #104]	; 0x68
  4031e6:	f8c8 1000 	str.w	r1, [r8]
  4031ea:	3301      	adds	r3, #1
  4031ec:	4404      	add	r4, r0
  4031ee:	2b07      	cmp	r3, #7
  4031f0:	9427      	str	r4, [sp, #156]	; 0x9c
  4031f2:	f8c8 0004 	str.w	r0, [r8, #4]
  4031f6:	9326      	str	r3, [sp, #152]	; 0x98
  4031f8:	f300 81f5 	bgt.w	4035e6 <_svfprintf_r+0x11b2>
  4031fc:	f108 0808 	add.w	r8, r8, #8
  403200:	e7ac      	b.n	40315c <_svfprintf_r+0xd28>
  403202:	9b07      	ldr	r3, [sp, #28]
  403204:	07da      	lsls	r2, r3, #31
  403206:	f53f adfe 	bmi.w	402e06 <_svfprintf_r+0x9d2>
  40320a:	3701      	adds	r7, #1
  40320c:	3401      	adds	r4, #1
  40320e:	2301      	movs	r3, #1
  403210:	2f07      	cmp	r7, #7
  403212:	9427      	str	r4, [sp, #156]	; 0x9c
  403214:	9726      	str	r7, [sp, #152]	; 0x98
  403216:	f8c8 6000 	str.w	r6, [r8]
  40321a:	f8c8 3004 	str.w	r3, [r8, #4]
  40321e:	f77f ae25 	ble.w	402e6c <_svfprintf_r+0xa38>
  403222:	e74a      	b.n	4030ba <_svfprintf_r+0xc86>
  403224:	aa25      	add	r2, sp, #148	; 0x94
  403226:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403228:	980c      	ldr	r0, [sp, #48]	; 0x30
  40322a:	f002 fa57 	bl	4056dc <__ssprint_r>
  40322e:	2800      	cmp	r0, #0
  403230:	f47f a9d2 	bne.w	4025d8 <_svfprintf_r+0x1a4>
  403234:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403236:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403238:	46c8      	mov	r8, r9
  40323a:	e5f2      	b.n	402e22 <_svfprintf_r+0x9ee>
  40323c:	aa25      	add	r2, sp, #148	; 0x94
  40323e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403240:	980c      	ldr	r0, [sp, #48]	; 0x30
  403242:	f002 fa4b 	bl	4056dc <__ssprint_r>
  403246:	2800      	cmp	r0, #0
  403248:	f47f a9c6 	bne.w	4025d8 <_svfprintf_r+0x1a4>
  40324c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40324e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403250:	46c8      	mov	r8, r9
  403252:	e5f5      	b.n	402e40 <_svfprintf_r+0xa0c>
  403254:	464e      	mov	r6, r9
  403256:	f7ff b9fd 	b.w	402654 <_svfprintf_r+0x220>
  40325a:	aa25      	add	r2, sp, #148	; 0x94
  40325c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40325e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403260:	f002 fa3c 	bl	4056dc <__ssprint_r>
  403264:	2800      	cmp	r0, #0
  403266:	f47f a9b7 	bne.w	4025d8 <_svfprintf_r+0x1a4>
  40326a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40326c:	46c8      	mov	r8, r9
  40326e:	f7ff ba72 	b.w	402756 <_svfprintf_r+0x322>
  403272:	9c15      	ldr	r4, [sp, #84]	; 0x54
  403274:	4622      	mov	r2, r4
  403276:	4620      	mov	r0, r4
  403278:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40327a:	4623      	mov	r3, r4
  40327c:	4621      	mov	r1, r4
  40327e:	f002 ff29 	bl	4060d4 <__aeabi_dcmpun>
  403282:	2800      	cmp	r0, #0
  403284:	f040 8286 	bne.w	403794 <_svfprintf_r+0x1360>
  403288:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40328a:	3301      	adds	r3, #1
  40328c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40328e:	f023 0320 	bic.w	r3, r3, #32
  403292:	930e      	str	r3, [sp, #56]	; 0x38
  403294:	f000 81e2 	beq.w	40365c <_svfprintf_r+0x1228>
  403298:	2b47      	cmp	r3, #71	; 0x47
  40329a:	f000 811e 	beq.w	4034da <_svfprintf_r+0x10a6>
  40329e:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  4032a2:	9307      	str	r3, [sp, #28]
  4032a4:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4032a6:	1e1f      	subs	r7, r3, #0
  4032a8:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4032aa:	9308      	str	r3, [sp, #32]
  4032ac:	bfbb      	ittet	lt
  4032ae:	463b      	movlt	r3, r7
  4032b0:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  4032b4:	2300      	movge	r3, #0
  4032b6:	232d      	movlt	r3, #45	; 0x2d
  4032b8:	9310      	str	r3, [sp, #64]	; 0x40
  4032ba:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4032bc:	2b66      	cmp	r3, #102	; 0x66
  4032be:	f000 81bb 	beq.w	403638 <_svfprintf_r+0x1204>
  4032c2:	2b46      	cmp	r3, #70	; 0x46
  4032c4:	f000 80df 	beq.w	403486 <_svfprintf_r+0x1052>
  4032c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4032ca:	9a08      	ldr	r2, [sp, #32]
  4032cc:	2b45      	cmp	r3, #69	; 0x45
  4032ce:	bf0c      	ite	eq
  4032d0:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  4032d2:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  4032d4:	a823      	add	r0, sp, #140	; 0x8c
  4032d6:	a920      	add	r1, sp, #128	; 0x80
  4032d8:	bf08      	it	eq
  4032da:	1c5d      	addeq	r5, r3, #1
  4032dc:	9004      	str	r0, [sp, #16]
  4032de:	9103      	str	r1, [sp, #12]
  4032e0:	a81f      	add	r0, sp, #124	; 0x7c
  4032e2:	2102      	movs	r1, #2
  4032e4:	463b      	mov	r3, r7
  4032e6:	9002      	str	r0, [sp, #8]
  4032e8:	9501      	str	r5, [sp, #4]
  4032ea:	9100      	str	r1, [sp, #0]
  4032ec:	980c      	ldr	r0, [sp, #48]	; 0x30
  4032ee:	f000 fb73 	bl	4039d8 <_dtoa_r>
  4032f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4032f4:	2b67      	cmp	r3, #103	; 0x67
  4032f6:	4606      	mov	r6, r0
  4032f8:	f040 81e0 	bne.w	4036bc <_svfprintf_r+0x1288>
  4032fc:	f01b 0f01 	tst.w	fp, #1
  403300:	f000 8246 	beq.w	403790 <_svfprintf_r+0x135c>
  403304:	1974      	adds	r4, r6, r5
  403306:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403308:	9808      	ldr	r0, [sp, #32]
  40330a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40330c:	4639      	mov	r1, r7
  40330e:	f002 feaf 	bl	406070 <__aeabi_dcmpeq>
  403312:	2800      	cmp	r0, #0
  403314:	f040 8165 	bne.w	4035e2 <_svfprintf_r+0x11ae>
  403318:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40331a:	42a3      	cmp	r3, r4
  40331c:	d206      	bcs.n	40332c <_svfprintf_r+0xef8>
  40331e:	2130      	movs	r1, #48	; 0x30
  403320:	1c5a      	adds	r2, r3, #1
  403322:	9223      	str	r2, [sp, #140]	; 0x8c
  403324:	7019      	strb	r1, [r3, #0]
  403326:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403328:	429c      	cmp	r4, r3
  40332a:	d8f9      	bhi.n	403320 <_svfprintf_r+0xeec>
  40332c:	1b9b      	subs	r3, r3, r6
  40332e:	9313      	str	r3, [sp, #76]	; 0x4c
  403330:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403332:	2b47      	cmp	r3, #71	; 0x47
  403334:	f000 80e9 	beq.w	40350a <_svfprintf_r+0x10d6>
  403338:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40333a:	2b65      	cmp	r3, #101	; 0x65
  40333c:	f340 81cd 	ble.w	4036da <_svfprintf_r+0x12a6>
  403340:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403342:	2b66      	cmp	r3, #102	; 0x66
  403344:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403346:	9312      	str	r3, [sp, #72]	; 0x48
  403348:	f000 819e 	beq.w	403688 <_svfprintf_r+0x1254>
  40334c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40334e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403350:	4619      	mov	r1, r3
  403352:	4291      	cmp	r1, r2
  403354:	f300 818a 	bgt.w	40366c <_svfprintf_r+0x1238>
  403358:	f01b 0f01 	tst.w	fp, #1
  40335c:	f040 8213 	bne.w	403786 <_svfprintf_r+0x1352>
  403360:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  403364:	9308      	str	r3, [sp, #32]
  403366:	2367      	movs	r3, #103	; 0x67
  403368:	920e      	str	r2, [sp, #56]	; 0x38
  40336a:	9311      	str	r3, [sp, #68]	; 0x44
  40336c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40336e:	2b00      	cmp	r3, #0
  403370:	f040 80c4 	bne.w	4034fc <_svfprintf_r+0x10c8>
  403374:	930a      	str	r3, [sp, #40]	; 0x28
  403376:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40337a:	f7ff b973 	b.w	402664 <_svfprintf_r+0x230>
  40337e:	4635      	mov	r5, r6
  403380:	460c      	mov	r4, r1
  403382:	4646      	mov	r6, r8
  403384:	4690      	mov	r8, r2
  403386:	3301      	adds	r3, #1
  403388:	443c      	add	r4, r7
  40338a:	2b07      	cmp	r3, #7
  40338c:	9427      	str	r4, [sp, #156]	; 0x9c
  40338e:	9326      	str	r3, [sp, #152]	; 0x98
  403390:	e888 00a0 	stmia.w	r8, {r5, r7}
  403394:	f73f aed1 	bgt.w	40313a <_svfprintf_r+0xd06>
  403398:	f108 0808 	add.w	r8, r8, #8
  40339c:	e6d7      	b.n	40314e <_svfprintf_r+0xd1a>
  40339e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4033a0:	6813      	ldr	r3, [r2, #0]
  4033a2:	3204      	adds	r2, #4
  4033a4:	920f      	str	r2, [sp, #60]	; 0x3c
  4033a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4033a8:	601a      	str	r2, [r3, #0]
  4033aa:	f7ff b86a 	b.w	402482 <_svfprintf_r+0x4e>
  4033ae:	aa25      	add	r2, sp, #148	; 0x94
  4033b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4033b2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4033b4:	f002 f992 	bl	4056dc <__ssprint_r>
  4033b8:	2800      	cmp	r0, #0
  4033ba:	f47f a90d 	bne.w	4025d8 <_svfprintf_r+0x1a4>
  4033be:	46c8      	mov	r8, r9
  4033c0:	e48d      	b.n	402cde <_svfprintf_r+0x8aa>
  4033c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4033c4:	4a27      	ldr	r2, [pc, #156]	; (403464 <_svfprintf_r+0x1030>)
  4033c6:	f8c8 2000 	str.w	r2, [r8]
  4033ca:	3301      	adds	r3, #1
  4033cc:	3401      	adds	r4, #1
  4033ce:	2201      	movs	r2, #1
  4033d0:	2b07      	cmp	r3, #7
  4033d2:	9427      	str	r4, [sp, #156]	; 0x9c
  4033d4:	9326      	str	r3, [sp, #152]	; 0x98
  4033d6:	f8c8 2004 	str.w	r2, [r8, #4]
  4033da:	dc72      	bgt.n	4034c2 <_svfprintf_r+0x108e>
  4033dc:	f108 0808 	add.w	r8, r8, #8
  4033e0:	b929      	cbnz	r1, 4033ee <_svfprintf_r+0xfba>
  4033e2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4033e4:	b91b      	cbnz	r3, 4033ee <_svfprintf_r+0xfba>
  4033e6:	9b07      	ldr	r3, [sp, #28]
  4033e8:	07d8      	lsls	r0, r3, #31
  4033ea:	f57f aa03 	bpl.w	4027f4 <_svfprintf_r+0x3c0>
  4033ee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4033f0:	9819      	ldr	r0, [sp, #100]	; 0x64
  4033f2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4033f4:	f8c8 2000 	str.w	r2, [r8]
  4033f8:	3301      	adds	r3, #1
  4033fa:	4602      	mov	r2, r0
  4033fc:	4422      	add	r2, r4
  4033fe:	2b07      	cmp	r3, #7
  403400:	9227      	str	r2, [sp, #156]	; 0x9c
  403402:	f8c8 0004 	str.w	r0, [r8, #4]
  403406:	9326      	str	r3, [sp, #152]	; 0x98
  403408:	f300 818d 	bgt.w	403726 <_svfprintf_r+0x12f2>
  40340c:	f108 0808 	add.w	r8, r8, #8
  403410:	2900      	cmp	r1, #0
  403412:	f2c0 8165 	blt.w	4036e0 <_svfprintf_r+0x12ac>
  403416:	9913      	ldr	r1, [sp, #76]	; 0x4c
  403418:	f8c8 6000 	str.w	r6, [r8]
  40341c:	3301      	adds	r3, #1
  40341e:	188c      	adds	r4, r1, r2
  403420:	2b07      	cmp	r3, #7
  403422:	9427      	str	r4, [sp, #156]	; 0x9c
  403424:	9326      	str	r3, [sp, #152]	; 0x98
  403426:	f8c8 1004 	str.w	r1, [r8, #4]
  40342a:	f77f a9e1 	ble.w	4027f0 <_svfprintf_r+0x3bc>
  40342e:	e52c      	b.n	402e8a <_svfprintf_r+0xa56>
  403430:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403432:	9909      	ldr	r1, [sp, #36]	; 0x24
  403434:	6813      	ldr	r3, [r2, #0]
  403436:	17cd      	asrs	r5, r1, #31
  403438:	4608      	mov	r0, r1
  40343a:	3204      	adds	r2, #4
  40343c:	4629      	mov	r1, r5
  40343e:	920f      	str	r2, [sp, #60]	; 0x3c
  403440:	e9c3 0100 	strd	r0, r1, [r3]
  403444:	f7ff b81d 	b.w	402482 <_svfprintf_r+0x4e>
  403448:	aa25      	add	r2, sp, #148	; 0x94
  40344a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40344c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40344e:	f002 f945 	bl	4056dc <__ssprint_r>
  403452:	2800      	cmp	r0, #0
  403454:	f47f a8c0 	bne.w	4025d8 <_svfprintf_r+0x1a4>
  403458:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40345a:	46c8      	mov	r8, r9
  40345c:	e458      	b.n	402d10 <_svfprintf_r+0x8dc>
  40345e:	bf00      	nop
  403460:	00406f1c 	.word	0x00406f1c
  403464:	00406f08 	.word	0x00406f08
  403468:	2140      	movs	r1, #64	; 0x40
  40346a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40346c:	f001 fa0a 	bl	404884 <_malloc_r>
  403470:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403472:	6010      	str	r0, [r2, #0]
  403474:	6110      	str	r0, [r2, #16]
  403476:	2800      	cmp	r0, #0
  403478:	f000 81f2 	beq.w	403860 <_svfprintf_r+0x142c>
  40347c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40347e:	2340      	movs	r3, #64	; 0x40
  403480:	6153      	str	r3, [r2, #20]
  403482:	f7fe bfee 	b.w	402462 <_svfprintf_r+0x2e>
  403486:	a823      	add	r0, sp, #140	; 0x8c
  403488:	a920      	add	r1, sp, #128	; 0x80
  40348a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40348c:	9004      	str	r0, [sp, #16]
  40348e:	9103      	str	r1, [sp, #12]
  403490:	a81f      	add	r0, sp, #124	; 0x7c
  403492:	2103      	movs	r1, #3
  403494:	9002      	str	r0, [sp, #8]
  403496:	9a08      	ldr	r2, [sp, #32]
  403498:	9401      	str	r4, [sp, #4]
  40349a:	463b      	mov	r3, r7
  40349c:	9100      	str	r1, [sp, #0]
  40349e:	980c      	ldr	r0, [sp, #48]	; 0x30
  4034a0:	f000 fa9a 	bl	4039d8 <_dtoa_r>
  4034a4:	4625      	mov	r5, r4
  4034a6:	4606      	mov	r6, r0
  4034a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4034aa:	2b46      	cmp	r3, #70	; 0x46
  4034ac:	eb06 0405 	add.w	r4, r6, r5
  4034b0:	f47f af29 	bne.w	403306 <_svfprintf_r+0xed2>
  4034b4:	7833      	ldrb	r3, [r6, #0]
  4034b6:	2b30      	cmp	r3, #48	; 0x30
  4034b8:	f000 8178 	beq.w	4037ac <_svfprintf_r+0x1378>
  4034bc:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  4034be:	442c      	add	r4, r5
  4034c0:	e721      	b.n	403306 <_svfprintf_r+0xed2>
  4034c2:	aa25      	add	r2, sp, #148	; 0x94
  4034c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4034c6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4034c8:	f002 f908 	bl	4056dc <__ssprint_r>
  4034cc:	2800      	cmp	r0, #0
  4034ce:	f47f a883 	bne.w	4025d8 <_svfprintf_r+0x1a4>
  4034d2:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4034d4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4034d6:	46c8      	mov	r8, r9
  4034d8:	e782      	b.n	4033e0 <_svfprintf_r+0xfac>
  4034da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4034dc:	2b00      	cmp	r3, #0
  4034de:	bf08      	it	eq
  4034e0:	2301      	moveq	r3, #1
  4034e2:	930a      	str	r3, [sp, #40]	; 0x28
  4034e4:	e6db      	b.n	40329e <_svfprintf_r+0xe6a>
  4034e6:	4630      	mov	r0, r6
  4034e8:	940a      	str	r4, [sp, #40]	; 0x28
  4034ea:	f002 f889 	bl	405600 <strlen>
  4034ee:	950f      	str	r5, [sp, #60]	; 0x3c
  4034f0:	900e      	str	r0, [sp, #56]	; 0x38
  4034f2:	f8cd b01c 	str.w	fp, [sp, #28]
  4034f6:	4603      	mov	r3, r0
  4034f8:	f7ff b9f9 	b.w	4028ee <_svfprintf_r+0x4ba>
  4034fc:	272d      	movs	r7, #45	; 0x2d
  4034fe:	2300      	movs	r3, #0
  403500:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403504:	930a      	str	r3, [sp, #40]	; 0x28
  403506:	f7ff b8ae 	b.w	402666 <_svfprintf_r+0x232>
  40350a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40350c:	9312      	str	r3, [sp, #72]	; 0x48
  40350e:	461a      	mov	r2, r3
  403510:	3303      	adds	r3, #3
  403512:	db04      	blt.n	40351e <_svfprintf_r+0x10ea>
  403514:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403516:	4619      	mov	r1, r3
  403518:	4291      	cmp	r1, r2
  40351a:	f6bf af17 	bge.w	40334c <_svfprintf_r+0xf18>
  40351e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403520:	3b02      	subs	r3, #2
  403522:	9311      	str	r3, [sp, #68]	; 0x44
  403524:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  403528:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  40352c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40352e:	3b01      	subs	r3, #1
  403530:	2b00      	cmp	r3, #0
  403532:	931f      	str	r3, [sp, #124]	; 0x7c
  403534:	bfbd      	ittte	lt
  403536:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  403538:	f1c3 0301 	rsblt	r3, r3, #1
  40353c:	222d      	movlt	r2, #45	; 0x2d
  40353e:	222b      	movge	r2, #43	; 0x2b
  403540:	2b09      	cmp	r3, #9
  403542:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  403546:	f340 8116 	ble.w	403776 <_svfprintf_r+0x1342>
  40354a:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  40354e:	4620      	mov	r0, r4
  403550:	4dab      	ldr	r5, [pc, #684]	; (403800 <_svfprintf_r+0x13cc>)
  403552:	e000      	b.n	403556 <_svfprintf_r+0x1122>
  403554:	4610      	mov	r0, r2
  403556:	fb85 1203 	smull	r1, r2, r5, r3
  40355a:	17d9      	asrs	r1, r3, #31
  40355c:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  403560:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  403564:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  403568:	3230      	adds	r2, #48	; 0x30
  40356a:	2909      	cmp	r1, #9
  40356c:	f800 2c01 	strb.w	r2, [r0, #-1]
  403570:	460b      	mov	r3, r1
  403572:	f100 32ff 	add.w	r2, r0, #4294967295
  403576:	dced      	bgt.n	403554 <_svfprintf_r+0x1120>
  403578:	3330      	adds	r3, #48	; 0x30
  40357a:	3802      	subs	r0, #2
  40357c:	b2d9      	uxtb	r1, r3
  40357e:	4284      	cmp	r4, r0
  403580:	f802 1c01 	strb.w	r1, [r2, #-1]
  403584:	f240 8165 	bls.w	403852 <_svfprintf_r+0x141e>
  403588:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  40358c:	4613      	mov	r3, r2
  40358e:	e001      	b.n	403594 <_svfprintf_r+0x1160>
  403590:	f813 1b01 	ldrb.w	r1, [r3], #1
  403594:	f800 1b01 	strb.w	r1, [r0], #1
  403598:	42a3      	cmp	r3, r4
  40359a:	d1f9      	bne.n	403590 <_svfprintf_r+0x115c>
  40359c:	3301      	adds	r3, #1
  40359e:	1a9b      	subs	r3, r3, r2
  4035a0:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  4035a4:	4413      	add	r3, r2
  4035a6:	aa21      	add	r2, sp, #132	; 0x84
  4035a8:	1a9b      	subs	r3, r3, r2
  4035aa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4035ac:	931b      	str	r3, [sp, #108]	; 0x6c
  4035ae:	2a01      	cmp	r2, #1
  4035b0:	4413      	add	r3, r2
  4035b2:	930e      	str	r3, [sp, #56]	; 0x38
  4035b4:	f340 8119 	ble.w	4037ea <_svfprintf_r+0x13b6>
  4035b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4035ba:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4035bc:	4413      	add	r3, r2
  4035be:	930e      	str	r3, [sp, #56]	; 0x38
  4035c0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4035c4:	9308      	str	r3, [sp, #32]
  4035c6:	2300      	movs	r3, #0
  4035c8:	9312      	str	r3, [sp, #72]	; 0x48
  4035ca:	e6cf      	b.n	40336c <_svfprintf_r+0xf38>
  4035cc:	aa25      	add	r2, sp, #148	; 0x94
  4035ce:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4035d0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4035d2:	f002 f883 	bl	4056dc <__ssprint_r>
  4035d6:	2800      	cmp	r0, #0
  4035d8:	f47e affe 	bne.w	4025d8 <_svfprintf_r+0x1a4>
  4035dc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4035de:	46c8      	mov	r8, r9
  4035e0:	e4d7      	b.n	402f92 <_svfprintf_r+0xb5e>
  4035e2:	4623      	mov	r3, r4
  4035e4:	e6a2      	b.n	40332c <_svfprintf_r+0xef8>
  4035e6:	aa25      	add	r2, sp, #148	; 0x94
  4035e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4035ea:	980c      	ldr	r0, [sp, #48]	; 0x30
  4035ec:	f002 f876 	bl	4056dc <__ssprint_r>
  4035f0:	2800      	cmp	r0, #0
  4035f2:	f47e aff1 	bne.w	4025d8 <_svfprintf_r+0x1a4>
  4035f6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4035f8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4035fa:	46c8      	mov	r8, r9
  4035fc:	e5ae      	b.n	40315c <_svfprintf_r+0xd28>
  4035fe:	aa25      	add	r2, sp, #148	; 0x94
  403600:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403602:	980c      	ldr	r0, [sp, #48]	; 0x30
  403604:	f002 f86a 	bl	4056dc <__ssprint_r>
  403608:	2800      	cmp	r0, #0
  40360a:	f47e afe5 	bne.w	4025d8 <_svfprintf_r+0x1a4>
  40360e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403610:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403612:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403614:	1a9a      	subs	r2, r3, r2
  403616:	46c8      	mov	r8, r9
  403618:	e5b8      	b.n	40318c <_svfprintf_r+0xd58>
  40361a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40361c:	9612      	str	r6, [sp, #72]	; 0x48
  40361e:	2b06      	cmp	r3, #6
  403620:	bf28      	it	cs
  403622:	2306      	movcs	r3, #6
  403624:	960a      	str	r6, [sp, #40]	; 0x28
  403626:	4637      	mov	r7, r6
  403628:	9308      	str	r3, [sp, #32]
  40362a:	950f      	str	r5, [sp, #60]	; 0x3c
  40362c:	f8cd b01c 	str.w	fp, [sp, #28]
  403630:	930e      	str	r3, [sp, #56]	; 0x38
  403632:	4e74      	ldr	r6, [pc, #464]	; (403804 <_svfprintf_r+0x13d0>)
  403634:	f7ff b816 	b.w	402664 <_svfprintf_r+0x230>
  403638:	a823      	add	r0, sp, #140	; 0x8c
  40363a:	a920      	add	r1, sp, #128	; 0x80
  40363c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40363e:	9004      	str	r0, [sp, #16]
  403640:	9103      	str	r1, [sp, #12]
  403642:	a81f      	add	r0, sp, #124	; 0x7c
  403644:	2103      	movs	r1, #3
  403646:	9002      	str	r0, [sp, #8]
  403648:	9a08      	ldr	r2, [sp, #32]
  40364a:	9501      	str	r5, [sp, #4]
  40364c:	463b      	mov	r3, r7
  40364e:	9100      	str	r1, [sp, #0]
  403650:	980c      	ldr	r0, [sp, #48]	; 0x30
  403652:	f000 f9c1 	bl	4039d8 <_dtoa_r>
  403656:	4606      	mov	r6, r0
  403658:	1944      	adds	r4, r0, r5
  40365a:	e72b      	b.n	4034b4 <_svfprintf_r+0x1080>
  40365c:	2306      	movs	r3, #6
  40365e:	930a      	str	r3, [sp, #40]	; 0x28
  403660:	e61d      	b.n	40329e <_svfprintf_r+0xe6a>
  403662:	272d      	movs	r7, #45	; 0x2d
  403664:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403668:	f7ff bacd 	b.w	402c06 <_svfprintf_r+0x7d2>
  40366c:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40366e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403670:	4413      	add	r3, r2
  403672:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403674:	930e      	str	r3, [sp, #56]	; 0x38
  403676:	2a00      	cmp	r2, #0
  403678:	f340 80b0 	ble.w	4037dc <_svfprintf_r+0x13a8>
  40367c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403680:	9308      	str	r3, [sp, #32]
  403682:	2367      	movs	r3, #103	; 0x67
  403684:	9311      	str	r3, [sp, #68]	; 0x44
  403686:	e671      	b.n	40336c <_svfprintf_r+0xf38>
  403688:	2b00      	cmp	r3, #0
  40368a:	f340 80c3 	ble.w	403814 <_svfprintf_r+0x13e0>
  40368e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403690:	2a00      	cmp	r2, #0
  403692:	f040 8099 	bne.w	4037c8 <_svfprintf_r+0x1394>
  403696:	f01b 0f01 	tst.w	fp, #1
  40369a:	f040 8095 	bne.w	4037c8 <_svfprintf_r+0x1394>
  40369e:	9308      	str	r3, [sp, #32]
  4036a0:	930e      	str	r3, [sp, #56]	; 0x38
  4036a2:	e663      	b.n	40336c <_svfprintf_r+0xf38>
  4036a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4036a6:	9308      	str	r3, [sp, #32]
  4036a8:	930e      	str	r3, [sp, #56]	; 0x38
  4036aa:	900a      	str	r0, [sp, #40]	; 0x28
  4036ac:	950f      	str	r5, [sp, #60]	; 0x3c
  4036ae:	f8cd b01c 	str.w	fp, [sp, #28]
  4036b2:	9012      	str	r0, [sp, #72]	; 0x48
  4036b4:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4036b8:	f7fe bfd4 	b.w	402664 <_svfprintf_r+0x230>
  4036bc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4036be:	2b47      	cmp	r3, #71	; 0x47
  4036c0:	f47f ae20 	bne.w	403304 <_svfprintf_r+0xed0>
  4036c4:	f01b 0f01 	tst.w	fp, #1
  4036c8:	f47f aeee 	bne.w	4034a8 <_svfprintf_r+0x1074>
  4036cc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4036ce:	1b9b      	subs	r3, r3, r6
  4036d0:	9313      	str	r3, [sp, #76]	; 0x4c
  4036d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4036d4:	2b47      	cmp	r3, #71	; 0x47
  4036d6:	f43f af18 	beq.w	40350a <_svfprintf_r+0x10d6>
  4036da:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4036dc:	9312      	str	r3, [sp, #72]	; 0x48
  4036de:	e721      	b.n	403524 <_svfprintf_r+0x10f0>
  4036e0:	424f      	negs	r7, r1
  4036e2:	3110      	adds	r1, #16
  4036e4:	4d48      	ldr	r5, [pc, #288]	; (403808 <_svfprintf_r+0x13d4>)
  4036e6:	da2f      	bge.n	403748 <_svfprintf_r+0x1314>
  4036e8:	2410      	movs	r4, #16
  4036ea:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4036ee:	e004      	b.n	4036fa <_svfprintf_r+0x12c6>
  4036f0:	f108 0808 	add.w	r8, r8, #8
  4036f4:	3f10      	subs	r7, #16
  4036f6:	2f10      	cmp	r7, #16
  4036f8:	dd26      	ble.n	403748 <_svfprintf_r+0x1314>
  4036fa:	3301      	adds	r3, #1
  4036fc:	3210      	adds	r2, #16
  4036fe:	2b07      	cmp	r3, #7
  403700:	9227      	str	r2, [sp, #156]	; 0x9c
  403702:	9326      	str	r3, [sp, #152]	; 0x98
  403704:	f8c8 5000 	str.w	r5, [r8]
  403708:	f8c8 4004 	str.w	r4, [r8, #4]
  40370c:	ddf0      	ble.n	4036f0 <_svfprintf_r+0x12bc>
  40370e:	aa25      	add	r2, sp, #148	; 0x94
  403710:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403712:	4658      	mov	r0, fp
  403714:	f001 ffe2 	bl	4056dc <__ssprint_r>
  403718:	2800      	cmp	r0, #0
  40371a:	f47e af5d 	bne.w	4025d8 <_svfprintf_r+0x1a4>
  40371e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403720:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403722:	46c8      	mov	r8, r9
  403724:	e7e6      	b.n	4036f4 <_svfprintf_r+0x12c0>
  403726:	aa25      	add	r2, sp, #148	; 0x94
  403728:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40372a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40372c:	f001 ffd6 	bl	4056dc <__ssprint_r>
  403730:	2800      	cmp	r0, #0
  403732:	f47e af51 	bne.w	4025d8 <_svfprintf_r+0x1a4>
  403736:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403738:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40373a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40373c:	46c8      	mov	r8, r9
  40373e:	e667      	b.n	403410 <_svfprintf_r+0xfdc>
  403740:	2000      	movs	r0, #0
  403742:	900a      	str	r0, [sp, #40]	; 0x28
  403744:	f7fe bed0 	b.w	4024e8 <_svfprintf_r+0xb4>
  403748:	3301      	adds	r3, #1
  40374a:	443a      	add	r2, r7
  40374c:	2b07      	cmp	r3, #7
  40374e:	e888 00a0 	stmia.w	r8, {r5, r7}
  403752:	9227      	str	r2, [sp, #156]	; 0x9c
  403754:	9326      	str	r3, [sp, #152]	; 0x98
  403756:	f108 0808 	add.w	r8, r8, #8
  40375a:	f77f ae5c 	ble.w	403416 <_svfprintf_r+0xfe2>
  40375e:	aa25      	add	r2, sp, #148	; 0x94
  403760:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403762:	980c      	ldr	r0, [sp, #48]	; 0x30
  403764:	f001 ffba 	bl	4056dc <__ssprint_r>
  403768:	2800      	cmp	r0, #0
  40376a:	f47e af35 	bne.w	4025d8 <_svfprintf_r+0x1a4>
  40376e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403770:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403772:	46c8      	mov	r8, r9
  403774:	e64f      	b.n	403416 <_svfprintf_r+0xfe2>
  403776:	3330      	adds	r3, #48	; 0x30
  403778:	2230      	movs	r2, #48	; 0x30
  40377a:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  40377e:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  403782:	ab22      	add	r3, sp, #136	; 0x88
  403784:	e70f      	b.n	4035a6 <_svfprintf_r+0x1172>
  403786:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403788:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40378a:	4413      	add	r3, r2
  40378c:	930e      	str	r3, [sp, #56]	; 0x38
  40378e:	e775      	b.n	40367c <_svfprintf_r+0x1248>
  403790:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403792:	e5cb      	b.n	40332c <_svfprintf_r+0xef8>
  403794:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403796:	4e1d      	ldr	r6, [pc, #116]	; (40380c <_svfprintf_r+0x13d8>)
  403798:	2b00      	cmp	r3, #0
  40379a:	bfb6      	itet	lt
  40379c:	272d      	movlt	r7, #45	; 0x2d
  40379e:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  4037a2:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  4037a6:	4b1a      	ldr	r3, [pc, #104]	; (403810 <_svfprintf_r+0x13dc>)
  4037a8:	f7ff ba2f 	b.w	402c0a <_svfprintf_r+0x7d6>
  4037ac:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4037ae:	9808      	ldr	r0, [sp, #32]
  4037b0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4037b2:	4639      	mov	r1, r7
  4037b4:	f002 fc5c 	bl	406070 <__aeabi_dcmpeq>
  4037b8:	2800      	cmp	r0, #0
  4037ba:	f47f ae7f 	bne.w	4034bc <_svfprintf_r+0x1088>
  4037be:	f1c5 0501 	rsb	r5, r5, #1
  4037c2:	951f      	str	r5, [sp, #124]	; 0x7c
  4037c4:	442c      	add	r4, r5
  4037c6:	e59e      	b.n	403306 <_svfprintf_r+0xed2>
  4037c8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4037ca:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4037cc:	4413      	add	r3, r2
  4037ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4037d0:	441a      	add	r2, r3
  4037d2:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4037d6:	920e      	str	r2, [sp, #56]	; 0x38
  4037d8:	9308      	str	r3, [sp, #32]
  4037da:	e5c7      	b.n	40336c <_svfprintf_r+0xf38>
  4037dc:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4037de:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4037e0:	f1c3 0301 	rsb	r3, r3, #1
  4037e4:	441a      	add	r2, r3
  4037e6:	4613      	mov	r3, r2
  4037e8:	e7d0      	b.n	40378c <_svfprintf_r+0x1358>
  4037ea:	f01b 0301 	ands.w	r3, fp, #1
  4037ee:	9312      	str	r3, [sp, #72]	; 0x48
  4037f0:	f47f aee2 	bne.w	4035b8 <_svfprintf_r+0x1184>
  4037f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4037f6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4037fa:	9308      	str	r3, [sp, #32]
  4037fc:	e5b6      	b.n	40336c <_svfprintf_r+0xf38>
  4037fe:	bf00      	nop
  403800:	66666667 	.word	0x66666667
  403804:	00406f00 	.word	0x00406f00
  403808:	00406f1c 	.word	0x00406f1c
  40380c:	00406ed4 	.word	0x00406ed4
  403810:	00406ed0 	.word	0x00406ed0
  403814:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403816:	b913      	cbnz	r3, 40381e <_svfprintf_r+0x13ea>
  403818:	f01b 0f01 	tst.w	fp, #1
  40381c:	d002      	beq.n	403824 <_svfprintf_r+0x13f0>
  40381e:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403820:	3301      	adds	r3, #1
  403822:	e7d4      	b.n	4037ce <_svfprintf_r+0x139a>
  403824:	2301      	movs	r3, #1
  403826:	e73a      	b.n	40369e <_svfprintf_r+0x126a>
  403828:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40382a:	f89a 3001 	ldrb.w	r3, [sl, #1]
  40382e:	6828      	ldr	r0, [r5, #0]
  403830:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  403834:	900a      	str	r0, [sp, #40]	; 0x28
  403836:	4628      	mov	r0, r5
  403838:	3004      	adds	r0, #4
  40383a:	46a2      	mov	sl, r4
  40383c:	900f      	str	r0, [sp, #60]	; 0x3c
  40383e:	f7fe be51 	b.w	4024e4 <_svfprintf_r+0xb0>
  403842:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403846:	f7ff b867 	b.w	402918 <_svfprintf_r+0x4e4>
  40384a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40384e:	f7ff ba15 	b.w	402c7c <_svfprintf_r+0x848>
  403852:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  403856:	e6a6      	b.n	4035a6 <_svfprintf_r+0x1172>
  403858:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40385c:	f7ff b8eb 	b.w	402a36 <_svfprintf_r+0x602>
  403860:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403862:	230c      	movs	r3, #12
  403864:	6013      	str	r3, [r2, #0]
  403866:	f04f 33ff 	mov.w	r3, #4294967295
  40386a:	9309      	str	r3, [sp, #36]	; 0x24
  40386c:	f7fe bebd 	b.w	4025ea <_svfprintf_r+0x1b6>
  403870:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403874:	f7ff b99a 	b.w	402bac <_svfprintf_r+0x778>
  403878:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40387c:	f7ff b976 	b.w	402b6c <_svfprintf_r+0x738>
  403880:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403884:	f7ff b959 	b.w	402b3a <_svfprintf_r+0x706>
  403888:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40388c:	f7ff b912 	b.w	402ab4 <_svfprintf_r+0x680>

00403890 <register_fini>:
  403890:	4b02      	ldr	r3, [pc, #8]	; (40389c <register_fini+0xc>)
  403892:	b113      	cbz	r3, 40389a <register_fini+0xa>
  403894:	4802      	ldr	r0, [pc, #8]	; (4038a0 <register_fini+0x10>)
  403896:	f000 b805 	b.w	4038a4 <atexit>
  40389a:	4770      	bx	lr
  40389c:	00000000 	.word	0x00000000
  4038a0:	0040482d 	.word	0x0040482d

004038a4 <atexit>:
  4038a4:	2300      	movs	r3, #0
  4038a6:	4601      	mov	r1, r0
  4038a8:	461a      	mov	r2, r3
  4038aa:	4618      	mov	r0, r3
  4038ac:	f001 bf94 	b.w	4057d8 <__register_exitproc>

004038b0 <quorem>:
  4038b0:	6902      	ldr	r2, [r0, #16]
  4038b2:	690b      	ldr	r3, [r1, #16]
  4038b4:	4293      	cmp	r3, r2
  4038b6:	f300 808d 	bgt.w	4039d4 <quorem+0x124>
  4038ba:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4038be:	f103 38ff 	add.w	r8, r3, #4294967295
  4038c2:	f101 0714 	add.w	r7, r1, #20
  4038c6:	f100 0b14 	add.w	fp, r0, #20
  4038ca:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4038ce:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4038d2:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4038d6:	b083      	sub	sp, #12
  4038d8:	3201      	adds	r2, #1
  4038da:	fbb3 f9f2 	udiv	r9, r3, r2
  4038de:	eb0b 0304 	add.w	r3, fp, r4
  4038e2:	9400      	str	r4, [sp, #0]
  4038e4:	eb07 0a04 	add.w	sl, r7, r4
  4038e8:	9301      	str	r3, [sp, #4]
  4038ea:	f1b9 0f00 	cmp.w	r9, #0
  4038ee:	d039      	beq.n	403964 <quorem+0xb4>
  4038f0:	2500      	movs	r5, #0
  4038f2:	462e      	mov	r6, r5
  4038f4:	46bc      	mov	ip, r7
  4038f6:	46de      	mov	lr, fp
  4038f8:	f85c 4b04 	ldr.w	r4, [ip], #4
  4038fc:	f8de 3000 	ldr.w	r3, [lr]
  403900:	b2a2      	uxth	r2, r4
  403902:	fb09 5502 	mla	r5, r9, r2, r5
  403906:	0c22      	lsrs	r2, r4, #16
  403908:	0c2c      	lsrs	r4, r5, #16
  40390a:	fb09 4202 	mla	r2, r9, r2, r4
  40390e:	b2ad      	uxth	r5, r5
  403910:	1b75      	subs	r5, r6, r5
  403912:	b296      	uxth	r6, r2
  403914:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  403918:	fa15 f383 	uxtah	r3, r5, r3
  40391c:	eb06 4623 	add.w	r6, r6, r3, asr #16
  403920:	b29b      	uxth	r3, r3
  403922:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  403926:	45e2      	cmp	sl, ip
  403928:	ea4f 4512 	mov.w	r5, r2, lsr #16
  40392c:	f84e 3b04 	str.w	r3, [lr], #4
  403930:	ea4f 4626 	mov.w	r6, r6, asr #16
  403934:	d2e0      	bcs.n	4038f8 <quorem+0x48>
  403936:	9b00      	ldr	r3, [sp, #0]
  403938:	f85b 3003 	ldr.w	r3, [fp, r3]
  40393c:	b993      	cbnz	r3, 403964 <quorem+0xb4>
  40393e:	9c01      	ldr	r4, [sp, #4]
  403940:	1f23      	subs	r3, r4, #4
  403942:	459b      	cmp	fp, r3
  403944:	d20c      	bcs.n	403960 <quorem+0xb0>
  403946:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40394a:	b94b      	cbnz	r3, 403960 <quorem+0xb0>
  40394c:	f1a4 0308 	sub.w	r3, r4, #8
  403950:	e002      	b.n	403958 <quorem+0xa8>
  403952:	681a      	ldr	r2, [r3, #0]
  403954:	3b04      	subs	r3, #4
  403956:	b91a      	cbnz	r2, 403960 <quorem+0xb0>
  403958:	459b      	cmp	fp, r3
  40395a:	f108 38ff 	add.w	r8, r8, #4294967295
  40395e:	d3f8      	bcc.n	403952 <quorem+0xa2>
  403960:	f8c0 8010 	str.w	r8, [r0, #16]
  403964:	4604      	mov	r4, r0
  403966:	f001 fd37 	bl	4053d8 <__mcmp>
  40396a:	2800      	cmp	r0, #0
  40396c:	db2e      	blt.n	4039cc <quorem+0x11c>
  40396e:	f109 0901 	add.w	r9, r9, #1
  403972:	465d      	mov	r5, fp
  403974:	2300      	movs	r3, #0
  403976:	f857 1b04 	ldr.w	r1, [r7], #4
  40397a:	6828      	ldr	r0, [r5, #0]
  40397c:	b28a      	uxth	r2, r1
  40397e:	1a9a      	subs	r2, r3, r2
  403980:	0c0b      	lsrs	r3, r1, #16
  403982:	fa12 f280 	uxtah	r2, r2, r0
  403986:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  40398a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40398e:	b292      	uxth	r2, r2
  403990:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  403994:	45ba      	cmp	sl, r7
  403996:	f845 2b04 	str.w	r2, [r5], #4
  40399a:	ea4f 4323 	mov.w	r3, r3, asr #16
  40399e:	d2ea      	bcs.n	403976 <quorem+0xc6>
  4039a0:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4039a4:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4039a8:	b982      	cbnz	r2, 4039cc <quorem+0x11c>
  4039aa:	1f1a      	subs	r2, r3, #4
  4039ac:	4593      	cmp	fp, r2
  4039ae:	d20b      	bcs.n	4039c8 <quorem+0x118>
  4039b0:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4039b4:	b942      	cbnz	r2, 4039c8 <quorem+0x118>
  4039b6:	3b08      	subs	r3, #8
  4039b8:	e002      	b.n	4039c0 <quorem+0x110>
  4039ba:	681a      	ldr	r2, [r3, #0]
  4039bc:	3b04      	subs	r3, #4
  4039be:	b91a      	cbnz	r2, 4039c8 <quorem+0x118>
  4039c0:	459b      	cmp	fp, r3
  4039c2:	f108 38ff 	add.w	r8, r8, #4294967295
  4039c6:	d3f8      	bcc.n	4039ba <quorem+0x10a>
  4039c8:	f8c4 8010 	str.w	r8, [r4, #16]
  4039cc:	4648      	mov	r0, r9
  4039ce:	b003      	add	sp, #12
  4039d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4039d4:	2000      	movs	r0, #0
  4039d6:	4770      	bx	lr

004039d8 <_dtoa_r>:
  4039d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4039dc:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4039de:	b09b      	sub	sp, #108	; 0x6c
  4039e0:	4604      	mov	r4, r0
  4039e2:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  4039e4:	4692      	mov	sl, r2
  4039e6:	469b      	mov	fp, r3
  4039e8:	b141      	cbz	r1, 4039fc <_dtoa_r+0x24>
  4039ea:	6c42      	ldr	r2, [r0, #68]	; 0x44
  4039ec:	604a      	str	r2, [r1, #4]
  4039ee:	2301      	movs	r3, #1
  4039f0:	4093      	lsls	r3, r2
  4039f2:	608b      	str	r3, [r1, #8]
  4039f4:	f001 fb18 	bl	405028 <_Bfree>
  4039f8:	2300      	movs	r3, #0
  4039fa:	6423      	str	r3, [r4, #64]	; 0x40
  4039fc:	f1bb 0f00 	cmp.w	fp, #0
  403a00:	465d      	mov	r5, fp
  403a02:	db35      	blt.n	403a70 <_dtoa_r+0x98>
  403a04:	2300      	movs	r3, #0
  403a06:	6033      	str	r3, [r6, #0]
  403a08:	4b9d      	ldr	r3, [pc, #628]	; (403c80 <_dtoa_r+0x2a8>)
  403a0a:	43ab      	bics	r3, r5
  403a0c:	d015      	beq.n	403a3a <_dtoa_r+0x62>
  403a0e:	4650      	mov	r0, sl
  403a10:	4659      	mov	r1, fp
  403a12:	2200      	movs	r2, #0
  403a14:	2300      	movs	r3, #0
  403a16:	f002 fb2b 	bl	406070 <__aeabi_dcmpeq>
  403a1a:	4680      	mov	r8, r0
  403a1c:	2800      	cmp	r0, #0
  403a1e:	d02d      	beq.n	403a7c <_dtoa_r+0xa4>
  403a20:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403a22:	2301      	movs	r3, #1
  403a24:	6013      	str	r3, [r2, #0]
  403a26:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403a28:	2b00      	cmp	r3, #0
  403a2a:	f000 80bd 	beq.w	403ba8 <_dtoa_r+0x1d0>
  403a2e:	4895      	ldr	r0, [pc, #596]	; (403c84 <_dtoa_r+0x2ac>)
  403a30:	6018      	str	r0, [r3, #0]
  403a32:	3801      	subs	r0, #1
  403a34:	b01b      	add	sp, #108	; 0x6c
  403a36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a3a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403a3c:	f242 730f 	movw	r3, #9999	; 0x270f
  403a40:	6013      	str	r3, [r2, #0]
  403a42:	f1ba 0f00 	cmp.w	sl, #0
  403a46:	d10d      	bne.n	403a64 <_dtoa_r+0x8c>
  403a48:	f3c5 0513 	ubfx	r5, r5, #0, #20
  403a4c:	b955      	cbnz	r5, 403a64 <_dtoa_r+0x8c>
  403a4e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403a50:	488d      	ldr	r0, [pc, #564]	; (403c88 <_dtoa_r+0x2b0>)
  403a52:	2b00      	cmp	r3, #0
  403a54:	d0ee      	beq.n	403a34 <_dtoa_r+0x5c>
  403a56:	f100 0308 	add.w	r3, r0, #8
  403a5a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  403a5c:	6013      	str	r3, [r2, #0]
  403a5e:	b01b      	add	sp, #108	; 0x6c
  403a60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a64:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403a66:	4889      	ldr	r0, [pc, #548]	; (403c8c <_dtoa_r+0x2b4>)
  403a68:	2b00      	cmp	r3, #0
  403a6a:	d0e3      	beq.n	403a34 <_dtoa_r+0x5c>
  403a6c:	1cc3      	adds	r3, r0, #3
  403a6e:	e7f4      	b.n	403a5a <_dtoa_r+0x82>
  403a70:	2301      	movs	r3, #1
  403a72:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  403a76:	6033      	str	r3, [r6, #0]
  403a78:	46ab      	mov	fp, r5
  403a7a:	e7c5      	b.n	403a08 <_dtoa_r+0x30>
  403a7c:	aa18      	add	r2, sp, #96	; 0x60
  403a7e:	ab19      	add	r3, sp, #100	; 0x64
  403a80:	9201      	str	r2, [sp, #4]
  403a82:	9300      	str	r3, [sp, #0]
  403a84:	4652      	mov	r2, sl
  403a86:	465b      	mov	r3, fp
  403a88:	4620      	mov	r0, r4
  403a8a:	f001 fd45 	bl	405518 <__d2b>
  403a8e:	0d2b      	lsrs	r3, r5, #20
  403a90:	4681      	mov	r9, r0
  403a92:	d071      	beq.n	403b78 <_dtoa_r+0x1a0>
  403a94:	f3cb 0213 	ubfx	r2, fp, #0, #20
  403a98:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  403a9c:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403a9e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  403aa2:	4650      	mov	r0, sl
  403aa4:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403aa8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403aac:	2200      	movs	r2, #0
  403aae:	4b78      	ldr	r3, [pc, #480]	; (403c90 <_dtoa_r+0x2b8>)
  403ab0:	f7fe f80e 	bl	401ad0 <__aeabi_dsub>
  403ab4:	a36c      	add	r3, pc, #432	; (adr r3, 403c68 <_dtoa_r+0x290>)
  403ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
  403aba:	f7fe f9bd 	bl	401e38 <__aeabi_dmul>
  403abe:	a36c      	add	r3, pc, #432	; (adr r3, 403c70 <_dtoa_r+0x298>)
  403ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
  403ac4:	f7fe f806 	bl	401ad4 <__adddf3>
  403ac8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403acc:	4630      	mov	r0, r6
  403ace:	f7fe f94d 	bl	401d6c <__aeabi_i2d>
  403ad2:	a369      	add	r3, pc, #420	; (adr r3, 403c78 <_dtoa_r+0x2a0>)
  403ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
  403ad8:	f7fe f9ae 	bl	401e38 <__aeabi_dmul>
  403adc:	4602      	mov	r2, r0
  403ade:	460b      	mov	r3, r1
  403ae0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403ae4:	f7fd fff6 	bl	401ad4 <__adddf3>
  403ae8:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403aec:	f002 fb08 	bl	406100 <__aeabi_d2iz>
  403af0:	2200      	movs	r2, #0
  403af2:	9002      	str	r0, [sp, #8]
  403af4:	2300      	movs	r3, #0
  403af6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403afa:	f002 fac3 	bl	406084 <__aeabi_dcmplt>
  403afe:	2800      	cmp	r0, #0
  403b00:	f040 8173 	bne.w	403dea <_dtoa_r+0x412>
  403b04:	9d02      	ldr	r5, [sp, #8]
  403b06:	2d16      	cmp	r5, #22
  403b08:	f200 815d 	bhi.w	403dc6 <_dtoa_r+0x3ee>
  403b0c:	4b61      	ldr	r3, [pc, #388]	; (403c94 <_dtoa_r+0x2bc>)
  403b0e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  403b12:	e9d3 0100 	ldrd	r0, r1, [r3]
  403b16:	4652      	mov	r2, sl
  403b18:	465b      	mov	r3, fp
  403b1a:	f002 fad1 	bl	4060c0 <__aeabi_dcmpgt>
  403b1e:	2800      	cmp	r0, #0
  403b20:	f000 81c5 	beq.w	403eae <_dtoa_r+0x4d6>
  403b24:	1e6b      	subs	r3, r5, #1
  403b26:	9302      	str	r3, [sp, #8]
  403b28:	2300      	movs	r3, #0
  403b2a:	930e      	str	r3, [sp, #56]	; 0x38
  403b2c:	1bbf      	subs	r7, r7, r6
  403b2e:	1e7b      	subs	r3, r7, #1
  403b30:	9306      	str	r3, [sp, #24]
  403b32:	f100 8154 	bmi.w	403dde <_dtoa_r+0x406>
  403b36:	2300      	movs	r3, #0
  403b38:	9308      	str	r3, [sp, #32]
  403b3a:	9b02      	ldr	r3, [sp, #8]
  403b3c:	2b00      	cmp	r3, #0
  403b3e:	f2c0 8145 	blt.w	403dcc <_dtoa_r+0x3f4>
  403b42:	9a06      	ldr	r2, [sp, #24]
  403b44:	930d      	str	r3, [sp, #52]	; 0x34
  403b46:	4611      	mov	r1, r2
  403b48:	4419      	add	r1, r3
  403b4a:	2300      	movs	r3, #0
  403b4c:	9106      	str	r1, [sp, #24]
  403b4e:	930c      	str	r3, [sp, #48]	; 0x30
  403b50:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403b52:	2b09      	cmp	r3, #9
  403b54:	d82a      	bhi.n	403bac <_dtoa_r+0x1d4>
  403b56:	2b05      	cmp	r3, #5
  403b58:	f340 865b 	ble.w	404812 <_dtoa_r+0xe3a>
  403b5c:	3b04      	subs	r3, #4
  403b5e:	9324      	str	r3, [sp, #144]	; 0x90
  403b60:	2500      	movs	r5, #0
  403b62:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403b64:	3b02      	subs	r3, #2
  403b66:	2b03      	cmp	r3, #3
  403b68:	f200 8642 	bhi.w	4047f0 <_dtoa_r+0xe18>
  403b6c:	e8df f013 	tbh	[pc, r3, lsl #1]
  403b70:	02c903d4 	.word	0x02c903d4
  403b74:	046103df 	.word	0x046103df
  403b78:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403b7a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  403b7c:	443e      	add	r6, r7
  403b7e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  403b82:	2b20      	cmp	r3, #32
  403b84:	f340 818e 	ble.w	403ea4 <_dtoa_r+0x4cc>
  403b88:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  403b8c:	f206 4012 	addw	r0, r6, #1042	; 0x412
  403b90:	409d      	lsls	r5, r3
  403b92:	fa2a f000 	lsr.w	r0, sl, r0
  403b96:	4328      	orrs	r0, r5
  403b98:	f7fe f8d8 	bl	401d4c <__aeabi_ui2d>
  403b9c:	2301      	movs	r3, #1
  403b9e:	3e01      	subs	r6, #1
  403ba0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  403ba4:	9314      	str	r3, [sp, #80]	; 0x50
  403ba6:	e781      	b.n	403aac <_dtoa_r+0xd4>
  403ba8:	483b      	ldr	r0, [pc, #236]	; (403c98 <_dtoa_r+0x2c0>)
  403baa:	e743      	b.n	403a34 <_dtoa_r+0x5c>
  403bac:	2100      	movs	r1, #0
  403bae:	6461      	str	r1, [r4, #68]	; 0x44
  403bb0:	4620      	mov	r0, r4
  403bb2:	9125      	str	r1, [sp, #148]	; 0x94
  403bb4:	f001 fa12 	bl	404fdc <_Balloc>
  403bb8:	f04f 33ff 	mov.w	r3, #4294967295
  403bbc:	930a      	str	r3, [sp, #40]	; 0x28
  403bbe:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403bc0:	930f      	str	r3, [sp, #60]	; 0x3c
  403bc2:	2301      	movs	r3, #1
  403bc4:	9004      	str	r0, [sp, #16]
  403bc6:	6420      	str	r0, [r4, #64]	; 0x40
  403bc8:	9224      	str	r2, [sp, #144]	; 0x90
  403bca:	930b      	str	r3, [sp, #44]	; 0x2c
  403bcc:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403bce:	2b00      	cmp	r3, #0
  403bd0:	f2c0 80d9 	blt.w	403d86 <_dtoa_r+0x3ae>
  403bd4:	9a02      	ldr	r2, [sp, #8]
  403bd6:	2a0e      	cmp	r2, #14
  403bd8:	f300 80d5 	bgt.w	403d86 <_dtoa_r+0x3ae>
  403bdc:	4b2d      	ldr	r3, [pc, #180]	; (403c94 <_dtoa_r+0x2bc>)
  403bde:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403be2:	e9d3 2300 	ldrd	r2, r3, [r3]
  403be6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  403bea:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403bec:	2b00      	cmp	r3, #0
  403bee:	f2c0 83ba 	blt.w	404366 <_dtoa_r+0x98e>
  403bf2:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  403bf6:	4650      	mov	r0, sl
  403bf8:	462a      	mov	r2, r5
  403bfa:	4633      	mov	r3, r6
  403bfc:	4659      	mov	r1, fp
  403bfe:	f7fe fa45 	bl	40208c <__aeabi_ddiv>
  403c02:	f002 fa7d 	bl	406100 <__aeabi_d2iz>
  403c06:	4680      	mov	r8, r0
  403c08:	f7fe f8b0 	bl	401d6c <__aeabi_i2d>
  403c0c:	462a      	mov	r2, r5
  403c0e:	4633      	mov	r3, r6
  403c10:	f7fe f912 	bl	401e38 <__aeabi_dmul>
  403c14:	460b      	mov	r3, r1
  403c16:	4602      	mov	r2, r0
  403c18:	4659      	mov	r1, fp
  403c1a:	4650      	mov	r0, sl
  403c1c:	f7fd ff58 	bl	401ad0 <__aeabi_dsub>
  403c20:	9d04      	ldr	r5, [sp, #16]
  403c22:	f108 0330 	add.w	r3, r8, #48	; 0x30
  403c26:	702b      	strb	r3, [r5, #0]
  403c28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403c2a:	2b01      	cmp	r3, #1
  403c2c:	4606      	mov	r6, r0
  403c2e:	460f      	mov	r7, r1
  403c30:	f105 0501 	add.w	r5, r5, #1
  403c34:	d068      	beq.n	403d08 <_dtoa_r+0x330>
  403c36:	2200      	movs	r2, #0
  403c38:	4b18      	ldr	r3, [pc, #96]	; (403c9c <_dtoa_r+0x2c4>)
  403c3a:	f7fe f8fd 	bl	401e38 <__aeabi_dmul>
  403c3e:	2200      	movs	r2, #0
  403c40:	2300      	movs	r3, #0
  403c42:	4606      	mov	r6, r0
  403c44:	460f      	mov	r7, r1
  403c46:	f002 fa13 	bl	406070 <__aeabi_dcmpeq>
  403c4a:	2800      	cmp	r0, #0
  403c4c:	f040 8088 	bne.w	403d60 <_dtoa_r+0x388>
  403c50:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  403c54:	f04f 0a00 	mov.w	sl, #0
  403c58:	f8df b040 	ldr.w	fp, [pc, #64]	; 403c9c <_dtoa_r+0x2c4>
  403c5c:	940c      	str	r4, [sp, #48]	; 0x30
  403c5e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  403c62:	e028      	b.n	403cb6 <_dtoa_r+0x2de>
  403c64:	f3af 8000 	nop.w
  403c68:	636f4361 	.word	0x636f4361
  403c6c:	3fd287a7 	.word	0x3fd287a7
  403c70:	8b60c8b3 	.word	0x8b60c8b3
  403c74:	3fc68a28 	.word	0x3fc68a28
  403c78:	509f79fb 	.word	0x509f79fb
  403c7c:	3fd34413 	.word	0x3fd34413
  403c80:	7ff00000 	.word	0x7ff00000
  403c84:	00406f09 	.word	0x00406f09
  403c88:	00406f2c 	.word	0x00406f2c
  403c8c:	00406f38 	.word	0x00406f38
  403c90:	3ff80000 	.word	0x3ff80000
  403c94:	00406f68 	.word	0x00406f68
  403c98:	00406f08 	.word	0x00406f08
  403c9c:	40240000 	.word	0x40240000
  403ca0:	f7fe f8ca 	bl	401e38 <__aeabi_dmul>
  403ca4:	2200      	movs	r2, #0
  403ca6:	2300      	movs	r3, #0
  403ca8:	4606      	mov	r6, r0
  403caa:	460f      	mov	r7, r1
  403cac:	f002 f9e0 	bl	406070 <__aeabi_dcmpeq>
  403cb0:	2800      	cmp	r0, #0
  403cb2:	f040 83c1 	bne.w	404438 <_dtoa_r+0xa60>
  403cb6:	4642      	mov	r2, r8
  403cb8:	464b      	mov	r3, r9
  403cba:	4630      	mov	r0, r6
  403cbc:	4639      	mov	r1, r7
  403cbe:	f7fe f9e5 	bl	40208c <__aeabi_ddiv>
  403cc2:	f002 fa1d 	bl	406100 <__aeabi_d2iz>
  403cc6:	4604      	mov	r4, r0
  403cc8:	f7fe f850 	bl	401d6c <__aeabi_i2d>
  403ccc:	4642      	mov	r2, r8
  403cce:	464b      	mov	r3, r9
  403cd0:	f7fe f8b2 	bl	401e38 <__aeabi_dmul>
  403cd4:	4602      	mov	r2, r0
  403cd6:	460b      	mov	r3, r1
  403cd8:	4630      	mov	r0, r6
  403cda:	4639      	mov	r1, r7
  403cdc:	f7fd fef8 	bl	401ad0 <__aeabi_dsub>
  403ce0:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  403ce4:	9e04      	ldr	r6, [sp, #16]
  403ce6:	f805 eb01 	strb.w	lr, [r5], #1
  403cea:	eba5 0e06 	sub.w	lr, r5, r6
  403cee:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  403cf0:	45b6      	cmp	lr, r6
  403cf2:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403cf6:	4652      	mov	r2, sl
  403cf8:	465b      	mov	r3, fp
  403cfa:	d1d1      	bne.n	403ca0 <_dtoa_r+0x2c8>
  403cfc:	46a0      	mov	r8, r4
  403cfe:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403d02:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403d04:	4606      	mov	r6, r0
  403d06:	460f      	mov	r7, r1
  403d08:	4632      	mov	r2, r6
  403d0a:	463b      	mov	r3, r7
  403d0c:	4630      	mov	r0, r6
  403d0e:	4639      	mov	r1, r7
  403d10:	f7fd fee0 	bl	401ad4 <__adddf3>
  403d14:	4606      	mov	r6, r0
  403d16:	460f      	mov	r7, r1
  403d18:	4602      	mov	r2, r0
  403d1a:	460b      	mov	r3, r1
  403d1c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403d20:	f002 f9b0 	bl	406084 <__aeabi_dcmplt>
  403d24:	b948      	cbnz	r0, 403d3a <_dtoa_r+0x362>
  403d26:	4632      	mov	r2, r6
  403d28:	463b      	mov	r3, r7
  403d2a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403d2e:	f002 f99f 	bl	406070 <__aeabi_dcmpeq>
  403d32:	b1a8      	cbz	r0, 403d60 <_dtoa_r+0x388>
  403d34:	f018 0f01 	tst.w	r8, #1
  403d38:	d012      	beq.n	403d60 <_dtoa_r+0x388>
  403d3a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403d3e:	9a04      	ldr	r2, [sp, #16]
  403d40:	1e6b      	subs	r3, r5, #1
  403d42:	e004      	b.n	403d4e <_dtoa_r+0x376>
  403d44:	429a      	cmp	r2, r3
  403d46:	f000 8401 	beq.w	40454c <_dtoa_r+0xb74>
  403d4a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  403d4e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  403d52:	f103 0501 	add.w	r5, r3, #1
  403d56:	d0f5      	beq.n	403d44 <_dtoa_r+0x36c>
  403d58:	f108 0801 	add.w	r8, r8, #1
  403d5c:	f883 8000 	strb.w	r8, [r3]
  403d60:	4649      	mov	r1, r9
  403d62:	4620      	mov	r0, r4
  403d64:	f001 f960 	bl	405028 <_Bfree>
  403d68:	2200      	movs	r2, #0
  403d6a:	9b02      	ldr	r3, [sp, #8]
  403d6c:	702a      	strb	r2, [r5, #0]
  403d6e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403d70:	3301      	adds	r3, #1
  403d72:	6013      	str	r3, [r2, #0]
  403d74:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403d76:	2b00      	cmp	r3, #0
  403d78:	f000 839e 	beq.w	4044b8 <_dtoa_r+0xae0>
  403d7c:	9804      	ldr	r0, [sp, #16]
  403d7e:	601d      	str	r5, [r3, #0]
  403d80:	b01b      	add	sp, #108	; 0x6c
  403d82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d86:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403d88:	2a00      	cmp	r2, #0
  403d8a:	d03e      	beq.n	403e0a <_dtoa_r+0x432>
  403d8c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403d8e:	2a01      	cmp	r2, #1
  403d90:	f340 8311 	ble.w	4043b6 <_dtoa_r+0x9de>
  403d94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d96:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403d98:	1e5f      	subs	r7, r3, #1
  403d9a:	42ba      	cmp	r2, r7
  403d9c:	f2c0 838f 	blt.w	4044be <_dtoa_r+0xae6>
  403da0:	1bd7      	subs	r7, r2, r7
  403da2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403da4:	2b00      	cmp	r3, #0
  403da6:	f2c0 848b 	blt.w	4046c0 <_dtoa_r+0xce8>
  403daa:	9d08      	ldr	r5, [sp, #32]
  403dac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403dae:	9a08      	ldr	r2, [sp, #32]
  403db0:	441a      	add	r2, r3
  403db2:	9208      	str	r2, [sp, #32]
  403db4:	9a06      	ldr	r2, [sp, #24]
  403db6:	2101      	movs	r1, #1
  403db8:	441a      	add	r2, r3
  403dba:	4620      	mov	r0, r4
  403dbc:	9206      	str	r2, [sp, #24]
  403dbe:	f001 f9cd 	bl	40515c <__i2b>
  403dc2:	4606      	mov	r6, r0
  403dc4:	e024      	b.n	403e10 <_dtoa_r+0x438>
  403dc6:	2301      	movs	r3, #1
  403dc8:	930e      	str	r3, [sp, #56]	; 0x38
  403dca:	e6af      	b.n	403b2c <_dtoa_r+0x154>
  403dcc:	9a08      	ldr	r2, [sp, #32]
  403dce:	9b02      	ldr	r3, [sp, #8]
  403dd0:	1ad2      	subs	r2, r2, r3
  403dd2:	425b      	negs	r3, r3
  403dd4:	930c      	str	r3, [sp, #48]	; 0x30
  403dd6:	2300      	movs	r3, #0
  403dd8:	9208      	str	r2, [sp, #32]
  403dda:	930d      	str	r3, [sp, #52]	; 0x34
  403ddc:	e6b8      	b.n	403b50 <_dtoa_r+0x178>
  403dde:	f1c7 0301 	rsb	r3, r7, #1
  403de2:	9308      	str	r3, [sp, #32]
  403de4:	2300      	movs	r3, #0
  403de6:	9306      	str	r3, [sp, #24]
  403de8:	e6a7      	b.n	403b3a <_dtoa_r+0x162>
  403dea:	9d02      	ldr	r5, [sp, #8]
  403dec:	4628      	mov	r0, r5
  403dee:	f7fd ffbd 	bl	401d6c <__aeabi_i2d>
  403df2:	4602      	mov	r2, r0
  403df4:	460b      	mov	r3, r1
  403df6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403dfa:	f002 f939 	bl	406070 <__aeabi_dcmpeq>
  403dfe:	2800      	cmp	r0, #0
  403e00:	f47f ae80 	bne.w	403b04 <_dtoa_r+0x12c>
  403e04:	1e6b      	subs	r3, r5, #1
  403e06:	9302      	str	r3, [sp, #8]
  403e08:	e67c      	b.n	403b04 <_dtoa_r+0x12c>
  403e0a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403e0c:	9d08      	ldr	r5, [sp, #32]
  403e0e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  403e10:	2d00      	cmp	r5, #0
  403e12:	dd0c      	ble.n	403e2e <_dtoa_r+0x456>
  403e14:	9906      	ldr	r1, [sp, #24]
  403e16:	2900      	cmp	r1, #0
  403e18:	460b      	mov	r3, r1
  403e1a:	dd08      	ble.n	403e2e <_dtoa_r+0x456>
  403e1c:	42a9      	cmp	r1, r5
  403e1e:	9a08      	ldr	r2, [sp, #32]
  403e20:	bfa8      	it	ge
  403e22:	462b      	movge	r3, r5
  403e24:	1ad2      	subs	r2, r2, r3
  403e26:	1aed      	subs	r5, r5, r3
  403e28:	1acb      	subs	r3, r1, r3
  403e2a:	9208      	str	r2, [sp, #32]
  403e2c:	9306      	str	r3, [sp, #24]
  403e2e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403e30:	b1d3      	cbz	r3, 403e68 <_dtoa_r+0x490>
  403e32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403e34:	2b00      	cmp	r3, #0
  403e36:	f000 82b7 	beq.w	4043a8 <_dtoa_r+0x9d0>
  403e3a:	2f00      	cmp	r7, #0
  403e3c:	dd10      	ble.n	403e60 <_dtoa_r+0x488>
  403e3e:	4631      	mov	r1, r6
  403e40:	463a      	mov	r2, r7
  403e42:	4620      	mov	r0, r4
  403e44:	f001 fa26 	bl	405294 <__pow5mult>
  403e48:	464a      	mov	r2, r9
  403e4a:	4601      	mov	r1, r0
  403e4c:	4606      	mov	r6, r0
  403e4e:	4620      	mov	r0, r4
  403e50:	f001 f98e 	bl	405170 <__multiply>
  403e54:	4649      	mov	r1, r9
  403e56:	4680      	mov	r8, r0
  403e58:	4620      	mov	r0, r4
  403e5a:	f001 f8e5 	bl	405028 <_Bfree>
  403e5e:	46c1      	mov	r9, r8
  403e60:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403e62:	1bda      	subs	r2, r3, r7
  403e64:	f040 82a1 	bne.w	4043aa <_dtoa_r+0x9d2>
  403e68:	2101      	movs	r1, #1
  403e6a:	4620      	mov	r0, r4
  403e6c:	f001 f976 	bl	40515c <__i2b>
  403e70:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403e72:	2b00      	cmp	r3, #0
  403e74:	4680      	mov	r8, r0
  403e76:	dd1c      	ble.n	403eb2 <_dtoa_r+0x4da>
  403e78:	4601      	mov	r1, r0
  403e7a:	461a      	mov	r2, r3
  403e7c:	4620      	mov	r0, r4
  403e7e:	f001 fa09 	bl	405294 <__pow5mult>
  403e82:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403e84:	2b01      	cmp	r3, #1
  403e86:	4680      	mov	r8, r0
  403e88:	f340 8254 	ble.w	404334 <_dtoa_r+0x95c>
  403e8c:	2300      	movs	r3, #0
  403e8e:	930c      	str	r3, [sp, #48]	; 0x30
  403e90:	f8d8 3010 	ldr.w	r3, [r8, #16]
  403e94:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403e98:	6918      	ldr	r0, [r3, #16]
  403e9a:	f001 f90f 	bl	4050bc <__hi0bits>
  403e9e:	f1c0 0020 	rsb	r0, r0, #32
  403ea2:	e010      	b.n	403ec6 <_dtoa_r+0x4ee>
  403ea4:	f1c3 0520 	rsb	r5, r3, #32
  403ea8:	fa0a f005 	lsl.w	r0, sl, r5
  403eac:	e674      	b.n	403b98 <_dtoa_r+0x1c0>
  403eae:	900e      	str	r0, [sp, #56]	; 0x38
  403eb0:	e63c      	b.n	403b2c <_dtoa_r+0x154>
  403eb2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403eb4:	2b01      	cmp	r3, #1
  403eb6:	f340 8287 	ble.w	4043c8 <_dtoa_r+0x9f0>
  403eba:	2300      	movs	r3, #0
  403ebc:	930c      	str	r3, [sp, #48]	; 0x30
  403ebe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403ec0:	2001      	movs	r0, #1
  403ec2:	2b00      	cmp	r3, #0
  403ec4:	d1e4      	bne.n	403e90 <_dtoa_r+0x4b8>
  403ec6:	9a06      	ldr	r2, [sp, #24]
  403ec8:	4410      	add	r0, r2
  403eca:	f010 001f 	ands.w	r0, r0, #31
  403ece:	f000 80a1 	beq.w	404014 <_dtoa_r+0x63c>
  403ed2:	f1c0 0320 	rsb	r3, r0, #32
  403ed6:	2b04      	cmp	r3, #4
  403ed8:	f340 849e 	ble.w	404818 <_dtoa_r+0xe40>
  403edc:	9b08      	ldr	r3, [sp, #32]
  403ede:	f1c0 001c 	rsb	r0, r0, #28
  403ee2:	4403      	add	r3, r0
  403ee4:	9308      	str	r3, [sp, #32]
  403ee6:	4613      	mov	r3, r2
  403ee8:	4403      	add	r3, r0
  403eea:	4405      	add	r5, r0
  403eec:	9306      	str	r3, [sp, #24]
  403eee:	9b08      	ldr	r3, [sp, #32]
  403ef0:	2b00      	cmp	r3, #0
  403ef2:	dd05      	ble.n	403f00 <_dtoa_r+0x528>
  403ef4:	4649      	mov	r1, r9
  403ef6:	461a      	mov	r2, r3
  403ef8:	4620      	mov	r0, r4
  403efa:	f001 fa1b 	bl	405334 <__lshift>
  403efe:	4681      	mov	r9, r0
  403f00:	9b06      	ldr	r3, [sp, #24]
  403f02:	2b00      	cmp	r3, #0
  403f04:	dd05      	ble.n	403f12 <_dtoa_r+0x53a>
  403f06:	4641      	mov	r1, r8
  403f08:	461a      	mov	r2, r3
  403f0a:	4620      	mov	r0, r4
  403f0c:	f001 fa12 	bl	405334 <__lshift>
  403f10:	4680      	mov	r8, r0
  403f12:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403f14:	2b00      	cmp	r3, #0
  403f16:	f040 8086 	bne.w	404026 <_dtoa_r+0x64e>
  403f1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403f1c:	2b00      	cmp	r3, #0
  403f1e:	f340 8266 	ble.w	4043ee <_dtoa_r+0xa16>
  403f22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403f24:	2b00      	cmp	r3, #0
  403f26:	f000 8098 	beq.w	40405a <_dtoa_r+0x682>
  403f2a:	2d00      	cmp	r5, #0
  403f2c:	dd05      	ble.n	403f3a <_dtoa_r+0x562>
  403f2e:	4631      	mov	r1, r6
  403f30:	462a      	mov	r2, r5
  403f32:	4620      	mov	r0, r4
  403f34:	f001 f9fe 	bl	405334 <__lshift>
  403f38:	4606      	mov	r6, r0
  403f3a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403f3c:	2b00      	cmp	r3, #0
  403f3e:	f040 8337 	bne.w	4045b0 <_dtoa_r+0xbd8>
  403f42:	9606      	str	r6, [sp, #24]
  403f44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403f46:	9a04      	ldr	r2, [sp, #16]
  403f48:	f8dd b018 	ldr.w	fp, [sp, #24]
  403f4c:	3b01      	subs	r3, #1
  403f4e:	18d3      	adds	r3, r2, r3
  403f50:	930b      	str	r3, [sp, #44]	; 0x2c
  403f52:	f00a 0301 	and.w	r3, sl, #1
  403f56:	930c      	str	r3, [sp, #48]	; 0x30
  403f58:	4617      	mov	r7, r2
  403f5a:	46c2      	mov	sl, r8
  403f5c:	4651      	mov	r1, sl
  403f5e:	4648      	mov	r0, r9
  403f60:	f7ff fca6 	bl	4038b0 <quorem>
  403f64:	4631      	mov	r1, r6
  403f66:	4605      	mov	r5, r0
  403f68:	4648      	mov	r0, r9
  403f6a:	f001 fa35 	bl	4053d8 <__mcmp>
  403f6e:	465a      	mov	r2, fp
  403f70:	900a      	str	r0, [sp, #40]	; 0x28
  403f72:	4651      	mov	r1, sl
  403f74:	4620      	mov	r0, r4
  403f76:	f001 fa4b 	bl	405410 <__mdiff>
  403f7a:	68c2      	ldr	r2, [r0, #12]
  403f7c:	4680      	mov	r8, r0
  403f7e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  403f82:	2a00      	cmp	r2, #0
  403f84:	f040 822b 	bne.w	4043de <_dtoa_r+0xa06>
  403f88:	4601      	mov	r1, r0
  403f8a:	4648      	mov	r0, r9
  403f8c:	9308      	str	r3, [sp, #32]
  403f8e:	f001 fa23 	bl	4053d8 <__mcmp>
  403f92:	4641      	mov	r1, r8
  403f94:	9006      	str	r0, [sp, #24]
  403f96:	4620      	mov	r0, r4
  403f98:	f001 f846 	bl	405028 <_Bfree>
  403f9c:	9a06      	ldr	r2, [sp, #24]
  403f9e:	9b08      	ldr	r3, [sp, #32]
  403fa0:	b932      	cbnz	r2, 403fb0 <_dtoa_r+0x5d8>
  403fa2:	9924      	ldr	r1, [sp, #144]	; 0x90
  403fa4:	b921      	cbnz	r1, 403fb0 <_dtoa_r+0x5d8>
  403fa6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403fa8:	2a00      	cmp	r2, #0
  403faa:	f000 83ef 	beq.w	40478c <_dtoa_r+0xdb4>
  403fae:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403fb0:	990a      	ldr	r1, [sp, #40]	; 0x28
  403fb2:	2900      	cmp	r1, #0
  403fb4:	f2c0 829f 	blt.w	4044f6 <_dtoa_r+0xb1e>
  403fb8:	d105      	bne.n	403fc6 <_dtoa_r+0x5ee>
  403fba:	9924      	ldr	r1, [sp, #144]	; 0x90
  403fbc:	b919      	cbnz	r1, 403fc6 <_dtoa_r+0x5ee>
  403fbe:	990c      	ldr	r1, [sp, #48]	; 0x30
  403fc0:	2900      	cmp	r1, #0
  403fc2:	f000 8298 	beq.w	4044f6 <_dtoa_r+0xb1e>
  403fc6:	2a00      	cmp	r2, #0
  403fc8:	f300 8306 	bgt.w	4045d8 <_dtoa_r+0xc00>
  403fcc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403fce:	703b      	strb	r3, [r7, #0]
  403fd0:	f107 0801 	add.w	r8, r7, #1
  403fd4:	4297      	cmp	r7, r2
  403fd6:	4645      	mov	r5, r8
  403fd8:	f000 830c 	beq.w	4045f4 <_dtoa_r+0xc1c>
  403fdc:	4649      	mov	r1, r9
  403fde:	2300      	movs	r3, #0
  403fe0:	220a      	movs	r2, #10
  403fe2:	4620      	mov	r0, r4
  403fe4:	f001 f82a 	bl	40503c <__multadd>
  403fe8:	455e      	cmp	r6, fp
  403fea:	4681      	mov	r9, r0
  403fec:	4631      	mov	r1, r6
  403fee:	f04f 0300 	mov.w	r3, #0
  403ff2:	f04f 020a 	mov.w	r2, #10
  403ff6:	4620      	mov	r0, r4
  403ff8:	f000 81eb 	beq.w	4043d2 <_dtoa_r+0x9fa>
  403ffc:	f001 f81e 	bl	40503c <__multadd>
  404000:	4659      	mov	r1, fp
  404002:	4606      	mov	r6, r0
  404004:	2300      	movs	r3, #0
  404006:	220a      	movs	r2, #10
  404008:	4620      	mov	r0, r4
  40400a:	f001 f817 	bl	40503c <__multadd>
  40400e:	4647      	mov	r7, r8
  404010:	4683      	mov	fp, r0
  404012:	e7a3      	b.n	403f5c <_dtoa_r+0x584>
  404014:	201c      	movs	r0, #28
  404016:	9b08      	ldr	r3, [sp, #32]
  404018:	4403      	add	r3, r0
  40401a:	9308      	str	r3, [sp, #32]
  40401c:	9b06      	ldr	r3, [sp, #24]
  40401e:	4403      	add	r3, r0
  404020:	4405      	add	r5, r0
  404022:	9306      	str	r3, [sp, #24]
  404024:	e763      	b.n	403eee <_dtoa_r+0x516>
  404026:	4641      	mov	r1, r8
  404028:	4648      	mov	r0, r9
  40402a:	f001 f9d5 	bl	4053d8 <__mcmp>
  40402e:	2800      	cmp	r0, #0
  404030:	f6bf af73 	bge.w	403f1a <_dtoa_r+0x542>
  404034:	9f02      	ldr	r7, [sp, #8]
  404036:	4649      	mov	r1, r9
  404038:	2300      	movs	r3, #0
  40403a:	220a      	movs	r2, #10
  40403c:	4620      	mov	r0, r4
  40403e:	3f01      	subs	r7, #1
  404040:	9702      	str	r7, [sp, #8]
  404042:	f000 fffb 	bl	40503c <__multadd>
  404046:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404048:	4681      	mov	r9, r0
  40404a:	2b00      	cmp	r3, #0
  40404c:	f040 83b6 	bne.w	4047bc <_dtoa_r+0xde4>
  404050:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404052:	2b00      	cmp	r3, #0
  404054:	f340 83bf 	ble.w	4047d6 <_dtoa_r+0xdfe>
  404058:	930a      	str	r3, [sp, #40]	; 0x28
  40405a:	f8dd b010 	ldr.w	fp, [sp, #16]
  40405e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404060:	465d      	mov	r5, fp
  404062:	e002      	b.n	40406a <_dtoa_r+0x692>
  404064:	f000 ffea 	bl	40503c <__multadd>
  404068:	4681      	mov	r9, r0
  40406a:	4641      	mov	r1, r8
  40406c:	4648      	mov	r0, r9
  40406e:	f7ff fc1f 	bl	4038b0 <quorem>
  404072:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  404076:	f805 ab01 	strb.w	sl, [r5], #1
  40407a:	eba5 030b 	sub.w	r3, r5, fp
  40407e:	42bb      	cmp	r3, r7
  404080:	f04f 020a 	mov.w	r2, #10
  404084:	f04f 0300 	mov.w	r3, #0
  404088:	4649      	mov	r1, r9
  40408a:	4620      	mov	r0, r4
  40408c:	dbea      	blt.n	404064 <_dtoa_r+0x68c>
  40408e:	9b04      	ldr	r3, [sp, #16]
  404090:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404092:	2a01      	cmp	r2, #1
  404094:	bfac      	ite	ge
  404096:	189b      	addge	r3, r3, r2
  404098:	3301      	addlt	r3, #1
  40409a:	461d      	mov	r5, r3
  40409c:	f04f 0b00 	mov.w	fp, #0
  4040a0:	4649      	mov	r1, r9
  4040a2:	2201      	movs	r2, #1
  4040a4:	4620      	mov	r0, r4
  4040a6:	f001 f945 	bl	405334 <__lshift>
  4040aa:	4641      	mov	r1, r8
  4040ac:	4681      	mov	r9, r0
  4040ae:	f001 f993 	bl	4053d8 <__mcmp>
  4040b2:	2800      	cmp	r0, #0
  4040b4:	f340 823d 	ble.w	404532 <_dtoa_r+0xb5a>
  4040b8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  4040bc:	9904      	ldr	r1, [sp, #16]
  4040be:	1e6b      	subs	r3, r5, #1
  4040c0:	e004      	b.n	4040cc <_dtoa_r+0x6f4>
  4040c2:	428b      	cmp	r3, r1
  4040c4:	f000 81ae 	beq.w	404424 <_dtoa_r+0xa4c>
  4040c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4040cc:	2a39      	cmp	r2, #57	; 0x39
  4040ce:	f103 0501 	add.w	r5, r3, #1
  4040d2:	d0f6      	beq.n	4040c2 <_dtoa_r+0x6ea>
  4040d4:	3201      	adds	r2, #1
  4040d6:	701a      	strb	r2, [r3, #0]
  4040d8:	4641      	mov	r1, r8
  4040da:	4620      	mov	r0, r4
  4040dc:	f000 ffa4 	bl	405028 <_Bfree>
  4040e0:	2e00      	cmp	r6, #0
  4040e2:	f43f ae3d 	beq.w	403d60 <_dtoa_r+0x388>
  4040e6:	f1bb 0f00 	cmp.w	fp, #0
  4040ea:	d005      	beq.n	4040f8 <_dtoa_r+0x720>
  4040ec:	45b3      	cmp	fp, r6
  4040ee:	d003      	beq.n	4040f8 <_dtoa_r+0x720>
  4040f0:	4659      	mov	r1, fp
  4040f2:	4620      	mov	r0, r4
  4040f4:	f000 ff98 	bl	405028 <_Bfree>
  4040f8:	4631      	mov	r1, r6
  4040fa:	4620      	mov	r0, r4
  4040fc:	f000 ff94 	bl	405028 <_Bfree>
  404100:	e62e      	b.n	403d60 <_dtoa_r+0x388>
  404102:	2300      	movs	r3, #0
  404104:	930b      	str	r3, [sp, #44]	; 0x2c
  404106:	9b02      	ldr	r3, [sp, #8]
  404108:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40410a:	4413      	add	r3, r2
  40410c:	930f      	str	r3, [sp, #60]	; 0x3c
  40410e:	3301      	adds	r3, #1
  404110:	2b01      	cmp	r3, #1
  404112:	461f      	mov	r7, r3
  404114:	461e      	mov	r6, r3
  404116:	930a      	str	r3, [sp, #40]	; 0x28
  404118:	bfb8      	it	lt
  40411a:	2701      	movlt	r7, #1
  40411c:	2100      	movs	r1, #0
  40411e:	2f17      	cmp	r7, #23
  404120:	6461      	str	r1, [r4, #68]	; 0x44
  404122:	d90a      	bls.n	40413a <_dtoa_r+0x762>
  404124:	2201      	movs	r2, #1
  404126:	2304      	movs	r3, #4
  404128:	005b      	lsls	r3, r3, #1
  40412a:	f103 0014 	add.w	r0, r3, #20
  40412e:	4287      	cmp	r7, r0
  404130:	4611      	mov	r1, r2
  404132:	f102 0201 	add.w	r2, r2, #1
  404136:	d2f7      	bcs.n	404128 <_dtoa_r+0x750>
  404138:	6461      	str	r1, [r4, #68]	; 0x44
  40413a:	4620      	mov	r0, r4
  40413c:	f000 ff4e 	bl	404fdc <_Balloc>
  404140:	2e0e      	cmp	r6, #14
  404142:	9004      	str	r0, [sp, #16]
  404144:	6420      	str	r0, [r4, #64]	; 0x40
  404146:	f63f ad41 	bhi.w	403bcc <_dtoa_r+0x1f4>
  40414a:	2d00      	cmp	r5, #0
  40414c:	f43f ad3e 	beq.w	403bcc <_dtoa_r+0x1f4>
  404150:	9902      	ldr	r1, [sp, #8]
  404152:	2900      	cmp	r1, #0
  404154:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  404158:	f340 8202 	ble.w	404560 <_dtoa_r+0xb88>
  40415c:	4bb8      	ldr	r3, [pc, #736]	; (404440 <_dtoa_r+0xa68>)
  40415e:	f001 020f 	and.w	r2, r1, #15
  404162:	110d      	asrs	r5, r1, #4
  404164:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404168:	06e9      	lsls	r1, r5, #27
  40416a:	e9d3 6700 	ldrd	r6, r7, [r3]
  40416e:	f140 81ae 	bpl.w	4044ce <_dtoa_r+0xaf6>
  404172:	4bb4      	ldr	r3, [pc, #720]	; (404444 <_dtoa_r+0xa6c>)
  404174:	4650      	mov	r0, sl
  404176:	4659      	mov	r1, fp
  404178:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40417c:	f7fd ff86 	bl	40208c <__aeabi_ddiv>
  404180:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  404184:	f005 050f 	and.w	r5, r5, #15
  404188:	f04f 0a03 	mov.w	sl, #3
  40418c:	b18d      	cbz	r5, 4041b2 <_dtoa_r+0x7da>
  40418e:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 404444 <_dtoa_r+0xa6c>
  404192:	07ea      	lsls	r2, r5, #31
  404194:	d509      	bpl.n	4041aa <_dtoa_r+0x7d2>
  404196:	4630      	mov	r0, r6
  404198:	4639      	mov	r1, r7
  40419a:	e9d8 2300 	ldrd	r2, r3, [r8]
  40419e:	f7fd fe4b 	bl	401e38 <__aeabi_dmul>
  4041a2:	f10a 0a01 	add.w	sl, sl, #1
  4041a6:	4606      	mov	r6, r0
  4041a8:	460f      	mov	r7, r1
  4041aa:	106d      	asrs	r5, r5, #1
  4041ac:	f108 0808 	add.w	r8, r8, #8
  4041b0:	d1ef      	bne.n	404192 <_dtoa_r+0x7ba>
  4041b2:	463b      	mov	r3, r7
  4041b4:	4632      	mov	r2, r6
  4041b6:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4041ba:	f7fd ff67 	bl	40208c <__aeabi_ddiv>
  4041be:	4607      	mov	r7, r0
  4041c0:	4688      	mov	r8, r1
  4041c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4041c4:	b143      	cbz	r3, 4041d8 <_dtoa_r+0x800>
  4041c6:	2200      	movs	r2, #0
  4041c8:	4b9f      	ldr	r3, [pc, #636]	; (404448 <_dtoa_r+0xa70>)
  4041ca:	4638      	mov	r0, r7
  4041cc:	4641      	mov	r1, r8
  4041ce:	f001 ff59 	bl	406084 <__aeabi_dcmplt>
  4041d2:	2800      	cmp	r0, #0
  4041d4:	f040 8286 	bne.w	4046e4 <_dtoa_r+0xd0c>
  4041d8:	4650      	mov	r0, sl
  4041da:	f7fd fdc7 	bl	401d6c <__aeabi_i2d>
  4041de:	463a      	mov	r2, r7
  4041e0:	4643      	mov	r3, r8
  4041e2:	f7fd fe29 	bl	401e38 <__aeabi_dmul>
  4041e6:	4b99      	ldr	r3, [pc, #612]	; (40444c <_dtoa_r+0xa74>)
  4041e8:	2200      	movs	r2, #0
  4041ea:	f7fd fc73 	bl	401ad4 <__adddf3>
  4041ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4041f0:	4605      	mov	r5, r0
  4041f2:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4041f6:	2b00      	cmp	r3, #0
  4041f8:	f000 813e 	beq.w	404478 <_dtoa_r+0xaa0>
  4041fc:	9b02      	ldr	r3, [sp, #8]
  4041fe:	9315      	str	r3, [sp, #84]	; 0x54
  404200:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404202:	9312      	str	r3, [sp, #72]	; 0x48
  404204:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404206:	2b00      	cmp	r3, #0
  404208:	f000 81fa 	beq.w	404600 <_dtoa_r+0xc28>
  40420c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40420e:	4b8c      	ldr	r3, [pc, #560]	; (404440 <_dtoa_r+0xa68>)
  404210:	498f      	ldr	r1, [pc, #572]	; (404450 <_dtoa_r+0xa78>)
  404212:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404216:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40421a:	2000      	movs	r0, #0
  40421c:	f7fd ff36 	bl	40208c <__aeabi_ddiv>
  404220:	462a      	mov	r2, r5
  404222:	4633      	mov	r3, r6
  404224:	f7fd fc54 	bl	401ad0 <__aeabi_dsub>
  404228:	4682      	mov	sl, r0
  40422a:	468b      	mov	fp, r1
  40422c:	4638      	mov	r0, r7
  40422e:	4641      	mov	r1, r8
  404230:	f001 ff66 	bl	406100 <__aeabi_d2iz>
  404234:	4605      	mov	r5, r0
  404236:	f7fd fd99 	bl	401d6c <__aeabi_i2d>
  40423a:	4602      	mov	r2, r0
  40423c:	460b      	mov	r3, r1
  40423e:	4638      	mov	r0, r7
  404240:	4641      	mov	r1, r8
  404242:	f7fd fc45 	bl	401ad0 <__aeabi_dsub>
  404246:	3530      	adds	r5, #48	; 0x30
  404248:	fa5f f885 	uxtb.w	r8, r5
  40424c:	9d04      	ldr	r5, [sp, #16]
  40424e:	4606      	mov	r6, r0
  404250:	460f      	mov	r7, r1
  404252:	f885 8000 	strb.w	r8, [r5]
  404256:	4602      	mov	r2, r0
  404258:	460b      	mov	r3, r1
  40425a:	4650      	mov	r0, sl
  40425c:	4659      	mov	r1, fp
  40425e:	3501      	adds	r5, #1
  404260:	f001 ff2e 	bl	4060c0 <__aeabi_dcmpgt>
  404264:	2800      	cmp	r0, #0
  404266:	d154      	bne.n	404312 <_dtoa_r+0x93a>
  404268:	4632      	mov	r2, r6
  40426a:	463b      	mov	r3, r7
  40426c:	2000      	movs	r0, #0
  40426e:	4976      	ldr	r1, [pc, #472]	; (404448 <_dtoa_r+0xa70>)
  404270:	f7fd fc2e 	bl	401ad0 <__aeabi_dsub>
  404274:	4602      	mov	r2, r0
  404276:	460b      	mov	r3, r1
  404278:	4650      	mov	r0, sl
  40427a:	4659      	mov	r1, fp
  40427c:	f001 ff20 	bl	4060c0 <__aeabi_dcmpgt>
  404280:	2800      	cmp	r0, #0
  404282:	f040 8270 	bne.w	404766 <_dtoa_r+0xd8e>
  404286:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404288:	2a01      	cmp	r2, #1
  40428a:	f000 8111 	beq.w	4044b0 <_dtoa_r+0xad8>
  40428e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404290:	9a04      	ldr	r2, [sp, #16]
  404292:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  404296:	4413      	add	r3, r2
  404298:	4699      	mov	r9, r3
  40429a:	e00d      	b.n	4042b8 <_dtoa_r+0x8e0>
  40429c:	2000      	movs	r0, #0
  40429e:	496a      	ldr	r1, [pc, #424]	; (404448 <_dtoa_r+0xa70>)
  4042a0:	f7fd fc16 	bl	401ad0 <__aeabi_dsub>
  4042a4:	4652      	mov	r2, sl
  4042a6:	465b      	mov	r3, fp
  4042a8:	f001 feec 	bl	406084 <__aeabi_dcmplt>
  4042ac:	2800      	cmp	r0, #0
  4042ae:	f040 8258 	bne.w	404762 <_dtoa_r+0xd8a>
  4042b2:	454d      	cmp	r5, r9
  4042b4:	f000 80fa 	beq.w	4044ac <_dtoa_r+0xad4>
  4042b8:	4650      	mov	r0, sl
  4042ba:	4659      	mov	r1, fp
  4042bc:	2200      	movs	r2, #0
  4042be:	4b65      	ldr	r3, [pc, #404]	; (404454 <_dtoa_r+0xa7c>)
  4042c0:	f7fd fdba 	bl	401e38 <__aeabi_dmul>
  4042c4:	2200      	movs	r2, #0
  4042c6:	4b63      	ldr	r3, [pc, #396]	; (404454 <_dtoa_r+0xa7c>)
  4042c8:	4682      	mov	sl, r0
  4042ca:	468b      	mov	fp, r1
  4042cc:	4630      	mov	r0, r6
  4042ce:	4639      	mov	r1, r7
  4042d0:	f7fd fdb2 	bl	401e38 <__aeabi_dmul>
  4042d4:	460f      	mov	r7, r1
  4042d6:	4606      	mov	r6, r0
  4042d8:	f001 ff12 	bl	406100 <__aeabi_d2iz>
  4042dc:	4680      	mov	r8, r0
  4042de:	f7fd fd45 	bl	401d6c <__aeabi_i2d>
  4042e2:	4602      	mov	r2, r0
  4042e4:	460b      	mov	r3, r1
  4042e6:	4630      	mov	r0, r6
  4042e8:	4639      	mov	r1, r7
  4042ea:	f7fd fbf1 	bl	401ad0 <__aeabi_dsub>
  4042ee:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4042f2:	fa5f f888 	uxtb.w	r8, r8
  4042f6:	4652      	mov	r2, sl
  4042f8:	465b      	mov	r3, fp
  4042fa:	f805 8b01 	strb.w	r8, [r5], #1
  4042fe:	4606      	mov	r6, r0
  404300:	460f      	mov	r7, r1
  404302:	f001 febf 	bl	406084 <__aeabi_dcmplt>
  404306:	4632      	mov	r2, r6
  404308:	463b      	mov	r3, r7
  40430a:	2800      	cmp	r0, #0
  40430c:	d0c6      	beq.n	40429c <_dtoa_r+0x8c4>
  40430e:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404312:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404314:	9302      	str	r3, [sp, #8]
  404316:	e523      	b.n	403d60 <_dtoa_r+0x388>
  404318:	2300      	movs	r3, #0
  40431a:	930b      	str	r3, [sp, #44]	; 0x2c
  40431c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40431e:	2b00      	cmp	r3, #0
  404320:	f340 80dc 	ble.w	4044dc <_dtoa_r+0xb04>
  404324:	461f      	mov	r7, r3
  404326:	461e      	mov	r6, r3
  404328:	930f      	str	r3, [sp, #60]	; 0x3c
  40432a:	930a      	str	r3, [sp, #40]	; 0x28
  40432c:	e6f6      	b.n	40411c <_dtoa_r+0x744>
  40432e:	2301      	movs	r3, #1
  404330:	930b      	str	r3, [sp, #44]	; 0x2c
  404332:	e7f3      	b.n	40431c <_dtoa_r+0x944>
  404334:	f1ba 0f00 	cmp.w	sl, #0
  404338:	f47f ada8 	bne.w	403e8c <_dtoa_r+0x4b4>
  40433c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  404340:	2b00      	cmp	r3, #0
  404342:	f47f adba 	bne.w	403eba <_dtoa_r+0x4e2>
  404346:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40434a:	0d3f      	lsrs	r7, r7, #20
  40434c:	053f      	lsls	r7, r7, #20
  40434e:	2f00      	cmp	r7, #0
  404350:	f000 820d 	beq.w	40476e <_dtoa_r+0xd96>
  404354:	9b08      	ldr	r3, [sp, #32]
  404356:	3301      	adds	r3, #1
  404358:	9308      	str	r3, [sp, #32]
  40435a:	9b06      	ldr	r3, [sp, #24]
  40435c:	3301      	adds	r3, #1
  40435e:	9306      	str	r3, [sp, #24]
  404360:	2301      	movs	r3, #1
  404362:	930c      	str	r3, [sp, #48]	; 0x30
  404364:	e5ab      	b.n	403ebe <_dtoa_r+0x4e6>
  404366:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404368:	2b00      	cmp	r3, #0
  40436a:	f73f ac42 	bgt.w	403bf2 <_dtoa_r+0x21a>
  40436e:	f040 8221 	bne.w	4047b4 <_dtoa_r+0xddc>
  404372:	2200      	movs	r2, #0
  404374:	4b38      	ldr	r3, [pc, #224]	; (404458 <_dtoa_r+0xa80>)
  404376:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40437a:	f7fd fd5d 	bl	401e38 <__aeabi_dmul>
  40437e:	4652      	mov	r2, sl
  404380:	465b      	mov	r3, fp
  404382:	f001 fe93 	bl	4060ac <__aeabi_dcmpge>
  404386:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  40438a:	4646      	mov	r6, r8
  40438c:	2800      	cmp	r0, #0
  40438e:	d041      	beq.n	404414 <_dtoa_r+0xa3c>
  404390:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404392:	9d04      	ldr	r5, [sp, #16]
  404394:	43db      	mvns	r3, r3
  404396:	9302      	str	r3, [sp, #8]
  404398:	4641      	mov	r1, r8
  40439a:	4620      	mov	r0, r4
  40439c:	f000 fe44 	bl	405028 <_Bfree>
  4043a0:	2e00      	cmp	r6, #0
  4043a2:	f43f acdd 	beq.w	403d60 <_dtoa_r+0x388>
  4043a6:	e6a7      	b.n	4040f8 <_dtoa_r+0x720>
  4043a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4043aa:	4649      	mov	r1, r9
  4043ac:	4620      	mov	r0, r4
  4043ae:	f000 ff71 	bl	405294 <__pow5mult>
  4043b2:	4681      	mov	r9, r0
  4043b4:	e558      	b.n	403e68 <_dtoa_r+0x490>
  4043b6:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4043b8:	2a00      	cmp	r2, #0
  4043ba:	f000 8187 	beq.w	4046cc <_dtoa_r+0xcf4>
  4043be:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4043c2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4043c4:	9d08      	ldr	r5, [sp, #32]
  4043c6:	e4f2      	b.n	403dae <_dtoa_r+0x3d6>
  4043c8:	f1ba 0f00 	cmp.w	sl, #0
  4043cc:	f47f ad75 	bne.w	403eba <_dtoa_r+0x4e2>
  4043d0:	e7b4      	b.n	40433c <_dtoa_r+0x964>
  4043d2:	f000 fe33 	bl	40503c <__multadd>
  4043d6:	4647      	mov	r7, r8
  4043d8:	4606      	mov	r6, r0
  4043da:	4683      	mov	fp, r0
  4043dc:	e5be      	b.n	403f5c <_dtoa_r+0x584>
  4043de:	4601      	mov	r1, r0
  4043e0:	4620      	mov	r0, r4
  4043e2:	9306      	str	r3, [sp, #24]
  4043e4:	f000 fe20 	bl	405028 <_Bfree>
  4043e8:	2201      	movs	r2, #1
  4043ea:	9b06      	ldr	r3, [sp, #24]
  4043ec:	e5e0      	b.n	403fb0 <_dtoa_r+0x5d8>
  4043ee:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4043f0:	2b02      	cmp	r3, #2
  4043f2:	f77f ad96 	ble.w	403f22 <_dtoa_r+0x54a>
  4043f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4043f8:	2b00      	cmp	r3, #0
  4043fa:	d1c9      	bne.n	404390 <_dtoa_r+0x9b8>
  4043fc:	4641      	mov	r1, r8
  4043fe:	2205      	movs	r2, #5
  404400:	4620      	mov	r0, r4
  404402:	f000 fe1b 	bl	40503c <__multadd>
  404406:	4601      	mov	r1, r0
  404408:	4680      	mov	r8, r0
  40440a:	4648      	mov	r0, r9
  40440c:	f000 ffe4 	bl	4053d8 <__mcmp>
  404410:	2800      	cmp	r0, #0
  404412:	ddbd      	ble.n	404390 <_dtoa_r+0x9b8>
  404414:	9a02      	ldr	r2, [sp, #8]
  404416:	9904      	ldr	r1, [sp, #16]
  404418:	2331      	movs	r3, #49	; 0x31
  40441a:	3201      	adds	r2, #1
  40441c:	9202      	str	r2, [sp, #8]
  40441e:	700b      	strb	r3, [r1, #0]
  404420:	1c4d      	adds	r5, r1, #1
  404422:	e7b9      	b.n	404398 <_dtoa_r+0x9c0>
  404424:	9a02      	ldr	r2, [sp, #8]
  404426:	3201      	adds	r2, #1
  404428:	9202      	str	r2, [sp, #8]
  40442a:	9a04      	ldr	r2, [sp, #16]
  40442c:	2331      	movs	r3, #49	; 0x31
  40442e:	7013      	strb	r3, [r2, #0]
  404430:	e652      	b.n	4040d8 <_dtoa_r+0x700>
  404432:	2301      	movs	r3, #1
  404434:	930b      	str	r3, [sp, #44]	; 0x2c
  404436:	e666      	b.n	404106 <_dtoa_r+0x72e>
  404438:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40443c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40443e:	e48f      	b.n	403d60 <_dtoa_r+0x388>
  404440:	00406f68 	.word	0x00406f68
  404444:	00406f40 	.word	0x00406f40
  404448:	3ff00000 	.word	0x3ff00000
  40444c:	401c0000 	.word	0x401c0000
  404450:	3fe00000 	.word	0x3fe00000
  404454:	40240000 	.word	0x40240000
  404458:	40140000 	.word	0x40140000
  40445c:	4650      	mov	r0, sl
  40445e:	f7fd fc85 	bl	401d6c <__aeabi_i2d>
  404462:	463a      	mov	r2, r7
  404464:	4643      	mov	r3, r8
  404466:	f7fd fce7 	bl	401e38 <__aeabi_dmul>
  40446a:	2200      	movs	r2, #0
  40446c:	4bc1      	ldr	r3, [pc, #772]	; (404774 <_dtoa_r+0xd9c>)
  40446e:	f7fd fb31 	bl	401ad4 <__adddf3>
  404472:	4605      	mov	r5, r0
  404474:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404478:	4641      	mov	r1, r8
  40447a:	2200      	movs	r2, #0
  40447c:	4bbe      	ldr	r3, [pc, #760]	; (404778 <_dtoa_r+0xda0>)
  40447e:	4638      	mov	r0, r7
  404480:	f7fd fb26 	bl	401ad0 <__aeabi_dsub>
  404484:	462a      	mov	r2, r5
  404486:	4633      	mov	r3, r6
  404488:	4682      	mov	sl, r0
  40448a:	468b      	mov	fp, r1
  40448c:	f001 fe18 	bl	4060c0 <__aeabi_dcmpgt>
  404490:	4680      	mov	r8, r0
  404492:	2800      	cmp	r0, #0
  404494:	f040 8110 	bne.w	4046b8 <_dtoa_r+0xce0>
  404498:	462a      	mov	r2, r5
  40449a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  40449e:	4650      	mov	r0, sl
  4044a0:	4659      	mov	r1, fp
  4044a2:	f001 fdef 	bl	406084 <__aeabi_dcmplt>
  4044a6:	b118      	cbz	r0, 4044b0 <_dtoa_r+0xad8>
  4044a8:	4646      	mov	r6, r8
  4044aa:	e771      	b.n	404390 <_dtoa_r+0x9b8>
  4044ac:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4044b0:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  4044b4:	f7ff bb8a 	b.w	403bcc <_dtoa_r+0x1f4>
  4044b8:	9804      	ldr	r0, [sp, #16]
  4044ba:	f7ff babb 	b.w	403a34 <_dtoa_r+0x5c>
  4044be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4044c0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4044c2:	970c      	str	r7, [sp, #48]	; 0x30
  4044c4:	1afb      	subs	r3, r7, r3
  4044c6:	441a      	add	r2, r3
  4044c8:	920d      	str	r2, [sp, #52]	; 0x34
  4044ca:	2700      	movs	r7, #0
  4044cc:	e469      	b.n	403da2 <_dtoa_r+0x3ca>
  4044ce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  4044d2:	f04f 0a02 	mov.w	sl, #2
  4044d6:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  4044da:	e657      	b.n	40418c <_dtoa_r+0x7b4>
  4044dc:	2100      	movs	r1, #0
  4044de:	2301      	movs	r3, #1
  4044e0:	6461      	str	r1, [r4, #68]	; 0x44
  4044e2:	4620      	mov	r0, r4
  4044e4:	9325      	str	r3, [sp, #148]	; 0x94
  4044e6:	f000 fd79 	bl	404fdc <_Balloc>
  4044ea:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4044ec:	9004      	str	r0, [sp, #16]
  4044ee:	6420      	str	r0, [r4, #64]	; 0x40
  4044f0:	930a      	str	r3, [sp, #40]	; 0x28
  4044f2:	930f      	str	r3, [sp, #60]	; 0x3c
  4044f4:	e629      	b.n	40414a <_dtoa_r+0x772>
  4044f6:	2a00      	cmp	r2, #0
  4044f8:	46d0      	mov	r8, sl
  4044fa:	f8cd b018 	str.w	fp, [sp, #24]
  4044fe:	469a      	mov	sl, r3
  404500:	dd11      	ble.n	404526 <_dtoa_r+0xb4e>
  404502:	4649      	mov	r1, r9
  404504:	2201      	movs	r2, #1
  404506:	4620      	mov	r0, r4
  404508:	f000 ff14 	bl	405334 <__lshift>
  40450c:	4641      	mov	r1, r8
  40450e:	4681      	mov	r9, r0
  404510:	f000 ff62 	bl	4053d8 <__mcmp>
  404514:	2800      	cmp	r0, #0
  404516:	f340 8146 	ble.w	4047a6 <_dtoa_r+0xdce>
  40451a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40451e:	f000 8106 	beq.w	40472e <_dtoa_r+0xd56>
  404522:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  404526:	46b3      	mov	fp, r6
  404528:	f887 a000 	strb.w	sl, [r7]
  40452c:	1c7d      	adds	r5, r7, #1
  40452e:	9e06      	ldr	r6, [sp, #24]
  404530:	e5d2      	b.n	4040d8 <_dtoa_r+0x700>
  404532:	d104      	bne.n	40453e <_dtoa_r+0xb66>
  404534:	f01a 0f01 	tst.w	sl, #1
  404538:	d001      	beq.n	40453e <_dtoa_r+0xb66>
  40453a:	e5bd      	b.n	4040b8 <_dtoa_r+0x6e0>
  40453c:	4615      	mov	r5, r2
  40453e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404542:	2b30      	cmp	r3, #48	; 0x30
  404544:	f105 32ff 	add.w	r2, r5, #4294967295
  404548:	d0f8      	beq.n	40453c <_dtoa_r+0xb64>
  40454a:	e5c5      	b.n	4040d8 <_dtoa_r+0x700>
  40454c:	9904      	ldr	r1, [sp, #16]
  40454e:	2230      	movs	r2, #48	; 0x30
  404550:	700a      	strb	r2, [r1, #0]
  404552:	9a02      	ldr	r2, [sp, #8]
  404554:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404558:	3201      	adds	r2, #1
  40455a:	9202      	str	r2, [sp, #8]
  40455c:	f7ff bbfc 	b.w	403d58 <_dtoa_r+0x380>
  404560:	f000 80bb 	beq.w	4046da <_dtoa_r+0xd02>
  404564:	9b02      	ldr	r3, [sp, #8]
  404566:	425d      	negs	r5, r3
  404568:	4b84      	ldr	r3, [pc, #528]	; (40477c <_dtoa_r+0xda4>)
  40456a:	f005 020f 	and.w	r2, r5, #15
  40456e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404572:	e9d3 2300 	ldrd	r2, r3, [r3]
  404576:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40457a:	f7fd fc5d 	bl	401e38 <__aeabi_dmul>
  40457e:	112d      	asrs	r5, r5, #4
  404580:	4607      	mov	r7, r0
  404582:	4688      	mov	r8, r1
  404584:	f000 812c 	beq.w	4047e0 <_dtoa_r+0xe08>
  404588:	4e7d      	ldr	r6, [pc, #500]	; (404780 <_dtoa_r+0xda8>)
  40458a:	f04f 0a02 	mov.w	sl, #2
  40458e:	07eb      	lsls	r3, r5, #31
  404590:	d509      	bpl.n	4045a6 <_dtoa_r+0xbce>
  404592:	4638      	mov	r0, r7
  404594:	4641      	mov	r1, r8
  404596:	e9d6 2300 	ldrd	r2, r3, [r6]
  40459a:	f7fd fc4d 	bl	401e38 <__aeabi_dmul>
  40459e:	f10a 0a01 	add.w	sl, sl, #1
  4045a2:	4607      	mov	r7, r0
  4045a4:	4688      	mov	r8, r1
  4045a6:	106d      	asrs	r5, r5, #1
  4045a8:	f106 0608 	add.w	r6, r6, #8
  4045ac:	d1ef      	bne.n	40458e <_dtoa_r+0xbb6>
  4045ae:	e608      	b.n	4041c2 <_dtoa_r+0x7ea>
  4045b0:	6871      	ldr	r1, [r6, #4]
  4045b2:	4620      	mov	r0, r4
  4045b4:	f000 fd12 	bl	404fdc <_Balloc>
  4045b8:	6933      	ldr	r3, [r6, #16]
  4045ba:	3302      	adds	r3, #2
  4045bc:	009a      	lsls	r2, r3, #2
  4045be:	4605      	mov	r5, r0
  4045c0:	f106 010c 	add.w	r1, r6, #12
  4045c4:	300c      	adds	r0, #12
  4045c6:	f000 fc63 	bl	404e90 <memcpy>
  4045ca:	4629      	mov	r1, r5
  4045cc:	2201      	movs	r2, #1
  4045ce:	4620      	mov	r0, r4
  4045d0:	f000 feb0 	bl	405334 <__lshift>
  4045d4:	9006      	str	r0, [sp, #24]
  4045d6:	e4b5      	b.n	403f44 <_dtoa_r+0x56c>
  4045d8:	2b39      	cmp	r3, #57	; 0x39
  4045da:	f8cd b018 	str.w	fp, [sp, #24]
  4045de:	46d0      	mov	r8, sl
  4045e0:	f000 80a5 	beq.w	40472e <_dtoa_r+0xd56>
  4045e4:	f103 0a01 	add.w	sl, r3, #1
  4045e8:	46b3      	mov	fp, r6
  4045ea:	f887 a000 	strb.w	sl, [r7]
  4045ee:	1c7d      	adds	r5, r7, #1
  4045f0:	9e06      	ldr	r6, [sp, #24]
  4045f2:	e571      	b.n	4040d8 <_dtoa_r+0x700>
  4045f4:	465a      	mov	r2, fp
  4045f6:	46d0      	mov	r8, sl
  4045f8:	46b3      	mov	fp, r6
  4045fa:	469a      	mov	sl, r3
  4045fc:	4616      	mov	r6, r2
  4045fe:	e54f      	b.n	4040a0 <_dtoa_r+0x6c8>
  404600:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404602:	495e      	ldr	r1, [pc, #376]	; (40477c <_dtoa_r+0xda4>)
  404604:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  404608:	462a      	mov	r2, r5
  40460a:	4633      	mov	r3, r6
  40460c:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  404610:	f7fd fc12 	bl	401e38 <__aeabi_dmul>
  404614:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  404618:	4638      	mov	r0, r7
  40461a:	4641      	mov	r1, r8
  40461c:	f001 fd70 	bl	406100 <__aeabi_d2iz>
  404620:	4605      	mov	r5, r0
  404622:	f7fd fba3 	bl	401d6c <__aeabi_i2d>
  404626:	460b      	mov	r3, r1
  404628:	4602      	mov	r2, r0
  40462a:	4641      	mov	r1, r8
  40462c:	4638      	mov	r0, r7
  40462e:	f7fd fa4f 	bl	401ad0 <__aeabi_dsub>
  404632:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404634:	460f      	mov	r7, r1
  404636:	9904      	ldr	r1, [sp, #16]
  404638:	3530      	adds	r5, #48	; 0x30
  40463a:	2b01      	cmp	r3, #1
  40463c:	700d      	strb	r5, [r1, #0]
  40463e:	4606      	mov	r6, r0
  404640:	f101 0501 	add.w	r5, r1, #1
  404644:	d026      	beq.n	404694 <_dtoa_r+0xcbc>
  404646:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404648:	9a04      	ldr	r2, [sp, #16]
  40464a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 404788 <_dtoa_r+0xdb0>
  40464e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  404652:	4413      	add	r3, r2
  404654:	f04f 0a00 	mov.w	sl, #0
  404658:	4699      	mov	r9, r3
  40465a:	4652      	mov	r2, sl
  40465c:	465b      	mov	r3, fp
  40465e:	4630      	mov	r0, r6
  404660:	4639      	mov	r1, r7
  404662:	f7fd fbe9 	bl	401e38 <__aeabi_dmul>
  404666:	460f      	mov	r7, r1
  404668:	4606      	mov	r6, r0
  40466a:	f001 fd49 	bl	406100 <__aeabi_d2iz>
  40466e:	4680      	mov	r8, r0
  404670:	f7fd fb7c 	bl	401d6c <__aeabi_i2d>
  404674:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404678:	4602      	mov	r2, r0
  40467a:	460b      	mov	r3, r1
  40467c:	4630      	mov	r0, r6
  40467e:	4639      	mov	r1, r7
  404680:	f7fd fa26 	bl	401ad0 <__aeabi_dsub>
  404684:	f805 8b01 	strb.w	r8, [r5], #1
  404688:	454d      	cmp	r5, r9
  40468a:	4606      	mov	r6, r0
  40468c:	460f      	mov	r7, r1
  40468e:	d1e4      	bne.n	40465a <_dtoa_r+0xc82>
  404690:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404694:	4b3b      	ldr	r3, [pc, #236]	; (404784 <_dtoa_r+0xdac>)
  404696:	2200      	movs	r2, #0
  404698:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40469c:	f7fd fa1a 	bl	401ad4 <__adddf3>
  4046a0:	4632      	mov	r2, r6
  4046a2:	463b      	mov	r3, r7
  4046a4:	f001 fcee 	bl	406084 <__aeabi_dcmplt>
  4046a8:	2800      	cmp	r0, #0
  4046aa:	d046      	beq.n	40473a <_dtoa_r+0xd62>
  4046ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4046ae:	9302      	str	r3, [sp, #8]
  4046b0:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4046b4:	f7ff bb43 	b.w	403d3e <_dtoa_r+0x366>
  4046b8:	f04f 0800 	mov.w	r8, #0
  4046bc:	4646      	mov	r6, r8
  4046be:	e6a9      	b.n	404414 <_dtoa_r+0xa3c>
  4046c0:	9b08      	ldr	r3, [sp, #32]
  4046c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4046c4:	1a9d      	subs	r5, r3, r2
  4046c6:	2300      	movs	r3, #0
  4046c8:	f7ff bb71 	b.w	403dae <_dtoa_r+0x3d6>
  4046cc:	9b18      	ldr	r3, [sp, #96]	; 0x60
  4046ce:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4046d0:	9d08      	ldr	r5, [sp, #32]
  4046d2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4046d6:	f7ff bb6a 	b.w	403dae <_dtoa_r+0x3d6>
  4046da:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  4046de:	f04f 0a02 	mov.w	sl, #2
  4046e2:	e56e      	b.n	4041c2 <_dtoa_r+0x7ea>
  4046e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4046e6:	2b00      	cmp	r3, #0
  4046e8:	f43f aeb8 	beq.w	40445c <_dtoa_r+0xa84>
  4046ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4046ee:	2b00      	cmp	r3, #0
  4046f0:	f77f aede 	ble.w	4044b0 <_dtoa_r+0xad8>
  4046f4:	2200      	movs	r2, #0
  4046f6:	4b24      	ldr	r3, [pc, #144]	; (404788 <_dtoa_r+0xdb0>)
  4046f8:	4638      	mov	r0, r7
  4046fa:	4641      	mov	r1, r8
  4046fc:	f7fd fb9c 	bl	401e38 <__aeabi_dmul>
  404700:	4607      	mov	r7, r0
  404702:	4688      	mov	r8, r1
  404704:	f10a 0001 	add.w	r0, sl, #1
  404708:	f7fd fb30 	bl	401d6c <__aeabi_i2d>
  40470c:	463a      	mov	r2, r7
  40470e:	4643      	mov	r3, r8
  404710:	f7fd fb92 	bl	401e38 <__aeabi_dmul>
  404714:	2200      	movs	r2, #0
  404716:	4b17      	ldr	r3, [pc, #92]	; (404774 <_dtoa_r+0xd9c>)
  404718:	f7fd f9dc 	bl	401ad4 <__adddf3>
  40471c:	9a02      	ldr	r2, [sp, #8]
  40471e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404720:	9312      	str	r3, [sp, #72]	; 0x48
  404722:	3a01      	subs	r2, #1
  404724:	4605      	mov	r5, r0
  404726:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40472a:	9215      	str	r2, [sp, #84]	; 0x54
  40472c:	e56a      	b.n	404204 <_dtoa_r+0x82c>
  40472e:	2239      	movs	r2, #57	; 0x39
  404730:	46b3      	mov	fp, r6
  404732:	703a      	strb	r2, [r7, #0]
  404734:	9e06      	ldr	r6, [sp, #24]
  404736:	1c7d      	adds	r5, r7, #1
  404738:	e4c0      	b.n	4040bc <_dtoa_r+0x6e4>
  40473a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40473e:	2000      	movs	r0, #0
  404740:	4910      	ldr	r1, [pc, #64]	; (404784 <_dtoa_r+0xdac>)
  404742:	f7fd f9c5 	bl	401ad0 <__aeabi_dsub>
  404746:	4632      	mov	r2, r6
  404748:	463b      	mov	r3, r7
  40474a:	f001 fcb9 	bl	4060c0 <__aeabi_dcmpgt>
  40474e:	b908      	cbnz	r0, 404754 <_dtoa_r+0xd7c>
  404750:	e6ae      	b.n	4044b0 <_dtoa_r+0xad8>
  404752:	4615      	mov	r5, r2
  404754:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404758:	2b30      	cmp	r3, #48	; 0x30
  40475a:	f105 32ff 	add.w	r2, r5, #4294967295
  40475e:	d0f8      	beq.n	404752 <_dtoa_r+0xd7a>
  404760:	e5d7      	b.n	404312 <_dtoa_r+0x93a>
  404762:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404766:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404768:	9302      	str	r3, [sp, #8]
  40476a:	f7ff bae8 	b.w	403d3e <_dtoa_r+0x366>
  40476e:	970c      	str	r7, [sp, #48]	; 0x30
  404770:	f7ff bba5 	b.w	403ebe <_dtoa_r+0x4e6>
  404774:	401c0000 	.word	0x401c0000
  404778:	40140000 	.word	0x40140000
  40477c:	00406f68 	.word	0x00406f68
  404780:	00406f40 	.word	0x00406f40
  404784:	3fe00000 	.word	0x3fe00000
  404788:	40240000 	.word	0x40240000
  40478c:	2b39      	cmp	r3, #57	; 0x39
  40478e:	f8cd b018 	str.w	fp, [sp, #24]
  404792:	46d0      	mov	r8, sl
  404794:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404798:	469a      	mov	sl, r3
  40479a:	d0c8      	beq.n	40472e <_dtoa_r+0xd56>
  40479c:	f1bb 0f00 	cmp.w	fp, #0
  4047a0:	f73f aebf 	bgt.w	404522 <_dtoa_r+0xb4a>
  4047a4:	e6bf      	b.n	404526 <_dtoa_r+0xb4e>
  4047a6:	f47f aebe 	bne.w	404526 <_dtoa_r+0xb4e>
  4047aa:	f01a 0f01 	tst.w	sl, #1
  4047ae:	f43f aeba 	beq.w	404526 <_dtoa_r+0xb4e>
  4047b2:	e6b2      	b.n	40451a <_dtoa_r+0xb42>
  4047b4:	f04f 0800 	mov.w	r8, #0
  4047b8:	4646      	mov	r6, r8
  4047ba:	e5e9      	b.n	404390 <_dtoa_r+0x9b8>
  4047bc:	4631      	mov	r1, r6
  4047be:	2300      	movs	r3, #0
  4047c0:	220a      	movs	r2, #10
  4047c2:	4620      	mov	r0, r4
  4047c4:	f000 fc3a 	bl	40503c <__multadd>
  4047c8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4047ca:	2b00      	cmp	r3, #0
  4047cc:	4606      	mov	r6, r0
  4047ce:	dd0a      	ble.n	4047e6 <_dtoa_r+0xe0e>
  4047d0:	930a      	str	r3, [sp, #40]	; 0x28
  4047d2:	f7ff bbaa 	b.w	403f2a <_dtoa_r+0x552>
  4047d6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4047d8:	2b02      	cmp	r3, #2
  4047da:	dc23      	bgt.n	404824 <_dtoa_r+0xe4c>
  4047dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4047de:	e43b      	b.n	404058 <_dtoa_r+0x680>
  4047e0:	f04f 0a02 	mov.w	sl, #2
  4047e4:	e4ed      	b.n	4041c2 <_dtoa_r+0x7ea>
  4047e6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4047e8:	2b02      	cmp	r3, #2
  4047ea:	dc1b      	bgt.n	404824 <_dtoa_r+0xe4c>
  4047ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4047ee:	e7ef      	b.n	4047d0 <_dtoa_r+0xdf8>
  4047f0:	2500      	movs	r5, #0
  4047f2:	6465      	str	r5, [r4, #68]	; 0x44
  4047f4:	4629      	mov	r1, r5
  4047f6:	4620      	mov	r0, r4
  4047f8:	f000 fbf0 	bl	404fdc <_Balloc>
  4047fc:	f04f 33ff 	mov.w	r3, #4294967295
  404800:	930a      	str	r3, [sp, #40]	; 0x28
  404802:	930f      	str	r3, [sp, #60]	; 0x3c
  404804:	2301      	movs	r3, #1
  404806:	9004      	str	r0, [sp, #16]
  404808:	9525      	str	r5, [sp, #148]	; 0x94
  40480a:	6420      	str	r0, [r4, #64]	; 0x40
  40480c:	930b      	str	r3, [sp, #44]	; 0x2c
  40480e:	f7ff b9dd 	b.w	403bcc <_dtoa_r+0x1f4>
  404812:	2501      	movs	r5, #1
  404814:	f7ff b9a5 	b.w	403b62 <_dtoa_r+0x18a>
  404818:	f43f ab69 	beq.w	403eee <_dtoa_r+0x516>
  40481c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404820:	f7ff bbf9 	b.w	404016 <_dtoa_r+0x63e>
  404824:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404826:	930a      	str	r3, [sp, #40]	; 0x28
  404828:	e5e5      	b.n	4043f6 <_dtoa_r+0xa1e>
  40482a:	bf00      	nop

0040482c <__libc_fini_array>:
  40482c:	b538      	push	{r3, r4, r5, lr}
  40482e:	4c0a      	ldr	r4, [pc, #40]	; (404858 <__libc_fini_array+0x2c>)
  404830:	4d0a      	ldr	r5, [pc, #40]	; (40485c <__libc_fini_array+0x30>)
  404832:	1b64      	subs	r4, r4, r5
  404834:	10a4      	asrs	r4, r4, #2
  404836:	d00a      	beq.n	40484e <__libc_fini_array+0x22>
  404838:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40483c:	3b01      	subs	r3, #1
  40483e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  404842:	3c01      	subs	r4, #1
  404844:	f855 3904 	ldr.w	r3, [r5], #-4
  404848:	4798      	blx	r3
  40484a:	2c00      	cmp	r4, #0
  40484c:	d1f9      	bne.n	404842 <__libc_fini_array+0x16>
  40484e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404852:	f002 bc87 	b.w	407164 <_fini>
  404856:	bf00      	nop
  404858:	00407174 	.word	0x00407174
  40485c:	00407170 	.word	0x00407170

00404860 <_localeconv_r>:
  404860:	4a04      	ldr	r2, [pc, #16]	; (404874 <_localeconv_r+0x14>)
  404862:	4b05      	ldr	r3, [pc, #20]	; (404878 <_localeconv_r+0x18>)
  404864:	6812      	ldr	r2, [r2, #0]
  404866:	6b50      	ldr	r0, [r2, #52]	; 0x34
  404868:	2800      	cmp	r0, #0
  40486a:	bf08      	it	eq
  40486c:	4618      	moveq	r0, r3
  40486e:	30f0      	adds	r0, #240	; 0xf0
  404870:	4770      	bx	lr
  404872:	bf00      	nop
  404874:	20400024 	.word	0x20400024
  404878:	20400864 	.word	0x20400864

0040487c <__retarget_lock_acquire_recursive>:
  40487c:	4770      	bx	lr
  40487e:	bf00      	nop

00404880 <__retarget_lock_release_recursive>:
  404880:	4770      	bx	lr
  404882:	bf00      	nop

00404884 <_malloc_r>:
  404884:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404888:	f101 060b 	add.w	r6, r1, #11
  40488c:	2e16      	cmp	r6, #22
  40488e:	b083      	sub	sp, #12
  404890:	4605      	mov	r5, r0
  404892:	f240 809e 	bls.w	4049d2 <_malloc_r+0x14e>
  404896:	f036 0607 	bics.w	r6, r6, #7
  40489a:	f100 80bd 	bmi.w	404a18 <_malloc_r+0x194>
  40489e:	42b1      	cmp	r1, r6
  4048a0:	f200 80ba 	bhi.w	404a18 <_malloc_r+0x194>
  4048a4:	f000 fb8e 	bl	404fc4 <__malloc_lock>
  4048a8:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4048ac:	f0c0 8293 	bcc.w	404dd6 <_malloc_r+0x552>
  4048b0:	0a73      	lsrs	r3, r6, #9
  4048b2:	f000 80b8 	beq.w	404a26 <_malloc_r+0x1a2>
  4048b6:	2b04      	cmp	r3, #4
  4048b8:	f200 8179 	bhi.w	404bae <_malloc_r+0x32a>
  4048bc:	09b3      	lsrs	r3, r6, #6
  4048be:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4048c2:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4048c6:	00c3      	lsls	r3, r0, #3
  4048c8:	4fbf      	ldr	r7, [pc, #764]	; (404bc8 <_malloc_r+0x344>)
  4048ca:	443b      	add	r3, r7
  4048cc:	f1a3 0108 	sub.w	r1, r3, #8
  4048d0:	685c      	ldr	r4, [r3, #4]
  4048d2:	42a1      	cmp	r1, r4
  4048d4:	d106      	bne.n	4048e4 <_malloc_r+0x60>
  4048d6:	e00c      	b.n	4048f2 <_malloc_r+0x6e>
  4048d8:	2a00      	cmp	r2, #0
  4048da:	f280 80aa 	bge.w	404a32 <_malloc_r+0x1ae>
  4048de:	68e4      	ldr	r4, [r4, #12]
  4048e0:	42a1      	cmp	r1, r4
  4048e2:	d006      	beq.n	4048f2 <_malloc_r+0x6e>
  4048e4:	6863      	ldr	r3, [r4, #4]
  4048e6:	f023 0303 	bic.w	r3, r3, #3
  4048ea:	1b9a      	subs	r2, r3, r6
  4048ec:	2a0f      	cmp	r2, #15
  4048ee:	ddf3      	ble.n	4048d8 <_malloc_r+0x54>
  4048f0:	4670      	mov	r0, lr
  4048f2:	693c      	ldr	r4, [r7, #16]
  4048f4:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404bdc <_malloc_r+0x358>
  4048f8:	4574      	cmp	r4, lr
  4048fa:	f000 81ab 	beq.w	404c54 <_malloc_r+0x3d0>
  4048fe:	6863      	ldr	r3, [r4, #4]
  404900:	f023 0303 	bic.w	r3, r3, #3
  404904:	1b9a      	subs	r2, r3, r6
  404906:	2a0f      	cmp	r2, #15
  404908:	f300 8190 	bgt.w	404c2c <_malloc_r+0x3a8>
  40490c:	2a00      	cmp	r2, #0
  40490e:	f8c7 e014 	str.w	lr, [r7, #20]
  404912:	f8c7 e010 	str.w	lr, [r7, #16]
  404916:	f280 809d 	bge.w	404a54 <_malloc_r+0x1d0>
  40491a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40491e:	f080 8161 	bcs.w	404be4 <_malloc_r+0x360>
  404922:	08db      	lsrs	r3, r3, #3
  404924:	f103 0c01 	add.w	ip, r3, #1
  404928:	1099      	asrs	r1, r3, #2
  40492a:	687a      	ldr	r2, [r7, #4]
  40492c:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404930:	f8c4 8008 	str.w	r8, [r4, #8]
  404934:	2301      	movs	r3, #1
  404936:	408b      	lsls	r3, r1
  404938:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  40493c:	4313      	orrs	r3, r2
  40493e:	3908      	subs	r1, #8
  404940:	60e1      	str	r1, [r4, #12]
  404942:	607b      	str	r3, [r7, #4]
  404944:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404948:	f8c8 400c 	str.w	r4, [r8, #12]
  40494c:	1082      	asrs	r2, r0, #2
  40494e:	2401      	movs	r4, #1
  404950:	4094      	lsls	r4, r2
  404952:	429c      	cmp	r4, r3
  404954:	f200 808b 	bhi.w	404a6e <_malloc_r+0x1ea>
  404958:	421c      	tst	r4, r3
  40495a:	d106      	bne.n	40496a <_malloc_r+0xe6>
  40495c:	f020 0003 	bic.w	r0, r0, #3
  404960:	0064      	lsls	r4, r4, #1
  404962:	421c      	tst	r4, r3
  404964:	f100 0004 	add.w	r0, r0, #4
  404968:	d0fa      	beq.n	404960 <_malloc_r+0xdc>
  40496a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40496e:	46cc      	mov	ip, r9
  404970:	4680      	mov	r8, r0
  404972:	f8dc 300c 	ldr.w	r3, [ip, #12]
  404976:	459c      	cmp	ip, r3
  404978:	d107      	bne.n	40498a <_malloc_r+0x106>
  40497a:	e16d      	b.n	404c58 <_malloc_r+0x3d4>
  40497c:	2a00      	cmp	r2, #0
  40497e:	f280 817b 	bge.w	404c78 <_malloc_r+0x3f4>
  404982:	68db      	ldr	r3, [r3, #12]
  404984:	459c      	cmp	ip, r3
  404986:	f000 8167 	beq.w	404c58 <_malloc_r+0x3d4>
  40498a:	6859      	ldr	r1, [r3, #4]
  40498c:	f021 0103 	bic.w	r1, r1, #3
  404990:	1b8a      	subs	r2, r1, r6
  404992:	2a0f      	cmp	r2, #15
  404994:	ddf2      	ble.n	40497c <_malloc_r+0xf8>
  404996:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40499a:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40499e:	9300      	str	r3, [sp, #0]
  4049a0:	199c      	adds	r4, r3, r6
  4049a2:	4628      	mov	r0, r5
  4049a4:	f046 0601 	orr.w	r6, r6, #1
  4049a8:	f042 0501 	orr.w	r5, r2, #1
  4049ac:	605e      	str	r6, [r3, #4]
  4049ae:	f8c8 c00c 	str.w	ip, [r8, #12]
  4049b2:	f8cc 8008 	str.w	r8, [ip, #8]
  4049b6:	617c      	str	r4, [r7, #20]
  4049b8:	613c      	str	r4, [r7, #16]
  4049ba:	f8c4 e00c 	str.w	lr, [r4, #12]
  4049be:	f8c4 e008 	str.w	lr, [r4, #8]
  4049c2:	6065      	str	r5, [r4, #4]
  4049c4:	505a      	str	r2, [r3, r1]
  4049c6:	f000 fb03 	bl	404fd0 <__malloc_unlock>
  4049ca:	9b00      	ldr	r3, [sp, #0]
  4049cc:	f103 0408 	add.w	r4, r3, #8
  4049d0:	e01e      	b.n	404a10 <_malloc_r+0x18c>
  4049d2:	2910      	cmp	r1, #16
  4049d4:	d820      	bhi.n	404a18 <_malloc_r+0x194>
  4049d6:	f000 faf5 	bl	404fc4 <__malloc_lock>
  4049da:	2610      	movs	r6, #16
  4049dc:	2318      	movs	r3, #24
  4049de:	2002      	movs	r0, #2
  4049e0:	4f79      	ldr	r7, [pc, #484]	; (404bc8 <_malloc_r+0x344>)
  4049e2:	443b      	add	r3, r7
  4049e4:	f1a3 0208 	sub.w	r2, r3, #8
  4049e8:	685c      	ldr	r4, [r3, #4]
  4049ea:	4294      	cmp	r4, r2
  4049ec:	f000 813d 	beq.w	404c6a <_malloc_r+0x3e6>
  4049f0:	6863      	ldr	r3, [r4, #4]
  4049f2:	68e1      	ldr	r1, [r4, #12]
  4049f4:	68a6      	ldr	r6, [r4, #8]
  4049f6:	f023 0303 	bic.w	r3, r3, #3
  4049fa:	4423      	add	r3, r4
  4049fc:	4628      	mov	r0, r5
  4049fe:	685a      	ldr	r2, [r3, #4]
  404a00:	60f1      	str	r1, [r6, #12]
  404a02:	f042 0201 	orr.w	r2, r2, #1
  404a06:	608e      	str	r6, [r1, #8]
  404a08:	605a      	str	r2, [r3, #4]
  404a0a:	f000 fae1 	bl	404fd0 <__malloc_unlock>
  404a0e:	3408      	adds	r4, #8
  404a10:	4620      	mov	r0, r4
  404a12:	b003      	add	sp, #12
  404a14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a18:	2400      	movs	r4, #0
  404a1a:	230c      	movs	r3, #12
  404a1c:	4620      	mov	r0, r4
  404a1e:	602b      	str	r3, [r5, #0]
  404a20:	b003      	add	sp, #12
  404a22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a26:	2040      	movs	r0, #64	; 0x40
  404a28:	f44f 7300 	mov.w	r3, #512	; 0x200
  404a2c:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404a30:	e74a      	b.n	4048c8 <_malloc_r+0x44>
  404a32:	4423      	add	r3, r4
  404a34:	68e1      	ldr	r1, [r4, #12]
  404a36:	685a      	ldr	r2, [r3, #4]
  404a38:	68a6      	ldr	r6, [r4, #8]
  404a3a:	f042 0201 	orr.w	r2, r2, #1
  404a3e:	60f1      	str	r1, [r6, #12]
  404a40:	4628      	mov	r0, r5
  404a42:	608e      	str	r6, [r1, #8]
  404a44:	605a      	str	r2, [r3, #4]
  404a46:	f000 fac3 	bl	404fd0 <__malloc_unlock>
  404a4a:	3408      	adds	r4, #8
  404a4c:	4620      	mov	r0, r4
  404a4e:	b003      	add	sp, #12
  404a50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a54:	4423      	add	r3, r4
  404a56:	4628      	mov	r0, r5
  404a58:	685a      	ldr	r2, [r3, #4]
  404a5a:	f042 0201 	orr.w	r2, r2, #1
  404a5e:	605a      	str	r2, [r3, #4]
  404a60:	f000 fab6 	bl	404fd0 <__malloc_unlock>
  404a64:	3408      	adds	r4, #8
  404a66:	4620      	mov	r0, r4
  404a68:	b003      	add	sp, #12
  404a6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a6e:	68bc      	ldr	r4, [r7, #8]
  404a70:	6863      	ldr	r3, [r4, #4]
  404a72:	f023 0803 	bic.w	r8, r3, #3
  404a76:	45b0      	cmp	r8, r6
  404a78:	d304      	bcc.n	404a84 <_malloc_r+0x200>
  404a7a:	eba8 0306 	sub.w	r3, r8, r6
  404a7e:	2b0f      	cmp	r3, #15
  404a80:	f300 8085 	bgt.w	404b8e <_malloc_r+0x30a>
  404a84:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404be0 <_malloc_r+0x35c>
  404a88:	4b50      	ldr	r3, [pc, #320]	; (404bcc <_malloc_r+0x348>)
  404a8a:	f8d9 2000 	ldr.w	r2, [r9]
  404a8e:	681b      	ldr	r3, [r3, #0]
  404a90:	3201      	adds	r2, #1
  404a92:	4433      	add	r3, r6
  404a94:	eb04 0a08 	add.w	sl, r4, r8
  404a98:	f000 8155 	beq.w	404d46 <_malloc_r+0x4c2>
  404a9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404aa0:	330f      	adds	r3, #15
  404aa2:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404aa6:	f02b 0b0f 	bic.w	fp, fp, #15
  404aaa:	4659      	mov	r1, fp
  404aac:	4628      	mov	r0, r5
  404aae:	f000 fd8f 	bl	4055d0 <_sbrk_r>
  404ab2:	1c41      	adds	r1, r0, #1
  404ab4:	4602      	mov	r2, r0
  404ab6:	f000 80fc 	beq.w	404cb2 <_malloc_r+0x42e>
  404aba:	4582      	cmp	sl, r0
  404abc:	f200 80f7 	bhi.w	404cae <_malloc_r+0x42a>
  404ac0:	4b43      	ldr	r3, [pc, #268]	; (404bd0 <_malloc_r+0x34c>)
  404ac2:	6819      	ldr	r1, [r3, #0]
  404ac4:	4459      	add	r1, fp
  404ac6:	6019      	str	r1, [r3, #0]
  404ac8:	f000 814d 	beq.w	404d66 <_malloc_r+0x4e2>
  404acc:	f8d9 0000 	ldr.w	r0, [r9]
  404ad0:	3001      	adds	r0, #1
  404ad2:	bf1b      	ittet	ne
  404ad4:	eba2 0a0a 	subne.w	sl, r2, sl
  404ad8:	4451      	addne	r1, sl
  404ada:	f8c9 2000 	streq.w	r2, [r9]
  404ade:	6019      	strne	r1, [r3, #0]
  404ae0:	f012 0107 	ands.w	r1, r2, #7
  404ae4:	f000 8115 	beq.w	404d12 <_malloc_r+0x48e>
  404ae8:	f1c1 0008 	rsb	r0, r1, #8
  404aec:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404af0:	4402      	add	r2, r0
  404af2:	3108      	adds	r1, #8
  404af4:	eb02 090b 	add.w	r9, r2, fp
  404af8:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404afc:	eba1 0909 	sub.w	r9, r1, r9
  404b00:	4649      	mov	r1, r9
  404b02:	4628      	mov	r0, r5
  404b04:	9301      	str	r3, [sp, #4]
  404b06:	9200      	str	r2, [sp, #0]
  404b08:	f000 fd62 	bl	4055d0 <_sbrk_r>
  404b0c:	1c43      	adds	r3, r0, #1
  404b0e:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404b12:	f000 8143 	beq.w	404d9c <_malloc_r+0x518>
  404b16:	1a80      	subs	r0, r0, r2
  404b18:	4448      	add	r0, r9
  404b1a:	f040 0001 	orr.w	r0, r0, #1
  404b1e:	6819      	ldr	r1, [r3, #0]
  404b20:	60ba      	str	r2, [r7, #8]
  404b22:	4449      	add	r1, r9
  404b24:	42bc      	cmp	r4, r7
  404b26:	6050      	str	r0, [r2, #4]
  404b28:	6019      	str	r1, [r3, #0]
  404b2a:	d017      	beq.n	404b5c <_malloc_r+0x2d8>
  404b2c:	f1b8 0f0f 	cmp.w	r8, #15
  404b30:	f240 80fb 	bls.w	404d2a <_malloc_r+0x4a6>
  404b34:	6860      	ldr	r0, [r4, #4]
  404b36:	f1a8 020c 	sub.w	r2, r8, #12
  404b3a:	f022 0207 	bic.w	r2, r2, #7
  404b3e:	eb04 0e02 	add.w	lr, r4, r2
  404b42:	f000 0001 	and.w	r0, r0, #1
  404b46:	f04f 0c05 	mov.w	ip, #5
  404b4a:	4310      	orrs	r0, r2
  404b4c:	2a0f      	cmp	r2, #15
  404b4e:	6060      	str	r0, [r4, #4]
  404b50:	f8ce c004 	str.w	ip, [lr, #4]
  404b54:	f8ce c008 	str.w	ip, [lr, #8]
  404b58:	f200 8117 	bhi.w	404d8a <_malloc_r+0x506>
  404b5c:	4b1d      	ldr	r3, [pc, #116]	; (404bd4 <_malloc_r+0x350>)
  404b5e:	68bc      	ldr	r4, [r7, #8]
  404b60:	681a      	ldr	r2, [r3, #0]
  404b62:	4291      	cmp	r1, r2
  404b64:	bf88      	it	hi
  404b66:	6019      	strhi	r1, [r3, #0]
  404b68:	4b1b      	ldr	r3, [pc, #108]	; (404bd8 <_malloc_r+0x354>)
  404b6a:	681a      	ldr	r2, [r3, #0]
  404b6c:	4291      	cmp	r1, r2
  404b6e:	6862      	ldr	r2, [r4, #4]
  404b70:	bf88      	it	hi
  404b72:	6019      	strhi	r1, [r3, #0]
  404b74:	f022 0203 	bic.w	r2, r2, #3
  404b78:	4296      	cmp	r6, r2
  404b7a:	eba2 0306 	sub.w	r3, r2, r6
  404b7e:	d801      	bhi.n	404b84 <_malloc_r+0x300>
  404b80:	2b0f      	cmp	r3, #15
  404b82:	dc04      	bgt.n	404b8e <_malloc_r+0x30a>
  404b84:	4628      	mov	r0, r5
  404b86:	f000 fa23 	bl	404fd0 <__malloc_unlock>
  404b8a:	2400      	movs	r4, #0
  404b8c:	e740      	b.n	404a10 <_malloc_r+0x18c>
  404b8e:	19a2      	adds	r2, r4, r6
  404b90:	f043 0301 	orr.w	r3, r3, #1
  404b94:	f046 0601 	orr.w	r6, r6, #1
  404b98:	6066      	str	r6, [r4, #4]
  404b9a:	4628      	mov	r0, r5
  404b9c:	60ba      	str	r2, [r7, #8]
  404b9e:	6053      	str	r3, [r2, #4]
  404ba0:	f000 fa16 	bl	404fd0 <__malloc_unlock>
  404ba4:	3408      	adds	r4, #8
  404ba6:	4620      	mov	r0, r4
  404ba8:	b003      	add	sp, #12
  404baa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404bae:	2b14      	cmp	r3, #20
  404bb0:	d971      	bls.n	404c96 <_malloc_r+0x412>
  404bb2:	2b54      	cmp	r3, #84	; 0x54
  404bb4:	f200 80a3 	bhi.w	404cfe <_malloc_r+0x47a>
  404bb8:	0b33      	lsrs	r3, r6, #12
  404bba:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404bbe:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404bc2:	00c3      	lsls	r3, r0, #3
  404bc4:	e680      	b.n	4048c8 <_malloc_r+0x44>
  404bc6:	bf00      	nop
  404bc8:	20400454 	.word	0x20400454
  404bcc:	20400cac 	.word	0x20400cac
  404bd0:	20400c7c 	.word	0x20400c7c
  404bd4:	20400ca4 	.word	0x20400ca4
  404bd8:	20400ca8 	.word	0x20400ca8
  404bdc:	2040045c 	.word	0x2040045c
  404be0:	2040085c 	.word	0x2040085c
  404be4:	0a5a      	lsrs	r2, r3, #9
  404be6:	2a04      	cmp	r2, #4
  404be8:	d95b      	bls.n	404ca2 <_malloc_r+0x41e>
  404bea:	2a14      	cmp	r2, #20
  404bec:	f200 80ae 	bhi.w	404d4c <_malloc_r+0x4c8>
  404bf0:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404bf4:	00c9      	lsls	r1, r1, #3
  404bf6:	325b      	adds	r2, #91	; 0x5b
  404bf8:	eb07 0c01 	add.w	ip, r7, r1
  404bfc:	5879      	ldr	r1, [r7, r1]
  404bfe:	f1ac 0c08 	sub.w	ip, ip, #8
  404c02:	458c      	cmp	ip, r1
  404c04:	f000 8088 	beq.w	404d18 <_malloc_r+0x494>
  404c08:	684a      	ldr	r2, [r1, #4]
  404c0a:	f022 0203 	bic.w	r2, r2, #3
  404c0e:	4293      	cmp	r3, r2
  404c10:	d273      	bcs.n	404cfa <_malloc_r+0x476>
  404c12:	6889      	ldr	r1, [r1, #8]
  404c14:	458c      	cmp	ip, r1
  404c16:	d1f7      	bne.n	404c08 <_malloc_r+0x384>
  404c18:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404c1c:	687b      	ldr	r3, [r7, #4]
  404c1e:	60e2      	str	r2, [r4, #12]
  404c20:	f8c4 c008 	str.w	ip, [r4, #8]
  404c24:	6094      	str	r4, [r2, #8]
  404c26:	f8cc 400c 	str.w	r4, [ip, #12]
  404c2a:	e68f      	b.n	40494c <_malloc_r+0xc8>
  404c2c:	19a1      	adds	r1, r4, r6
  404c2e:	f046 0c01 	orr.w	ip, r6, #1
  404c32:	f042 0601 	orr.w	r6, r2, #1
  404c36:	f8c4 c004 	str.w	ip, [r4, #4]
  404c3a:	4628      	mov	r0, r5
  404c3c:	6179      	str	r1, [r7, #20]
  404c3e:	6139      	str	r1, [r7, #16]
  404c40:	f8c1 e00c 	str.w	lr, [r1, #12]
  404c44:	f8c1 e008 	str.w	lr, [r1, #8]
  404c48:	604e      	str	r6, [r1, #4]
  404c4a:	50e2      	str	r2, [r4, r3]
  404c4c:	f000 f9c0 	bl	404fd0 <__malloc_unlock>
  404c50:	3408      	adds	r4, #8
  404c52:	e6dd      	b.n	404a10 <_malloc_r+0x18c>
  404c54:	687b      	ldr	r3, [r7, #4]
  404c56:	e679      	b.n	40494c <_malloc_r+0xc8>
  404c58:	f108 0801 	add.w	r8, r8, #1
  404c5c:	f018 0f03 	tst.w	r8, #3
  404c60:	f10c 0c08 	add.w	ip, ip, #8
  404c64:	f47f ae85 	bne.w	404972 <_malloc_r+0xee>
  404c68:	e02d      	b.n	404cc6 <_malloc_r+0x442>
  404c6a:	68dc      	ldr	r4, [r3, #12]
  404c6c:	42a3      	cmp	r3, r4
  404c6e:	bf08      	it	eq
  404c70:	3002      	addeq	r0, #2
  404c72:	f43f ae3e 	beq.w	4048f2 <_malloc_r+0x6e>
  404c76:	e6bb      	b.n	4049f0 <_malloc_r+0x16c>
  404c78:	4419      	add	r1, r3
  404c7a:	461c      	mov	r4, r3
  404c7c:	684a      	ldr	r2, [r1, #4]
  404c7e:	68db      	ldr	r3, [r3, #12]
  404c80:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404c84:	f042 0201 	orr.w	r2, r2, #1
  404c88:	604a      	str	r2, [r1, #4]
  404c8a:	4628      	mov	r0, r5
  404c8c:	60f3      	str	r3, [r6, #12]
  404c8e:	609e      	str	r6, [r3, #8]
  404c90:	f000 f99e 	bl	404fd0 <__malloc_unlock>
  404c94:	e6bc      	b.n	404a10 <_malloc_r+0x18c>
  404c96:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404c9a:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404c9e:	00c3      	lsls	r3, r0, #3
  404ca0:	e612      	b.n	4048c8 <_malloc_r+0x44>
  404ca2:	099a      	lsrs	r2, r3, #6
  404ca4:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404ca8:	00c9      	lsls	r1, r1, #3
  404caa:	3238      	adds	r2, #56	; 0x38
  404cac:	e7a4      	b.n	404bf8 <_malloc_r+0x374>
  404cae:	42bc      	cmp	r4, r7
  404cb0:	d054      	beq.n	404d5c <_malloc_r+0x4d8>
  404cb2:	68bc      	ldr	r4, [r7, #8]
  404cb4:	6862      	ldr	r2, [r4, #4]
  404cb6:	f022 0203 	bic.w	r2, r2, #3
  404cba:	e75d      	b.n	404b78 <_malloc_r+0x2f4>
  404cbc:	f859 3908 	ldr.w	r3, [r9], #-8
  404cc0:	4599      	cmp	r9, r3
  404cc2:	f040 8086 	bne.w	404dd2 <_malloc_r+0x54e>
  404cc6:	f010 0f03 	tst.w	r0, #3
  404cca:	f100 30ff 	add.w	r0, r0, #4294967295
  404cce:	d1f5      	bne.n	404cbc <_malloc_r+0x438>
  404cd0:	687b      	ldr	r3, [r7, #4]
  404cd2:	ea23 0304 	bic.w	r3, r3, r4
  404cd6:	607b      	str	r3, [r7, #4]
  404cd8:	0064      	lsls	r4, r4, #1
  404cda:	429c      	cmp	r4, r3
  404cdc:	f63f aec7 	bhi.w	404a6e <_malloc_r+0x1ea>
  404ce0:	2c00      	cmp	r4, #0
  404ce2:	f43f aec4 	beq.w	404a6e <_malloc_r+0x1ea>
  404ce6:	421c      	tst	r4, r3
  404ce8:	4640      	mov	r0, r8
  404cea:	f47f ae3e 	bne.w	40496a <_malloc_r+0xe6>
  404cee:	0064      	lsls	r4, r4, #1
  404cf0:	421c      	tst	r4, r3
  404cf2:	f100 0004 	add.w	r0, r0, #4
  404cf6:	d0fa      	beq.n	404cee <_malloc_r+0x46a>
  404cf8:	e637      	b.n	40496a <_malloc_r+0xe6>
  404cfa:	468c      	mov	ip, r1
  404cfc:	e78c      	b.n	404c18 <_malloc_r+0x394>
  404cfe:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404d02:	d815      	bhi.n	404d30 <_malloc_r+0x4ac>
  404d04:	0bf3      	lsrs	r3, r6, #15
  404d06:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404d0a:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404d0e:	00c3      	lsls	r3, r0, #3
  404d10:	e5da      	b.n	4048c8 <_malloc_r+0x44>
  404d12:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404d16:	e6ed      	b.n	404af4 <_malloc_r+0x270>
  404d18:	687b      	ldr	r3, [r7, #4]
  404d1a:	1092      	asrs	r2, r2, #2
  404d1c:	2101      	movs	r1, #1
  404d1e:	fa01 f202 	lsl.w	r2, r1, r2
  404d22:	4313      	orrs	r3, r2
  404d24:	607b      	str	r3, [r7, #4]
  404d26:	4662      	mov	r2, ip
  404d28:	e779      	b.n	404c1e <_malloc_r+0x39a>
  404d2a:	2301      	movs	r3, #1
  404d2c:	6053      	str	r3, [r2, #4]
  404d2e:	e729      	b.n	404b84 <_malloc_r+0x300>
  404d30:	f240 5254 	movw	r2, #1364	; 0x554
  404d34:	4293      	cmp	r3, r2
  404d36:	d822      	bhi.n	404d7e <_malloc_r+0x4fa>
  404d38:	0cb3      	lsrs	r3, r6, #18
  404d3a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404d3e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404d42:	00c3      	lsls	r3, r0, #3
  404d44:	e5c0      	b.n	4048c8 <_malloc_r+0x44>
  404d46:	f103 0b10 	add.w	fp, r3, #16
  404d4a:	e6ae      	b.n	404aaa <_malloc_r+0x226>
  404d4c:	2a54      	cmp	r2, #84	; 0x54
  404d4e:	d829      	bhi.n	404da4 <_malloc_r+0x520>
  404d50:	0b1a      	lsrs	r2, r3, #12
  404d52:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404d56:	00c9      	lsls	r1, r1, #3
  404d58:	326e      	adds	r2, #110	; 0x6e
  404d5a:	e74d      	b.n	404bf8 <_malloc_r+0x374>
  404d5c:	4b20      	ldr	r3, [pc, #128]	; (404de0 <_malloc_r+0x55c>)
  404d5e:	6819      	ldr	r1, [r3, #0]
  404d60:	4459      	add	r1, fp
  404d62:	6019      	str	r1, [r3, #0]
  404d64:	e6b2      	b.n	404acc <_malloc_r+0x248>
  404d66:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404d6a:	2800      	cmp	r0, #0
  404d6c:	f47f aeae 	bne.w	404acc <_malloc_r+0x248>
  404d70:	eb08 030b 	add.w	r3, r8, fp
  404d74:	68ba      	ldr	r2, [r7, #8]
  404d76:	f043 0301 	orr.w	r3, r3, #1
  404d7a:	6053      	str	r3, [r2, #4]
  404d7c:	e6ee      	b.n	404b5c <_malloc_r+0x2d8>
  404d7e:	207f      	movs	r0, #127	; 0x7f
  404d80:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404d84:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404d88:	e59e      	b.n	4048c8 <_malloc_r+0x44>
  404d8a:	f104 0108 	add.w	r1, r4, #8
  404d8e:	4628      	mov	r0, r5
  404d90:	9300      	str	r3, [sp, #0]
  404d92:	f000 fe03 	bl	40599c <_free_r>
  404d96:	9b00      	ldr	r3, [sp, #0]
  404d98:	6819      	ldr	r1, [r3, #0]
  404d9a:	e6df      	b.n	404b5c <_malloc_r+0x2d8>
  404d9c:	2001      	movs	r0, #1
  404d9e:	f04f 0900 	mov.w	r9, #0
  404da2:	e6bc      	b.n	404b1e <_malloc_r+0x29a>
  404da4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404da8:	d805      	bhi.n	404db6 <_malloc_r+0x532>
  404daa:	0bda      	lsrs	r2, r3, #15
  404dac:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404db0:	00c9      	lsls	r1, r1, #3
  404db2:	3277      	adds	r2, #119	; 0x77
  404db4:	e720      	b.n	404bf8 <_malloc_r+0x374>
  404db6:	f240 5154 	movw	r1, #1364	; 0x554
  404dba:	428a      	cmp	r2, r1
  404dbc:	d805      	bhi.n	404dca <_malloc_r+0x546>
  404dbe:	0c9a      	lsrs	r2, r3, #18
  404dc0:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404dc4:	00c9      	lsls	r1, r1, #3
  404dc6:	327c      	adds	r2, #124	; 0x7c
  404dc8:	e716      	b.n	404bf8 <_malloc_r+0x374>
  404dca:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404dce:	227e      	movs	r2, #126	; 0x7e
  404dd0:	e712      	b.n	404bf8 <_malloc_r+0x374>
  404dd2:	687b      	ldr	r3, [r7, #4]
  404dd4:	e780      	b.n	404cd8 <_malloc_r+0x454>
  404dd6:	08f0      	lsrs	r0, r6, #3
  404dd8:	f106 0308 	add.w	r3, r6, #8
  404ddc:	e600      	b.n	4049e0 <_malloc_r+0x15c>
  404dde:	bf00      	nop
  404de0:	20400c7c 	.word	0x20400c7c
	...

00404df0 <memchr>:
  404df0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404df4:	2a10      	cmp	r2, #16
  404df6:	db2b      	blt.n	404e50 <memchr+0x60>
  404df8:	f010 0f07 	tst.w	r0, #7
  404dfc:	d008      	beq.n	404e10 <memchr+0x20>
  404dfe:	f810 3b01 	ldrb.w	r3, [r0], #1
  404e02:	3a01      	subs	r2, #1
  404e04:	428b      	cmp	r3, r1
  404e06:	d02d      	beq.n	404e64 <memchr+0x74>
  404e08:	f010 0f07 	tst.w	r0, #7
  404e0c:	b342      	cbz	r2, 404e60 <memchr+0x70>
  404e0e:	d1f6      	bne.n	404dfe <memchr+0xe>
  404e10:	b4f0      	push	{r4, r5, r6, r7}
  404e12:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404e16:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  404e1a:	f022 0407 	bic.w	r4, r2, #7
  404e1e:	f07f 0700 	mvns.w	r7, #0
  404e22:	2300      	movs	r3, #0
  404e24:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404e28:	3c08      	subs	r4, #8
  404e2a:	ea85 0501 	eor.w	r5, r5, r1
  404e2e:	ea86 0601 	eor.w	r6, r6, r1
  404e32:	fa85 f547 	uadd8	r5, r5, r7
  404e36:	faa3 f587 	sel	r5, r3, r7
  404e3a:	fa86 f647 	uadd8	r6, r6, r7
  404e3e:	faa5 f687 	sel	r6, r5, r7
  404e42:	b98e      	cbnz	r6, 404e68 <memchr+0x78>
  404e44:	d1ee      	bne.n	404e24 <memchr+0x34>
  404e46:	bcf0      	pop	{r4, r5, r6, r7}
  404e48:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404e4c:	f002 0207 	and.w	r2, r2, #7
  404e50:	b132      	cbz	r2, 404e60 <memchr+0x70>
  404e52:	f810 3b01 	ldrb.w	r3, [r0], #1
  404e56:	3a01      	subs	r2, #1
  404e58:	ea83 0301 	eor.w	r3, r3, r1
  404e5c:	b113      	cbz	r3, 404e64 <memchr+0x74>
  404e5e:	d1f8      	bne.n	404e52 <memchr+0x62>
  404e60:	2000      	movs	r0, #0
  404e62:	4770      	bx	lr
  404e64:	3801      	subs	r0, #1
  404e66:	4770      	bx	lr
  404e68:	2d00      	cmp	r5, #0
  404e6a:	bf06      	itte	eq
  404e6c:	4635      	moveq	r5, r6
  404e6e:	3803      	subeq	r0, #3
  404e70:	3807      	subne	r0, #7
  404e72:	f015 0f01 	tst.w	r5, #1
  404e76:	d107      	bne.n	404e88 <memchr+0x98>
  404e78:	3001      	adds	r0, #1
  404e7a:	f415 7f80 	tst.w	r5, #256	; 0x100
  404e7e:	bf02      	ittt	eq
  404e80:	3001      	addeq	r0, #1
  404e82:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404e86:	3001      	addeq	r0, #1
  404e88:	bcf0      	pop	{r4, r5, r6, r7}
  404e8a:	3801      	subs	r0, #1
  404e8c:	4770      	bx	lr
  404e8e:	bf00      	nop

00404e90 <memcpy>:
  404e90:	4684      	mov	ip, r0
  404e92:	ea41 0300 	orr.w	r3, r1, r0
  404e96:	f013 0303 	ands.w	r3, r3, #3
  404e9a:	d16d      	bne.n	404f78 <memcpy+0xe8>
  404e9c:	3a40      	subs	r2, #64	; 0x40
  404e9e:	d341      	bcc.n	404f24 <memcpy+0x94>
  404ea0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ea4:	f840 3b04 	str.w	r3, [r0], #4
  404ea8:	f851 3b04 	ldr.w	r3, [r1], #4
  404eac:	f840 3b04 	str.w	r3, [r0], #4
  404eb0:	f851 3b04 	ldr.w	r3, [r1], #4
  404eb4:	f840 3b04 	str.w	r3, [r0], #4
  404eb8:	f851 3b04 	ldr.w	r3, [r1], #4
  404ebc:	f840 3b04 	str.w	r3, [r0], #4
  404ec0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ec4:	f840 3b04 	str.w	r3, [r0], #4
  404ec8:	f851 3b04 	ldr.w	r3, [r1], #4
  404ecc:	f840 3b04 	str.w	r3, [r0], #4
  404ed0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ed4:	f840 3b04 	str.w	r3, [r0], #4
  404ed8:	f851 3b04 	ldr.w	r3, [r1], #4
  404edc:	f840 3b04 	str.w	r3, [r0], #4
  404ee0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ee4:	f840 3b04 	str.w	r3, [r0], #4
  404ee8:	f851 3b04 	ldr.w	r3, [r1], #4
  404eec:	f840 3b04 	str.w	r3, [r0], #4
  404ef0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ef4:	f840 3b04 	str.w	r3, [r0], #4
  404ef8:	f851 3b04 	ldr.w	r3, [r1], #4
  404efc:	f840 3b04 	str.w	r3, [r0], #4
  404f00:	f851 3b04 	ldr.w	r3, [r1], #4
  404f04:	f840 3b04 	str.w	r3, [r0], #4
  404f08:	f851 3b04 	ldr.w	r3, [r1], #4
  404f0c:	f840 3b04 	str.w	r3, [r0], #4
  404f10:	f851 3b04 	ldr.w	r3, [r1], #4
  404f14:	f840 3b04 	str.w	r3, [r0], #4
  404f18:	f851 3b04 	ldr.w	r3, [r1], #4
  404f1c:	f840 3b04 	str.w	r3, [r0], #4
  404f20:	3a40      	subs	r2, #64	; 0x40
  404f22:	d2bd      	bcs.n	404ea0 <memcpy+0x10>
  404f24:	3230      	adds	r2, #48	; 0x30
  404f26:	d311      	bcc.n	404f4c <memcpy+0xbc>
  404f28:	f851 3b04 	ldr.w	r3, [r1], #4
  404f2c:	f840 3b04 	str.w	r3, [r0], #4
  404f30:	f851 3b04 	ldr.w	r3, [r1], #4
  404f34:	f840 3b04 	str.w	r3, [r0], #4
  404f38:	f851 3b04 	ldr.w	r3, [r1], #4
  404f3c:	f840 3b04 	str.w	r3, [r0], #4
  404f40:	f851 3b04 	ldr.w	r3, [r1], #4
  404f44:	f840 3b04 	str.w	r3, [r0], #4
  404f48:	3a10      	subs	r2, #16
  404f4a:	d2ed      	bcs.n	404f28 <memcpy+0x98>
  404f4c:	320c      	adds	r2, #12
  404f4e:	d305      	bcc.n	404f5c <memcpy+0xcc>
  404f50:	f851 3b04 	ldr.w	r3, [r1], #4
  404f54:	f840 3b04 	str.w	r3, [r0], #4
  404f58:	3a04      	subs	r2, #4
  404f5a:	d2f9      	bcs.n	404f50 <memcpy+0xc0>
  404f5c:	3204      	adds	r2, #4
  404f5e:	d008      	beq.n	404f72 <memcpy+0xe2>
  404f60:	07d2      	lsls	r2, r2, #31
  404f62:	bf1c      	itt	ne
  404f64:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404f68:	f800 3b01 	strbne.w	r3, [r0], #1
  404f6c:	d301      	bcc.n	404f72 <memcpy+0xe2>
  404f6e:	880b      	ldrh	r3, [r1, #0]
  404f70:	8003      	strh	r3, [r0, #0]
  404f72:	4660      	mov	r0, ip
  404f74:	4770      	bx	lr
  404f76:	bf00      	nop
  404f78:	2a08      	cmp	r2, #8
  404f7a:	d313      	bcc.n	404fa4 <memcpy+0x114>
  404f7c:	078b      	lsls	r3, r1, #30
  404f7e:	d08d      	beq.n	404e9c <memcpy+0xc>
  404f80:	f010 0303 	ands.w	r3, r0, #3
  404f84:	d08a      	beq.n	404e9c <memcpy+0xc>
  404f86:	f1c3 0304 	rsb	r3, r3, #4
  404f8a:	1ad2      	subs	r2, r2, r3
  404f8c:	07db      	lsls	r3, r3, #31
  404f8e:	bf1c      	itt	ne
  404f90:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404f94:	f800 3b01 	strbne.w	r3, [r0], #1
  404f98:	d380      	bcc.n	404e9c <memcpy+0xc>
  404f9a:	f831 3b02 	ldrh.w	r3, [r1], #2
  404f9e:	f820 3b02 	strh.w	r3, [r0], #2
  404fa2:	e77b      	b.n	404e9c <memcpy+0xc>
  404fa4:	3a04      	subs	r2, #4
  404fa6:	d3d9      	bcc.n	404f5c <memcpy+0xcc>
  404fa8:	3a01      	subs	r2, #1
  404faa:	f811 3b01 	ldrb.w	r3, [r1], #1
  404fae:	f800 3b01 	strb.w	r3, [r0], #1
  404fb2:	d2f9      	bcs.n	404fa8 <memcpy+0x118>
  404fb4:	780b      	ldrb	r3, [r1, #0]
  404fb6:	7003      	strb	r3, [r0, #0]
  404fb8:	784b      	ldrb	r3, [r1, #1]
  404fba:	7043      	strb	r3, [r0, #1]
  404fbc:	788b      	ldrb	r3, [r1, #2]
  404fbe:	7083      	strb	r3, [r0, #2]
  404fc0:	4660      	mov	r0, ip
  404fc2:	4770      	bx	lr

00404fc4 <__malloc_lock>:
  404fc4:	4801      	ldr	r0, [pc, #4]	; (404fcc <__malloc_lock+0x8>)
  404fc6:	f7ff bc59 	b.w	40487c <__retarget_lock_acquire_recursive>
  404fca:	bf00      	nop
  404fcc:	20400cc4 	.word	0x20400cc4

00404fd0 <__malloc_unlock>:
  404fd0:	4801      	ldr	r0, [pc, #4]	; (404fd8 <__malloc_unlock+0x8>)
  404fd2:	f7ff bc55 	b.w	404880 <__retarget_lock_release_recursive>
  404fd6:	bf00      	nop
  404fd8:	20400cc4 	.word	0x20400cc4

00404fdc <_Balloc>:
  404fdc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404fde:	b570      	push	{r4, r5, r6, lr}
  404fe0:	4605      	mov	r5, r0
  404fe2:	460c      	mov	r4, r1
  404fe4:	b14b      	cbz	r3, 404ffa <_Balloc+0x1e>
  404fe6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  404fea:	b180      	cbz	r0, 40500e <_Balloc+0x32>
  404fec:	6802      	ldr	r2, [r0, #0]
  404fee:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  404ff2:	2300      	movs	r3, #0
  404ff4:	6103      	str	r3, [r0, #16]
  404ff6:	60c3      	str	r3, [r0, #12]
  404ff8:	bd70      	pop	{r4, r5, r6, pc}
  404ffa:	2221      	movs	r2, #33	; 0x21
  404ffc:	2104      	movs	r1, #4
  404ffe:	f000 fc4d 	bl	40589c <_calloc_r>
  405002:	64e8      	str	r0, [r5, #76]	; 0x4c
  405004:	4603      	mov	r3, r0
  405006:	2800      	cmp	r0, #0
  405008:	d1ed      	bne.n	404fe6 <_Balloc+0xa>
  40500a:	2000      	movs	r0, #0
  40500c:	bd70      	pop	{r4, r5, r6, pc}
  40500e:	2101      	movs	r1, #1
  405010:	fa01 f604 	lsl.w	r6, r1, r4
  405014:	1d72      	adds	r2, r6, #5
  405016:	4628      	mov	r0, r5
  405018:	0092      	lsls	r2, r2, #2
  40501a:	f000 fc3f 	bl	40589c <_calloc_r>
  40501e:	2800      	cmp	r0, #0
  405020:	d0f3      	beq.n	40500a <_Balloc+0x2e>
  405022:	6044      	str	r4, [r0, #4]
  405024:	6086      	str	r6, [r0, #8]
  405026:	e7e4      	b.n	404ff2 <_Balloc+0x16>

00405028 <_Bfree>:
  405028:	b131      	cbz	r1, 405038 <_Bfree+0x10>
  40502a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40502c:	684a      	ldr	r2, [r1, #4]
  40502e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  405032:	6008      	str	r0, [r1, #0]
  405034:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  405038:	4770      	bx	lr
  40503a:	bf00      	nop

0040503c <__multadd>:
  40503c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40503e:	690c      	ldr	r4, [r1, #16]
  405040:	b083      	sub	sp, #12
  405042:	460d      	mov	r5, r1
  405044:	4606      	mov	r6, r0
  405046:	f101 0e14 	add.w	lr, r1, #20
  40504a:	2700      	movs	r7, #0
  40504c:	f8de 0000 	ldr.w	r0, [lr]
  405050:	b281      	uxth	r1, r0
  405052:	fb02 3301 	mla	r3, r2, r1, r3
  405056:	0c01      	lsrs	r1, r0, #16
  405058:	0c18      	lsrs	r0, r3, #16
  40505a:	fb02 0101 	mla	r1, r2, r1, r0
  40505e:	b29b      	uxth	r3, r3
  405060:	3701      	adds	r7, #1
  405062:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  405066:	42bc      	cmp	r4, r7
  405068:	f84e 3b04 	str.w	r3, [lr], #4
  40506c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  405070:	dcec      	bgt.n	40504c <__multadd+0x10>
  405072:	b13b      	cbz	r3, 405084 <__multadd+0x48>
  405074:	68aa      	ldr	r2, [r5, #8]
  405076:	4294      	cmp	r4, r2
  405078:	da07      	bge.n	40508a <__multadd+0x4e>
  40507a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40507e:	3401      	adds	r4, #1
  405080:	6153      	str	r3, [r2, #20]
  405082:	612c      	str	r4, [r5, #16]
  405084:	4628      	mov	r0, r5
  405086:	b003      	add	sp, #12
  405088:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40508a:	6869      	ldr	r1, [r5, #4]
  40508c:	9301      	str	r3, [sp, #4]
  40508e:	3101      	adds	r1, #1
  405090:	4630      	mov	r0, r6
  405092:	f7ff ffa3 	bl	404fdc <_Balloc>
  405096:	692a      	ldr	r2, [r5, #16]
  405098:	3202      	adds	r2, #2
  40509a:	f105 010c 	add.w	r1, r5, #12
  40509e:	4607      	mov	r7, r0
  4050a0:	0092      	lsls	r2, r2, #2
  4050a2:	300c      	adds	r0, #12
  4050a4:	f7ff fef4 	bl	404e90 <memcpy>
  4050a8:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  4050aa:	6869      	ldr	r1, [r5, #4]
  4050ac:	9b01      	ldr	r3, [sp, #4]
  4050ae:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4050b2:	6028      	str	r0, [r5, #0]
  4050b4:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  4050b8:	463d      	mov	r5, r7
  4050ba:	e7de      	b.n	40507a <__multadd+0x3e>

004050bc <__hi0bits>:
  4050bc:	0c02      	lsrs	r2, r0, #16
  4050be:	0412      	lsls	r2, r2, #16
  4050c0:	4603      	mov	r3, r0
  4050c2:	b9b2      	cbnz	r2, 4050f2 <__hi0bits+0x36>
  4050c4:	0403      	lsls	r3, r0, #16
  4050c6:	2010      	movs	r0, #16
  4050c8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  4050cc:	bf04      	itt	eq
  4050ce:	021b      	lsleq	r3, r3, #8
  4050d0:	3008      	addeq	r0, #8
  4050d2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  4050d6:	bf04      	itt	eq
  4050d8:	011b      	lsleq	r3, r3, #4
  4050da:	3004      	addeq	r0, #4
  4050dc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  4050e0:	bf04      	itt	eq
  4050e2:	009b      	lsleq	r3, r3, #2
  4050e4:	3002      	addeq	r0, #2
  4050e6:	2b00      	cmp	r3, #0
  4050e8:	db02      	blt.n	4050f0 <__hi0bits+0x34>
  4050ea:	005b      	lsls	r3, r3, #1
  4050ec:	d403      	bmi.n	4050f6 <__hi0bits+0x3a>
  4050ee:	2020      	movs	r0, #32
  4050f0:	4770      	bx	lr
  4050f2:	2000      	movs	r0, #0
  4050f4:	e7e8      	b.n	4050c8 <__hi0bits+0xc>
  4050f6:	3001      	adds	r0, #1
  4050f8:	4770      	bx	lr
  4050fa:	bf00      	nop

004050fc <__lo0bits>:
  4050fc:	6803      	ldr	r3, [r0, #0]
  4050fe:	f013 0207 	ands.w	r2, r3, #7
  405102:	4601      	mov	r1, r0
  405104:	d007      	beq.n	405116 <__lo0bits+0x1a>
  405106:	07da      	lsls	r2, r3, #31
  405108:	d421      	bmi.n	40514e <__lo0bits+0x52>
  40510a:	0798      	lsls	r0, r3, #30
  40510c:	d421      	bmi.n	405152 <__lo0bits+0x56>
  40510e:	089b      	lsrs	r3, r3, #2
  405110:	600b      	str	r3, [r1, #0]
  405112:	2002      	movs	r0, #2
  405114:	4770      	bx	lr
  405116:	b298      	uxth	r0, r3
  405118:	b198      	cbz	r0, 405142 <__lo0bits+0x46>
  40511a:	4610      	mov	r0, r2
  40511c:	f013 0fff 	tst.w	r3, #255	; 0xff
  405120:	bf04      	itt	eq
  405122:	0a1b      	lsreq	r3, r3, #8
  405124:	3008      	addeq	r0, #8
  405126:	071a      	lsls	r2, r3, #28
  405128:	bf04      	itt	eq
  40512a:	091b      	lsreq	r3, r3, #4
  40512c:	3004      	addeq	r0, #4
  40512e:	079a      	lsls	r2, r3, #30
  405130:	bf04      	itt	eq
  405132:	089b      	lsreq	r3, r3, #2
  405134:	3002      	addeq	r0, #2
  405136:	07da      	lsls	r2, r3, #31
  405138:	d407      	bmi.n	40514a <__lo0bits+0x4e>
  40513a:	085b      	lsrs	r3, r3, #1
  40513c:	d104      	bne.n	405148 <__lo0bits+0x4c>
  40513e:	2020      	movs	r0, #32
  405140:	4770      	bx	lr
  405142:	0c1b      	lsrs	r3, r3, #16
  405144:	2010      	movs	r0, #16
  405146:	e7e9      	b.n	40511c <__lo0bits+0x20>
  405148:	3001      	adds	r0, #1
  40514a:	600b      	str	r3, [r1, #0]
  40514c:	4770      	bx	lr
  40514e:	2000      	movs	r0, #0
  405150:	4770      	bx	lr
  405152:	085b      	lsrs	r3, r3, #1
  405154:	600b      	str	r3, [r1, #0]
  405156:	2001      	movs	r0, #1
  405158:	4770      	bx	lr
  40515a:	bf00      	nop

0040515c <__i2b>:
  40515c:	b510      	push	{r4, lr}
  40515e:	460c      	mov	r4, r1
  405160:	2101      	movs	r1, #1
  405162:	f7ff ff3b 	bl	404fdc <_Balloc>
  405166:	2201      	movs	r2, #1
  405168:	6144      	str	r4, [r0, #20]
  40516a:	6102      	str	r2, [r0, #16]
  40516c:	bd10      	pop	{r4, pc}
  40516e:	bf00      	nop

00405170 <__multiply>:
  405170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405174:	690c      	ldr	r4, [r1, #16]
  405176:	6915      	ldr	r5, [r2, #16]
  405178:	42ac      	cmp	r4, r5
  40517a:	b083      	sub	sp, #12
  40517c:	468b      	mov	fp, r1
  40517e:	4616      	mov	r6, r2
  405180:	da04      	bge.n	40518c <__multiply+0x1c>
  405182:	4622      	mov	r2, r4
  405184:	46b3      	mov	fp, r6
  405186:	462c      	mov	r4, r5
  405188:	460e      	mov	r6, r1
  40518a:	4615      	mov	r5, r2
  40518c:	f8db 3008 	ldr.w	r3, [fp, #8]
  405190:	f8db 1004 	ldr.w	r1, [fp, #4]
  405194:	eb04 0805 	add.w	r8, r4, r5
  405198:	4598      	cmp	r8, r3
  40519a:	bfc8      	it	gt
  40519c:	3101      	addgt	r1, #1
  40519e:	f7ff ff1d 	bl	404fdc <_Balloc>
  4051a2:	f100 0914 	add.w	r9, r0, #20
  4051a6:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  4051aa:	45d1      	cmp	r9, sl
  4051ac:	9000      	str	r0, [sp, #0]
  4051ae:	d205      	bcs.n	4051bc <__multiply+0x4c>
  4051b0:	464b      	mov	r3, r9
  4051b2:	2100      	movs	r1, #0
  4051b4:	f843 1b04 	str.w	r1, [r3], #4
  4051b8:	459a      	cmp	sl, r3
  4051ba:	d8fb      	bhi.n	4051b4 <__multiply+0x44>
  4051bc:	f106 0c14 	add.w	ip, r6, #20
  4051c0:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  4051c4:	f10b 0b14 	add.w	fp, fp, #20
  4051c8:	459c      	cmp	ip, r3
  4051ca:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  4051ce:	d24c      	bcs.n	40526a <__multiply+0xfa>
  4051d0:	f8cd a004 	str.w	sl, [sp, #4]
  4051d4:	469a      	mov	sl, r3
  4051d6:	f8dc 5000 	ldr.w	r5, [ip]
  4051da:	b2af      	uxth	r7, r5
  4051dc:	b1ef      	cbz	r7, 40521a <__multiply+0xaa>
  4051de:	2100      	movs	r1, #0
  4051e0:	464d      	mov	r5, r9
  4051e2:	465e      	mov	r6, fp
  4051e4:	460c      	mov	r4, r1
  4051e6:	f856 2b04 	ldr.w	r2, [r6], #4
  4051ea:	6828      	ldr	r0, [r5, #0]
  4051ec:	b293      	uxth	r3, r2
  4051ee:	b281      	uxth	r1, r0
  4051f0:	fb07 1303 	mla	r3, r7, r3, r1
  4051f4:	0c12      	lsrs	r2, r2, #16
  4051f6:	0c01      	lsrs	r1, r0, #16
  4051f8:	4423      	add	r3, r4
  4051fa:	fb07 1102 	mla	r1, r7, r2, r1
  4051fe:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  405202:	b29b      	uxth	r3, r3
  405204:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  405208:	45b6      	cmp	lr, r6
  40520a:	f845 3b04 	str.w	r3, [r5], #4
  40520e:	ea4f 4411 	mov.w	r4, r1, lsr #16
  405212:	d8e8      	bhi.n	4051e6 <__multiply+0x76>
  405214:	602c      	str	r4, [r5, #0]
  405216:	f8dc 5000 	ldr.w	r5, [ip]
  40521a:	0c2d      	lsrs	r5, r5, #16
  40521c:	d01d      	beq.n	40525a <__multiply+0xea>
  40521e:	f8d9 3000 	ldr.w	r3, [r9]
  405222:	4648      	mov	r0, r9
  405224:	461c      	mov	r4, r3
  405226:	4659      	mov	r1, fp
  405228:	2200      	movs	r2, #0
  40522a:	880e      	ldrh	r6, [r1, #0]
  40522c:	0c24      	lsrs	r4, r4, #16
  40522e:	fb05 4406 	mla	r4, r5, r6, r4
  405232:	4422      	add	r2, r4
  405234:	b29b      	uxth	r3, r3
  405236:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40523a:	f840 3b04 	str.w	r3, [r0], #4
  40523e:	f851 3b04 	ldr.w	r3, [r1], #4
  405242:	6804      	ldr	r4, [r0, #0]
  405244:	0c1b      	lsrs	r3, r3, #16
  405246:	b2a6      	uxth	r6, r4
  405248:	fb05 6303 	mla	r3, r5, r3, r6
  40524c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  405250:	458e      	cmp	lr, r1
  405252:	ea4f 4213 	mov.w	r2, r3, lsr #16
  405256:	d8e8      	bhi.n	40522a <__multiply+0xba>
  405258:	6003      	str	r3, [r0, #0]
  40525a:	f10c 0c04 	add.w	ip, ip, #4
  40525e:	45e2      	cmp	sl, ip
  405260:	f109 0904 	add.w	r9, r9, #4
  405264:	d8b7      	bhi.n	4051d6 <__multiply+0x66>
  405266:	f8dd a004 	ldr.w	sl, [sp, #4]
  40526a:	f1b8 0f00 	cmp.w	r8, #0
  40526e:	dd0b      	ble.n	405288 <__multiply+0x118>
  405270:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  405274:	f1aa 0a04 	sub.w	sl, sl, #4
  405278:	b11b      	cbz	r3, 405282 <__multiply+0x112>
  40527a:	e005      	b.n	405288 <__multiply+0x118>
  40527c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  405280:	b913      	cbnz	r3, 405288 <__multiply+0x118>
  405282:	f1b8 0801 	subs.w	r8, r8, #1
  405286:	d1f9      	bne.n	40527c <__multiply+0x10c>
  405288:	9800      	ldr	r0, [sp, #0]
  40528a:	f8c0 8010 	str.w	r8, [r0, #16]
  40528e:	b003      	add	sp, #12
  405290:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405294 <__pow5mult>:
  405294:	f012 0303 	ands.w	r3, r2, #3
  405298:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40529c:	4614      	mov	r4, r2
  40529e:	4607      	mov	r7, r0
  4052a0:	d12e      	bne.n	405300 <__pow5mult+0x6c>
  4052a2:	460d      	mov	r5, r1
  4052a4:	10a4      	asrs	r4, r4, #2
  4052a6:	d01c      	beq.n	4052e2 <__pow5mult+0x4e>
  4052a8:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  4052aa:	b396      	cbz	r6, 405312 <__pow5mult+0x7e>
  4052ac:	07e3      	lsls	r3, r4, #31
  4052ae:	f04f 0800 	mov.w	r8, #0
  4052b2:	d406      	bmi.n	4052c2 <__pow5mult+0x2e>
  4052b4:	1064      	asrs	r4, r4, #1
  4052b6:	d014      	beq.n	4052e2 <__pow5mult+0x4e>
  4052b8:	6830      	ldr	r0, [r6, #0]
  4052ba:	b1a8      	cbz	r0, 4052e8 <__pow5mult+0x54>
  4052bc:	4606      	mov	r6, r0
  4052be:	07e3      	lsls	r3, r4, #31
  4052c0:	d5f8      	bpl.n	4052b4 <__pow5mult+0x20>
  4052c2:	4632      	mov	r2, r6
  4052c4:	4629      	mov	r1, r5
  4052c6:	4638      	mov	r0, r7
  4052c8:	f7ff ff52 	bl	405170 <__multiply>
  4052cc:	b1b5      	cbz	r5, 4052fc <__pow5mult+0x68>
  4052ce:	686a      	ldr	r2, [r5, #4]
  4052d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4052d2:	1064      	asrs	r4, r4, #1
  4052d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4052d8:	6029      	str	r1, [r5, #0]
  4052da:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  4052de:	4605      	mov	r5, r0
  4052e0:	d1ea      	bne.n	4052b8 <__pow5mult+0x24>
  4052e2:	4628      	mov	r0, r5
  4052e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4052e8:	4632      	mov	r2, r6
  4052ea:	4631      	mov	r1, r6
  4052ec:	4638      	mov	r0, r7
  4052ee:	f7ff ff3f 	bl	405170 <__multiply>
  4052f2:	6030      	str	r0, [r6, #0]
  4052f4:	f8c0 8000 	str.w	r8, [r0]
  4052f8:	4606      	mov	r6, r0
  4052fa:	e7e0      	b.n	4052be <__pow5mult+0x2a>
  4052fc:	4605      	mov	r5, r0
  4052fe:	e7d9      	b.n	4052b4 <__pow5mult+0x20>
  405300:	1e5a      	subs	r2, r3, #1
  405302:	4d0b      	ldr	r5, [pc, #44]	; (405330 <__pow5mult+0x9c>)
  405304:	2300      	movs	r3, #0
  405306:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40530a:	f7ff fe97 	bl	40503c <__multadd>
  40530e:	4605      	mov	r5, r0
  405310:	e7c8      	b.n	4052a4 <__pow5mult+0x10>
  405312:	2101      	movs	r1, #1
  405314:	4638      	mov	r0, r7
  405316:	f7ff fe61 	bl	404fdc <_Balloc>
  40531a:	f240 2171 	movw	r1, #625	; 0x271
  40531e:	2201      	movs	r2, #1
  405320:	2300      	movs	r3, #0
  405322:	6141      	str	r1, [r0, #20]
  405324:	6102      	str	r2, [r0, #16]
  405326:	4606      	mov	r6, r0
  405328:	64b8      	str	r0, [r7, #72]	; 0x48
  40532a:	6003      	str	r3, [r0, #0]
  40532c:	e7be      	b.n	4052ac <__pow5mult+0x18>
  40532e:	bf00      	nop
  405330:	00407030 	.word	0x00407030

00405334 <__lshift>:
  405334:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405338:	4691      	mov	r9, r2
  40533a:	690a      	ldr	r2, [r1, #16]
  40533c:	688b      	ldr	r3, [r1, #8]
  40533e:	ea4f 1469 	mov.w	r4, r9, asr #5
  405342:	eb04 0802 	add.w	r8, r4, r2
  405346:	f108 0501 	add.w	r5, r8, #1
  40534a:	429d      	cmp	r5, r3
  40534c:	460e      	mov	r6, r1
  40534e:	4607      	mov	r7, r0
  405350:	6849      	ldr	r1, [r1, #4]
  405352:	dd04      	ble.n	40535e <__lshift+0x2a>
  405354:	005b      	lsls	r3, r3, #1
  405356:	429d      	cmp	r5, r3
  405358:	f101 0101 	add.w	r1, r1, #1
  40535c:	dcfa      	bgt.n	405354 <__lshift+0x20>
  40535e:	4638      	mov	r0, r7
  405360:	f7ff fe3c 	bl	404fdc <_Balloc>
  405364:	2c00      	cmp	r4, #0
  405366:	f100 0314 	add.w	r3, r0, #20
  40536a:	dd06      	ble.n	40537a <__lshift+0x46>
  40536c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  405370:	2100      	movs	r1, #0
  405372:	f843 1b04 	str.w	r1, [r3], #4
  405376:	429a      	cmp	r2, r3
  405378:	d1fb      	bne.n	405372 <__lshift+0x3e>
  40537a:	6934      	ldr	r4, [r6, #16]
  40537c:	f106 0114 	add.w	r1, r6, #20
  405380:	f019 091f 	ands.w	r9, r9, #31
  405384:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  405388:	d01d      	beq.n	4053c6 <__lshift+0x92>
  40538a:	f1c9 0c20 	rsb	ip, r9, #32
  40538e:	2200      	movs	r2, #0
  405390:	680c      	ldr	r4, [r1, #0]
  405392:	fa04 f409 	lsl.w	r4, r4, r9
  405396:	4314      	orrs	r4, r2
  405398:	f843 4b04 	str.w	r4, [r3], #4
  40539c:	f851 2b04 	ldr.w	r2, [r1], #4
  4053a0:	458e      	cmp	lr, r1
  4053a2:	fa22 f20c 	lsr.w	r2, r2, ip
  4053a6:	d8f3      	bhi.n	405390 <__lshift+0x5c>
  4053a8:	601a      	str	r2, [r3, #0]
  4053aa:	b10a      	cbz	r2, 4053b0 <__lshift+0x7c>
  4053ac:	f108 0502 	add.w	r5, r8, #2
  4053b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4053b2:	6872      	ldr	r2, [r6, #4]
  4053b4:	3d01      	subs	r5, #1
  4053b6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4053ba:	6105      	str	r5, [r0, #16]
  4053bc:	6031      	str	r1, [r6, #0]
  4053be:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4053c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4053c6:	3b04      	subs	r3, #4
  4053c8:	f851 2b04 	ldr.w	r2, [r1], #4
  4053cc:	f843 2f04 	str.w	r2, [r3, #4]!
  4053d0:	458e      	cmp	lr, r1
  4053d2:	d8f9      	bhi.n	4053c8 <__lshift+0x94>
  4053d4:	e7ec      	b.n	4053b0 <__lshift+0x7c>
  4053d6:	bf00      	nop

004053d8 <__mcmp>:
  4053d8:	b430      	push	{r4, r5}
  4053da:	690b      	ldr	r3, [r1, #16]
  4053dc:	4605      	mov	r5, r0
  4053de:	6900      	ldr	r0, [r0, #16]
  4053e0:	1ac0      	subs	r0, r0, r3
  4053e2:	d10f      	bne.n	405404 <__mcmp+0x2c>
  4053e4:	009b      	lsls	r3, r3, #2
  4053e6:	3514      	adds	r5, #20
  4053e8:	3114      	adds	r1, #20
  4053ea:	4419      	add	r1, r3
  4053ec:	442b      	add	r3, r5
  4053ee:	e001      	b.n	4053f4 <__mcmp+0x1c>
  4053f0:	429d      	cmp	r5, r3
  4053f2:	d207      	bcs.n	405404 <__mcmp+0x2c>
  4053f4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  4053f8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  4053fc:	4294      	cmp	r4, r2
  4053fe:	d0f7      	beq.n	4053f0 <__mcmp+0x18>
  405400:	d302      	bcc.n	405408 <__mcmp+0x30>
  405402:	2001      	movs	r0, #1
  405404:	bc30      	pop	{r4, r5}
  405406:	4770      	bx	lr
  405408:	f04f 30ff 	mov.w	r0, #4294967295
  40540c:	e7fa      	b.n	405404 <__mcmp+0x2c>
  40540e:	bf00      	nop

00405410 <__mdiff>:
  405410:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405414:	690f      	ldr	r7, [r1, #16]
  405416:	460e      	mov	r6, r1
  405418:	6911      	ldr	r1, [r2, #16]
  40541a:	1a7f      	subs	r7, r7, r1
  40541c:	2f00      	cmp	r7, #0
  40541e:	4690      	mov	r8, r2
  405420:	d117      	bne.n	405452 <__mdiff+0x42>
  405422:	0089      	lsls	r1, r1, #2
  405424:	f106 0514 	add.w	r5, r6, #20
  405428:	f102 0e14 	add.w	lr, r2, #20
  40542c:	186b      	adds	r3, r5, r1
  40542e:	4471      	add	r1, lr
  405430:	e001      	b.n	405436 <__mdiff+0x26>
  405432:	429d      	cmp	r5, r3
  405434:	d25c      	bcs.n	4054f0 <__mdiff+0xe0>
  405436:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40543a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40543e:	42a2      	cmp	r2, r4
  405440:	d0f7      	beq.n	405432 <__mdiff+0x22>
  405442:	d25e      	bcs.n	405502 <__mdiff+0xf2>
  405444:	4633      	mov	r3, r6
  405446:	462c      	mov	r4, r5
  405448:	4646      	mov	r6, r8
  40544a:	4675      	mov	r5, lr
  40544c:	4698      	mov	r8, r3
  40544e:	2701      	movs	r7, #1
  405450:	e005      	b.n	40545e <__mdiff+0x4e>
  405452:	db58      	blt.n	405506 <__mdiff+0xf6>
  405454:	f106 0514 	add.w	r5, r6, #20
  405458:	f108 0414 	add.w	r4, r8, #20
  40545c:	2700      	movs	r7, #0
  40545e:	6871      	ldr	r1, [r6, #4]
  405460:	f7ff fdbc 	bl	404fdc <_Balloc>
  405464:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405468:	6936      	ldr	r6, [r6, #16]
  40546a:	60c7      	str	r7, [r0, #12]
  40546c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  405470:	46a6      	mov	lr, r4
  405472:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  405476:	f100 0414 	add.w	r4, r0, #20
  40547a:	2300      	movs	r3, #0
  40547c:	f85e 1b04 	ldr.w	r1, [lr], #4
  405480:	f855 8b04 	ldr.w	r8, [r5], #4
  405484:	b28a      	uxth	r2, r1
  405486:	fa13 f388 	uxtah	r3, r3, r8
  40548a:	0c09      	lsrs	r1, r1, #16
  40548c:	1a9a      	subs	r2, r3, r2
  40548e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  405492:	eb03 4322 	add.w	r3, r3, r2, asr #16
  405496:	b292      	uxth	r2, r2
  405498:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40549c:	45f4      	cmp	ip, lr
  40549e:	f844 2b04 	str.w	r2, [r4], #4
  4054a2:	ea4f 4323 	mov.w	r3, r3, asr #16
  4054a6:	d8e9      	bhi.n	40547c <__mdiff+0x6c>
  4054a8:	42af      	cmp	r7, r5
  4054aa:	d917      	bls.n	4054dc <__mdiff+0xcc>
  4054ac:	46a4      	mov	ip, r4
  4054ae:	46ae      	mov	lr, r5
  4054b0:	f85e 2b04 	ldr.w	r2, [lr], #4
  4054b4:	fa13 f382 	uxtah	r3, r3, r2
  4054b8:	1419      	asrs	r1, r3, #16
  4054ba:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  4054be:	b29b      	uxth	r3, r3
  4054c0:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  4054c4:	4577      	cmp	r7, lr
  4054c6:	f84c 2b04 	str.w	r2, [ip], #4
  4054ca:	ea4f 4321 	mov.w	r3, r1, asr #16
  4054ce:	d8ef      	bhi.n	4054b0 <__mdiff+0xa0>
  4054d0:	43ed      	mvns	r5, r5
  4054d2:	442f      	add	r7, r5
  4054d4:	f027 0703 	bic.w	r7, r7, #3
  4054d8:	3704      	adds	r7, #4
  4054da:	443c      	add	r4, r7
  4054dc:	3c04      	subs	r4, #4
  4054de:	b922      	cbnz	r2, 4054ea <__mdiff+0xda>
  4054e0:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  4054e4:	3e01      	subs	r6, #1
  4054e6:	2b00      	cmp	r3, #0
  4054e8:	d0fa      	beq.n	4054e0 <__mdiff+0xd0>
  4054ea:	6106      	str	r6, [r0, #16]
  4054ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4054f0:	2100      	movs	r1, #0
  4054f2:	f7ff fd73 	bl	404fdc <_Balloc>
  4054f6:	2201      	movs	r2, #1
  4054f8:	2300      	movs	r3, #0
  4054fa:	6102      	str	r2, [r0, #16]
  4054fc:	6143      	str	r3, [r0, #20]
  4054fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405502:	4674      	mov	r4, lr
  405504:	e7ab      	b.n	40545e <__mdiff+0x4e>
  405506:	4633      	mov	r3, r6
  405508:	f106 0414 	add.w	r4, r6, #20
  40550c:	f102 0514 	add.w	r5, r2, #20
  405510:	4616      	mov	r6, r2
  405512:	2701      	movs	r7, #1
  405514:	4698      	mov	r8, r3
  405516:	e7a2      	b.n	40545e <__mdiff+0x4e>

00405518 <__d2b>:
  405518:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40551c:	b082      	sub	sp, #8
  40551e:	2101      	movs	r1, #1
  405520:	461c      	mov	r4, r3
  405522:	f3c3 570a 	ubfx	r7, r3, #20, #11
  405526:	4615      	mov	r5, r2
  405528:	9e08      	ldr	r6, [sp, #32]
  40552a:	f7ff fd57 	bl	404fdc <_Balloc>
  40552e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  405532:	4680      	mov	r8, r0
  405534:	b10f      	cbz	r7, 40553a <__d2b+0x22>
  405536:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40553a:	9401      	str	r4, [sp, #4]
  40553c:	b31d      	cbz	r5, 405586 <__d2b+0x6e>
  40553e:	a802      	add	r0, sp, #8
  405540:	f840 5d08 	str.w	r5, [r0, #-8]!
  405544:	f7ff fdda 	bl	4050fc <__lo0bits>
  405548:	2800      	cmp	r0, #0
  40554a:	d134      	bne.n	4055b6 <__d2b+0x9e>
  40554c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405550:	f8c8 2014 	str.w	r2, [r8, #20]
  405554:	2b00      	cmp	r3, #0
  405556:	bf0c      	ite	eq
  405558:	2101      	moveq	r1, #1
  40555a:	2102      	movne	r1, #2
  40555c:	f8c8 3018 	str.w	r3, [r8, #24]
  405560:	f8c8 1010 	str.w	r1, [r8, #16]
  405564:	b9df      	cbnz	r7, 40559e <__d2b+0x86>
  405566:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40556a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40556e:	6030      	str	r0, [r6, #0]
  405570:	6918      	ldr	r0, [r3, #16]
  405572:	f7ff fda3 	bl	4050bc <__hi0bits>
  405576:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405578:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40557c:	6018      	str	r0, [r3, #0]
  40557e:	4640      	mov	r0, r8
  405580:	b002      	add	sp, #8
  405582:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405586:	a801      	add	r0, sp, #4
  405588:	f7ff fdb8 	bl	4050fc <__lo0bits>
  40558c:	9b01      	ldr	r3, [sp, #4]
  40558e:	f8c8 3014 	str.w	r3, [r8, #20]
  405592:	2101      	movs	r1, #1
  405594:	3020      	adds	r0, #32
  405596:	f8c8 1010 	str.w	r1, [r8, #16]
  40559a:	2f00      	cmp	r7, #0
  40559c:	d0e3      	beq.n	405566 <__d2b+0x4e>
  40559e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4055a0:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4055a4:	4407      	add	r7, r0
  4055a6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4055aa:	6037      	str	r7, [r6, #0]
  4055ac:	6018      	str	r0, [r3, #0]
  4055ae:	4640      	mov	r0, r8
  4055b0:	b002      	add	sp, #8
  4055b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4055b6:	e89d 000a 	ldmia.w	sp, {r1, r3}
  4055ba:	f1c0 0220 	rsb	r2, r0, #32
  4055be:	fa03 f202 	lsl.w	r2, r3, r2
  4055c2:	430a      	orrs	r2, r1
  4055c4:	40c3      	lsrs	r3, r0
  4055c6:	9301      	str	r3, [sp, #4]
  4055c8:	f8c8 2014 	str.w	r2, [r8, #20]
  4055cc:	e7c2      	b.n	405554 <__d2b+0x3c>
  4055ce:	bf00      	nop

004055d0 <_sbrk_r>:
  4055d0:	b538      	push	{r3, r4, r5, lr}
  4055d2:	4c07      	ldr	r4, [pc, #28]	; (4055f0 <_sbrk_r+0x20>)
  4055d4:	2300      	movs	r3, #0
  4055d6:	4605      	mov	r5, r0
  4055d8:	4608      	mov	r0, r1
  4055da:	6023      	str	r3, [r4, #0]
  4055dc:	f7fc f864 	bl	4016a8 <_sbrk>
  4055e0:	1c43      	adds	r3, r0, #1
  4055e2:	d000      	beq.n	4055e6 <_sbrk_r+0x16>
  4055e4:	bd38      	pop	{r3, r4, r5, pc}
  4055e6:	6823      	ldr	r3, [r4, #0]
  4055e8:	2b00      	cmp	r3, #0
  4055ea:	d0fb      	beq.n	4055e4 <_sbrk_r+0x14>
  4055ec:	602b      	str	r3, [r5, #0]
  4055ee:	bd38      	pop	{r3, r4, r5, pc}
  4055f0:	20400cd8 	.word	0x20400cd8
	...

00405600 <strlen>:
  405600:	f890 f000 	pld	[r0]
  405604:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  405608:	f020 0107 	bic.w	r1, r0, #7
  40560c:	f06f 0c00 	mvn.w	ip, #0
  405610:	f010 0407 	ands.w	r4, r0, #7
  405614:	f891 f020 	pld	[r1, #32]
  405618:	f040 8049 	bne.w	4056ae <strlen+0xae>
  40561c:	f04f 0400 	mov.w	r4, #0
  405620:	f06f 0007 	mvn.w	r0, #7
  405624:	e9d1 2300 	ldrd	r2, r3, [r1]
  405628:	f891 f040 	pld	[r1, #64]	; 0x40
  40562c:	f100 0008 	add.w	r0, r0, #8
  405630:	fa82 f24c 	uadd8	r2, r2, ip
  405634:	faa4 f28c 	sel	r2, r4, ip
  405638:	fa83 f34c 	uadd8	r3, r3, ip
  40563c:	faa2 f38c 	sel	r3, r2, ip
  405640:	bb4b      	cbnz	r3, 405696 <strlen+0x96>
  405642:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  405646:	fa82 f24c 	uadd8	r2, r2, ip
  40564a:	f100 0008 	add.w	r0, r0, #8
  40564e:	faa4 f28c 	sel	r2, r4, ip
  405652:	fa83 f34c 	uadd8	r3, r3, ip
  405656:	faa2 f38c 	sel	r3, r2, ip
  40565a:	b9e3      	cbnz	r3, 405696 <strlen+0x96>
  40565c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  405660:	fa82 f24c 	uadd8	r2, r2, ip
  405664:	f100 0008 	add.w	r0, r0, #8
  405668:	faa4 f28c 	sel	r2, r4, ip
  40566c:	fa83 f34c 	uadd8	r3, r3, ip
  405670:	faa2 f38c 	sel	r3, r2, ip
  405674:	b97b      	cbnz	r3, 405696 <strlen+0x96>
  405676:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40567a:	f101 0120 	add.w	r1, r1, #32
  40567e:	fa82 f24c 	uadd8	r2, r2, ip
  405682:	f100 0008 	add.w	r0, r0, #8
  405686:	faa4 f28c 	sel	r2, r4, ip
  40568a:	fa83 f34c 	uadd8	r3, r3, ip
  40568e:	faa2 f38c 	sel	r3, r2, ip
  405692:	2b00      	cmp	r3, #0
  405694:	d0c6      	beq.n	405624 <strlen+0x24>
  405696:	2a00      	cmp	r2, #0
  405698:	bf04      	itt	eq
  40569a:	3004      	addeq	r0, #4
  40569c:	461a      	moveq	r2, r3
  40569e:	ba12      	rev	r2, r2
  4056a0:	fab2 f282 	clz	r2, r2
  4056a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4056a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4056ac:	4770      	bx	lr
  4056ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4056b2:	f004 0503 	and.w	r5, r4, #3
  4056b6:	f1c4 0000 	rsb	r0, r4, #0
  4056ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4056be:	f014 0f04 	tst.w	r4, #4
  4056c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4056c6:	fa0c f505 	lsl.w	r5, ip, r5
  4056ca:	ea62 0205 	orn	r2, r2, r5
  4056ce:	bf1c      	itt	ne
  4056d0:	ea63 0305 	ornne	r3, r3, r5
  4056d4:	4662      	movne	r2, ip
  4056d6:	f04f 0400 	mov.w	r4, #0
  4056da:	e7a9      	b.n	405630 <strlen+0x30>

004056dc <__ssprint_r>:
  4056dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4056e0:	6893      	ldr	r3, [r2, #8]
  4056e2:	b083      	sub	sp, #12
  4056e4:	4690      	mov	r8, r2
  4056e6:	2b00      	cmp	r3, #0
  4056e8:	d070      	beq.n	4057cc <__ssprint_r+0xf0>
  4056ea:	4682      	mov	sl, r0
  4056ec:	460c      	mov	r4, r1
  4056ee:	6817      	ldr	r7, [r2, #0]
  4056f0:	688d      	ldr	r5, [r1, #8]
  4056f2:	6808      	ldr	r0, [r1, #0]
  4056f4:	e042      	b.n	40577c <__ssprint_r+0xa0>
  4056f6:	89a3      	ldrh	r3, [r4, #12]
  4056f8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4056fc:	d02e      	beq.n	40575c <__ssprint_r+0x80>
  4056fe:	6965      	ldr	r5, [r4, #20]
  405700:	6921      	ldr	r1, [r4, #16]
  405702:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  405706:	eba0 0b01 	sub.w	fp, r0, r1
  40570a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40570e:	f10b 0001 	add.w	r0, fp, #1
  405712:	106d      	asrs	r5, r5, #1
  405714:	4430      	add	r0, r6
  405716:	42a8      	cmp	r0, r5
  405718:	462a      	mov	r2, r5
  40571a:	bf84      	itt	hi
  40571c:	4605      	movhi	r5, r0
  40571e:	462a      	movhi	r2, r5
  405720:	055b      	lsls	r3, r3, #21
  405722:	d538      	bpl.n	405796 <__ssprint_r+0xba>
  405724:	4611      	mov	r1, r2
  405726:	4650      	mov	r0, sl
  405728:	f7ff f8ac 	bl	404884 <_malloc_r>
  40572c:	2800      	cmp	r0, #0
  40572e:	d03c      	beq.n	4057aa <__ssprint_r+0xce>
  405730:	465a      	mov	r2, fp
  405732:	6921      	ldr	r1, [r4, #16]
  405734:	9001      	str	r0, [sp, #4]
  405736:	f7ff fbab 	bl	404e90 <memcpy>
  40573a:	89a2      	ldrh	r2, [r4, #12]
  40573c:	9b01      	ldr	r3, [sp, #4]
  40573e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  405742:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405746:	81a2      	strh	r2, [r4, #12]
  405748:	eba5 020b 	sub.w	r2, r5, fp
  40574c:	eb03 000b 	add.w	r0, r3, fp
  405750:	6165      	str	r5, [r4, #20]
  405752:	6123      	str	r3, [r4, #16]
  405754:	6020      	str	r0, [r4, #0]
  405756:	60a2      	str	r2, [r4, #8]
  405758:	4635      	mov	r5, r6
  40575a:	46b3      	mov	fp, r6
  40575c:	465a      	mov	r2, fp
  40575e:	4649      	mov	r1, r9
  405760:	f000 fa18 	bl	405b94 <memmove>
  405764:	f8d8 3008 	ldr.w	r3, [r8, #8]
  405768:	68a2      	ldr	r2, [r4, #8]
  40576a:	6820      	ldr	r0, [r4, #0]
  40576c:	1b55      	subs	r5, r2, r5
  40576e:	4458      	add	r0, fp
  405770:	1b9e      	subs	r6, r3, r6
  405772:	60a5      	str	r5, [r4, #8]
  405774:	6020      	str	r0, [r4, #0]
  405776:	f8c8 6008 	str.w	r6, [r8, #8]
  40577a:	b33e      	cbz	r6, 4057cc <__ssprint_r+0xf0>
  40577c:	687e      	ldr	r6, [r7, #4]
  40577e:	463b      	mov	r3, r7
  405780:	3708      	adds	r7, #8
  405782:	2e00      	cmp	r6, #0
  405784:	d0fa      	beq.n	40577c <__ssprint_r+0xa0>
  405786:	42ae      	cmp	r6, r5
  405788:	f8d3 9000 	ldr.w	r9, [r3]
  40578c:	46ab      	mov	fp, r5
  40578e:	d2b2      	bcs.n	4056f6 <__ssprint_r+0x1a>
  405790:	4635      	mov	r5, r6
  405792:	46b3      	mov	fp, r6
  405794:	e7e2      	b.n	40575c <__ssprint_r+0x80>
  405796:	4650      	mov	r0, sl
  405798:	f000 fa60 	bl	405c5c <_realloc_r>
  40579c:	4603      	mov	r3, r0
  40579e:	2800      	cmp	r0, #0
  4057a0:	d1d2      	bne.n	405748 <__ssprint_r+0x6c>
  4057a2:	6921      	ldr	r1, [r4, #16]
  4057a4:	4650      	mov	r0, sl
  4057a6:	f000 f8f9 	bl	40599c <_free_r>
  4057aa:	230c      	movs	r3, #12
  4057ac:	f8ca 3000 	str.w	r3, [sl]
  4057b0:	89a3      	ldrh	r3, [r4, #12]
  4057b2:	2200      	movs	r2, #0
  4057b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4057b8:	f04f 30ff 	mov.w	r0, #4294967295
  4057bc:	81a3      	strh	r3, [r4, #12]
  4057be:	f8c8 2008 	str.w	r2, [r8, #8]
  4057c2:	f8c8 2004 	str.w	r2, [r8, #4]
  4057c6:	b003      	add	sp, #12
  4057c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4057cc:	2000      	movs	r0, #0
  4057ce:	f8c8 0004 	str.w	r0, [r8, #4]
  4057d2:	b003      	add	sp, #12
  4057d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004057d8 <__register_exitproc>:
  4057d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4057dc:	4d2c      	ldr	r5, [pc, #176]	; (405890 <__register_exitproc+0xb8>)
  4057de:	4606      	mov	r6, r0
  4057e0:	6828      	ldr	r0, [r5, #0]
  4057e2:	4698      	mov	r8, r3
  4057e4:	460f      	mov	r7, r1
  4057e6:	4691      	mov	r9, r2
  4057e8:	f7ff f848 	bl	40487c <__retarget_lock_acquire_recursive>
  4057ec:	4b29      	ldr	r3, [pc, #164]	; (405894 <__register_exitproc+0xbc>)
  4057ee:	681c      	ldr	r4, [r3, #0]
  4057f0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4057f4:	2b00      	cmp	r3, #0
  4057f6:	d03e      	beq.n	405876 <__register_exitproc+0x9e>
  4057f8:	685a      	ldr	r2, [r3, #4]
  4057fa:	2a1f      	cmp	r2, #31
  4057fc:	dc1c      	bgt.n	405838 <__register_exitproc+0x60>
  4057fe:	f102 0e01 	add.w	lr, r2, #1
  405802:	b176      	cbz	r6, 405822 <__register_exitproc+0x4a>
  405804:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405808:	2401      	movs	r4, #1
  40580a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40580e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  405812:	4094      	lsls	r4, r2
  405814:	4320      	orrs	r0, r4
  405816:	2e02      	cmp	r6, #2
  405818:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40581c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  405820:	d023      	beq.n	40586a <__register_exitproc+0x92>
  405822:	3202      	adds	r2, #2
  405824:	f8c3 e004 	str.w	lr, [r3, #4]
  405828:	6828      	ldr	r0, [r5, #0]
  40582a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40582e:	f7ff f827 	bl	404880 <__retarget_lock_release_recursive>
  405832:	2000      	movs	r0, #0
  405834:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405838:	4b17      	ldr	r3, [pc, #92]	; (405898 <__register_exitproc+0xc0>)
  40583a:	b30b      	cbz	r3, 405880 <__register_exitproc+0xa8>
  40583c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405840:	f3af 8000 	nop.w
  405844:	4603      	mov	r3, r0
  405846:	b1d8      	cbz	r0, 405880 <__register_exitproc+0xa8>
  405848:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40584c:	6002      	str	r2, [r0, #0]
  40584e:	2100      	movs	r1, #0
  405850:	6041      	str	r1, [r0, #4]
  405852:	460a      	mov	r2, r1
  405854:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  405858:	f04f 0e01 	mov.w	lr, #1
  40585c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  405860:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  405864:	2e00      	cmp	r6, #0
  405866:	d0dc      	beq.n	405822 <__register_exitproc+0x4a>
  405868:	e7cc      	b.n	405804 <__register_exitproc+0x2c>
  40586a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40586e:	430c      	orrs	r4, r1
  405870:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  405874:	e7d5      	b.n	405822 <__register_exitproc+0x4a>
  405876:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40587a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40587e:	e7bb      	b.n	4057f8 <__register_exitproc+0x20>
  405880:	6828      	ldr	r0, [r5, #0]
  405882:	f7fe fffd 	bl	404880 <__retarget_lock_release_recursive>
  405886:	f04f 30ff 	mov.w	r0, #4294967295
  40588a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40588e:	bf00      	nop
  405890:	20400450 	.word	0x20400450
  405894:	00406ec4 	.word	0x00406ec4
  405898:	00000000 	.word	0x00000000

0040589c <_calloc_r>:
  40589c:	b510      	push	{r4, lr}
  40589e:	fb02 f101 	mul.w	r1, r2, r1
  4058a2:	f7fe ffef 	bl	404884 <_malloc_r>
  4058a6:	4604      	mov	r4, r0
  4058a8:	b1d8      	cbz	r0, 4058e2 <_calloc_r+0x46>
  4058aa:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4058ae:	f022 0203 	bic.w	r2, r2, #3
  4058b2:	3a04      	subs	r2, #4
  4058b4:	2a24      	cmp	r2, #36	; 0x24
  4058b6:	d818      	bhi.n	4058ea <_calloc_r+0x4e>
  4058b8:	2a13      	cmp	r2, #19
  4058ba:	d914      	bls.n	4058e6 <_calloc_r+0x4a>
  4058bc:	2300      	movs	r3, #0
  4058be:	2a1b      	cmp	r2, #27
  4058c0:	6003      	str	r3, [r0, #0]
  4058c2:	6043      	str	r3, [r0, #4]
  4058c4:	d916      	bls.n	4058f4 <_calloc_r+0x58>
  4058c6:	2a24      	cmp	r2, #36	; 0x24
  4058c8:	6083      	str	r3, [r0, #8]
  4058ca:	60c3      	str	r3, [r0, #12]
  4058cc:	bf11      	iteee	ne
  4058ce:	f100 0210 	addne.w	r2, r0, #16
  4058d2:	6103      	streq	r3, [r0, #16]
  4058d4:	6143      	streq	r3, [r0, #20]
  4058d6:	f100 0218 	addeq.w	r2, r0, #24
  4058da:	2300      	movs	r3, #0
  4058dc:	6013      	str	r3, [r2, #0]
  4058de:	6053      	str	r3, [r2, #4]
  4058e0:	6093      	str	r3, [r2, #8]
  4058e2:	4620      	mov	r0, r4
  4058e4:	bd10      	pop	{r4, pc}
  4058e6:	4602      	mov	r2, r0
  4058e8:	e7f7      	b.n	4058da <_calloc_r+0x3e>
  4058ea:	2100      	movs	r1, #0
  4058ec:	f7fc fd2e 	bl	40234c <memset>
  4058f0:	4620      	mov	r0, r4
  4058f2:	bd10      	pop	{r4, pc}
  4058f4:	f100 0208 	add.w	r2, r0, #8
  4058f8:	e7ef      	b.n	4058da <_calloc_r+0x3e>
  4058fa:	bf00      	nop

004058fc <_malloc_trim_r>:
  4058fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4058fe:	4f24      	ldr	r7, [pc, #144]	; (405990 <_malloc_trim_r+0x94>)
  405900:	460c      	mov	r4, r1
  405902:	4606      	mov	r6, r0
  405904:	f7ff fb5e 	bl	404fc4 <__malloc_lock>
  405908:	68bb      	ldr	r3, [r7, #8]
  40590a:	685d      	ldr	r5, [r3, #4]
  40590c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405910:	310f      	adds	r1, #15
  405912:	f025 0503 	bic.w	r5, r5, #3
  405916:	4429      	add	r1, r5
  405918:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40591c:	f021 010f 	bic.w	r1, r1, #15
  405920:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  405924:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  405928:	db07      	blt.n	40593a <_malloc_trim_r+0x3e>
  40592a:	2100      	movs	r1, #0
  40592c:	4630      	mov	r0, r6
  40592e:	f7ff fe4f 	bl	4055d0 <_sbrk_r>
  405932:	68bb      	ldr	r3, [r7, #8]
  405934:	442b      	add	r3, r5
  405936:	4298      	cmp	r0, r3
  405938:	d004      	beq.n	405944 <_malloc_trim_r+0x48>
  40593a:	4630      	mov	r0, r6
  40593c:	f7ff fb48 	bl	404fd0 <__malloc_unlock>
  405940:	2000      	movs	r0, #0
  405942:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405944:	4261      	negs	r1, r4
  405946:	4630      	mov	r0, r6
  405948:	f7ff fe42 	bl	4055d0 <_sbrk_r>
  40594c:	3001      	adds	r0, #1
  40594e:	d00d      	beq.n	40596c <_malloc_trim_r+0x70>
  405950:	4b10      	ldr	r3, [pc, #64]	; (405994 <_malloc_trim_r+0x98>)
  405952:	68ba      	ldr	r2, [r7, #8]
  405954:	6819      	ldr	r1, [r3, #0]
  405956:	1b2d      	subs	r5, r5, r4
  405958:	f045 0501 	orr.w	r5, r5, #1
  40595c:	4630      	mov	r0, r6
  40595e:	1b09      	subs	r1, r1, r4
  405960:	6055      	str	r5, [r2, #4]
  405962:	6019      	str	r1, [r3, #0]
  405964:	f7ff fb34 	bl	404fd0 <__malloc_unlock>
  405968:	2001      	movs	r0, #1
  40596a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40596c:	2100      	movs	r1, #0
  40596e:	4630      	mov	r0, r6
  405970:	f7ff fe2e 	bl	4055d0 <_sbrk_r>
  405974:	68ba      	ldr	r2, [r7, #8]
  405976:	1a83      	subs	r3, r0, r2
  405978:	2b0f      	cmp	r3, #15
  40597a:	ddde      	ble.n	40593a <_malloc_trim_r+0x3e>
  40597c:	4c06      	ldr	r4, [pc, #24]	; (405998 <_malloc_trim_r+0x9c>)
  40597e:	4905      	ldr	r1, [pc, #20]	; (405994 <_malloc_trim_r+0x98>)
  405980:	6824      	ldr	r4, [r4, #0]
  405982:	f043 0301 	orr.w	r3, r3, #1
  405986:	1b00      	subs	r0, r0, r4
  405988:	6053      	str	r3, [r2, #4]
  40598a:	6008      	str	r0, [r1, #0]
  40598c:	e7d5      	b.n	40593a <_malloc_trim_r+0x3e>
  40598e:	bf00      	nop
  405990:	20400454 	.word	0x20400454
  405994:	20400c7c 	.word	0x20400c7c
  405998:	2040085c 	.word	0x2040085c

0040599c <_free_r>:
  40599c:	2900      	cmp	r1, #0
  40599e:	d044      	beq.n	405a2a <_free_r+0x8e>
  4059a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4059a4:	460d      	mov	r5, r1
  4059a6:	4680      	mov	r8, r0
  4059a8:	f7ff fb0c 	bl	404fc4 <__malloc_lock>
  4059ac:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4059b0:	4969      	ldr	r1, [pc, #420]	; (405b58 <_free_r+0x1bc>)
  4059b2:	f027 0301 	bic.w	r3, r7, #1
  4059b6:	f1a5 0408 	sub.w	r4, r5, #8
  4059ba:	18e2      	adds	r2, r4, r3
  4059bc:	688e      	ldr	r6, [r1, #8]
  4059be:	6850      	ldr	r0, [r2, #4]
  4059c0:	42b2      	cmp	r2, r6
  4059c2:	f020 0003 	bic.w	r0, r0, #3
  4059c6:	d05e      	beq.n	405a86 <_free_r+0xea>
  4059c8:	07fe      	lsls	r6, r7, #31
  4059ca:	6050      	str	r0, [r2, #4]
  4059cc:	d40b      	bmi.n	4059e6 <_free_r+0x4a>
  4059ce:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4059d2:	1be4      	subs	r4, r4, r7
  4059d4:	f101 0e08 	add.w	lr, r1, #8
  4059d8:	68a5      	ldr	r5, [r4, #8]
  4059da:	4575      	cmp	r5, lr
  4059dc:	443b      	add	r3, r7
  4059de:	d06d      	beq.n	405abc <_free_r+0x120>
  4059e0:	68e7      	ldr	r7, [r4, #12]
  4059e2:	60ef      	str	r7, [r5, #12]
  4059e4:	60bd      	str	r5, [r7, #8]
  4059e6:	1815      	adds	r5, r2, r0
  4059e8:	686d      	ldr	r5, [r5, #4]
  4059ea:	07ed      	lsls	r5, r5, #31
  4059ec:	d53e      	bpl.n	405a6c <_free_r+0xd0>
  4059ee:	f043 0201 	orr.w	r2, r3, #1
  4059f2:	6062      	str	r2, [r4, #4]
  4059f4:	50e3      	str	r3, [r4, r3]
  4059f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4059fa:	d217      	bcs.n	405a2c <_free_r+0x90>
  4059fc:	08db      	lsrs	r3, r3, #3
  4059fe:	1c58      	adds	r0, r3, #1
  405a00:	109a      	asrs	r2, r3, #2
  405a02:	684d      	ldr	r5, [r1, #4]
  405a04:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  405a08:	60a7      	str	r7, [r4, #8]
  405a0a:	2301      	movs	r3, #1
  405a0c:	4093      	lsls	r3, r2
  405a0e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  405a12:	432b      	orrs	r3, r5
  405a14:	3a08      	subs	r2, #8
  405a16:	60e2      	str	r2, [r4, #12]
  405a18:	604b      	str	r3, [r1, #4]
  405a1a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  405a1e:	60fc      	str	r4, [r7, #12]
  405a20:	4640      	mov	r0, r8
  405a22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405a26:	f7ff bad3 	b.w	404fd0 <__malloc_unlock>
  405a2a:	4770      	bx	lr
  405a2c:	0a5a      	lsrs	r2, r3, #9
  405a2e:	2a04      	cmp	r2, #4
  405a30:	d852      	bhi.n	405ad8 <_free_r+0x13c>
  405a32:	099a      	lsrs	r2, r3, #6
  405a34:	f102 0739 	add.w	r7, r2, #57	; 0x39
  405a38:	00ff      	lsls	r7, r7, #3
  405a3a:	f102 0538 	add.w	r5, r2, #56	; 0x38
  405a3e:	19c8      	adds	r0, r1, r7
  405a40:	59ca      	ldr	r2, [r1, r7]
  405a42:	3808      	subs	r0, #8
  405a44:	4290      	cmp	r0, r2
  405a46:	d04f      	beq.n	405ae8 <_free_r+0x14c>
  405a48:	6851      	ldr	r1, [r2, #4]
  405a4a:	f021 0103 	bic.w	r1, r1, #3
  405a4e:	428b      	cmp	r3, r1
  405a50:	d232      	bcs.n	405ab8 <_free_r+0x11c>
  405a52:	6892      	ldr	r2, [r2, #8]
  405a54:	4290      	cmp	r0, r2
  405a56:	d1f7      	bne.n	405a48 <_free_r+0xac>
  405a58:	68c3      	ldr	r3, [r0, #12]
  405a5a:	60a0      	str	r0, [r4, #8]
  405a5c:	60e3      	str	r3, [r4, #12]
  405a5e:	609c      	str	r4, [r3, #8]
  405a60:	60c4      	str	r4, [r0, #12]
  405a62:	4640      	mov	r0, r8
  405a64:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405a68:	f7ff bab2 	b.w	404fd0 <__malloc_unlock>
  405a6c:	6895      	ldr	r5, [r2, #8]
  405a6e:	4f3b      	ldr	r7, [pc, #236]	; (405b5c <_free_r+0x1c0>)
  405a70:	42bd      	cmp	r5, r7
  405a72:	4403      	add	r3, r0
  405a74:	d040      	beq.n	405af8 <_free_r+0x15c>
  405a76:	68d0      	ldr	r0, [r2, #12]
  405a78:	60e8      	str	r0, [r5, #12]
  405a7a:	f043 0201 	orr.w	r2, r3, #1
  405a7e:	6085      	str	r5, [r0, #8]
  405a80:	6062      	str	r2, [r4, #4]
  405a82:	50e3      	str	r3, [r4, r3]
  405a84:	e7b7      	b.n	4059f6 <_free_r+0x5a>
  405a86:	07ff      	lsls	r7, r7, #31
  405a88:	4403      	add	r3, r0
  405a8a:	d407      	bmi.n	405a9c <_free_r+0x100>
  405a8c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405a90:	1aa4      	subs	r4, r4, r2
  405a92:	4413      	add	r3, r2
  405a94:	68a0      	ldr	r0, [r4, #8]
  405a96:	68e2      	ldr	r2, [r4, #12]
  405a98:	60c2      	str	r2, [r0, #12]
  405a9a:	6090      	str	r0, [r2, #8]
  405a9c:	4a30      	ldr	r2, [pc, #192]	; (405b60 <_free_r+0x1c4>)
  405a9e:	6812      	ldr	r2, [r2, #0]
  405aa0:	f043 0001 	orr.w	r0, r3, #1
  405aa4:	4293      	cmp	r3, r2
  405aa6:	6060      	str	r0, [r4, #4]
  405aa8:	608c      	str	r4, [r1, #8]
  405aaa:	d3b9      	bcc.n	405a20 <_free_r+0x84>
  405aac:	4b2d      	ldr	r3, [pc, #180]	; (405b64 <_free_r+0x1c8>)
  405aae:	4640      	mov	r0, r8
  405ab0:	6819      	ldr	r1, [r3, #0]
  405ab2:	f7ff ff23 	bl	4058fc <_malloc_trim_r>
  405ab6:	e7b3      	b.n	405a20 <_free_r+0x84>
  405ab8:	4610      	mov	r0, r2
  405aba:	e7cd      	b.n	405a58 <_free_r+0xbc>
  405abc:	1811      	adds	r1, r2, r0
  405abe:	6849      	ldr	r1, [r1, #4]
  405ac0:	07c9      	lsls	r1, r1, #31
  405ac2:	d444      	bmi.n	405b4e <_free_r+0x1b2>
  405ac4:	6891      	ldr	r1, [r2, #8]
  405ac6:	68d2      	ldr	r2, [r2, #12]
  405ac8:	60ca      	str	r2, [r1, #12]
  405aca:	4403      	add	r3, r0
  405acc:	f043 0001 	orr.w	r0, r3, #1
  405ad0:	6091      	str	r1, [r2, #8]
  405ad2:	6060      	str	r0, [r4, #4]
  405ad4:	50e3      	str	r3, [r4, r3]
  405ad6:	e7a3      	b.n	405a20 <_free_r+0x84>
  405ad8:	2a14      	cmp	r2, #20
  405ada:	d816      	bhi.n	405b0a <_free_r+0x16e>
  405adc:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405ae0:	00ff      	lsls	r7, r7, #3
  405ae2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  405ae6:	e7aa      	b.n	405a3e <_free_r+0xa2>
  405ae8:	10aa      	asrs	r2, r5, #2
  405aea:	2301      	movs	r3, #1
  405aec:	684d      	ldr	r5, [r1, #4]
  405aee:	4093      	lsls	r3, r2
  405af0:	432b      	orrs	r3, r5
  405af2:	604b      	str	r3, [r1, #4]
  405af4:	4603      	mov	r3, r0
  405af6:	e7b0      	b.n	405a5a <_free_r+0xbe>
  405af8:	f043 0201 	orr.w	r2, r3, #1
  405afc:	614c      	str	r4, [r1, #20]
  405afe:	610c      	str	r4, [r1, #16]
  405b00:	60e5      	str	r5, [r4, #12]
  405b02:	60a5      	str	r5, [r4, #8]
  405b04:	6062      	str	r2, [r4, #4]
  405b06:	50e3      	str	r3, [r4, r3]
  405b08:	e78a      	b.n	405a20 <_free_r+0x84>
  405b0a:	2a54      	cmp	r2, #84	; 0x54
  405b0c:	d806      	bhi.n	405b1c <_free_r+0x180>
  405b0e:	0b1a      	lsrs	r2, r3, #12
  405b10:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405b14:	00ff      	lsls	r7, r7, #3
  405b16:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  405b1a:	e790      	b.n	405a3e <_free_r+0xa2>
  405b1c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405b20:	d806      	bhi.n	405b30 <_free_r+0x194>
  405b22:	0bda      	lsrs	r2, r3, #15
  405b24:	f102 0778 	add.w	r7, r2, #120	; 0x78
  405b28:	00ff      	lsls	r7, r7, #3
  405b2a:	f102 0577 	add.w	r5, r2, #119	; 0x77
  405b2e:	e786      	b.n	405a3e <_free_r+0xa2>
  405b30:	f240 5054 	movw	r0, #1364	; 0x554
  405b34:	4282      	cmp	r2, r0
  405b36:	d806      	bhi.n	405b46 <_free_r+0x1aa>
  405b38:	0c9a      	lsrs	r2, r3, #18
  405b3a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  405b3e:	00ff      	lsls	r7, r7, #3
  405b40:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  405b44:	e77b      	b.n	405a3e <_free_r+0xa2>
  405b46:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  405b4a:	257e      	movs	r5, #126	; 0x7e
  405b4c:	e777      	b.n	405a3e <_free_r+0xa2>
  405b4e:	f043 0101 	orr.w	r1, r3, #1
  405b52:	6061      	str	r1, [r4, #4]
  405b54:	6013      	str	r3, [r2, #0]
  405b56:	e763      	b.n	405a20 <_free_r+0x84>
  405b58:	20400454 	.word	0x20400454
  405b5c:	2040045c 	.word	0x2040045c
  405b60:	20400860 	.word	0x20400860
  405b64:	20400cac 	.word	0x20400cac

00405b68 <__ascii_mbtowc>:
  405b68:	b082      	sub	sp, #8
  405b6a:	b149      	cbz	r1, 405b80 <__ascii_mbtowc+0x18>
  405b6c:	b15a      	cbz	r2, 405b86 <__ascii_mbtowc+0x1e>
  405b6e:	b16b      	cbz	r3, 405b8c <__ascii_mbtowc+0x24>
  405b70:	7813      	ldrb	r3, [r2, #0]
  405b72:	600b      	str	r3, [r1, #0]
  405b74:	7812      	ldrb	r2, [r2, #0]
  405b76:	1c10      	adds	r0, r2, #0
  405b78:	bf18      	it	ne
  405b7a:	2001      	movne	r0, #1
  405b7c:	b002      	add	sp, #8
  405b7e:	4770      	bx	lr
  405b80:	a901      	add	r1, sp, #4
  405b82:	2a00      	cmp	r2, #0
  405b84:	d1f3      	bne.n	405b6e <__ascii_mbtowc+0x6>
  405b86:	4610      	mov	r0, r2
  405b88:	b002      	add	sp, #8
  405b8a:	4770      	bx	lr
  405b8c:	f06f 0001 	mvn.w	r0, #1
  405b90:	e7f4      	b.n	405b7c <__ascii_mbtowc+0x14>
  405b92:	bf00      	nop

00405b94 <memmove>:
  405b94:	4288      	cmp	r0, r1
  405b96:	b5f0      	push	{r4, r5, r6, r7, lr}
  405b98:	d90d      	bls.n	405bb6 <memmove+0x22>
  405b9a:	188b      	adds	r3, r1, r2
  405b9c:	4298      	cmp	r0, r3
  405b9e:	d20a      	bcs.n	405bb6 <memmove+0x22>
  405ba0:	1884      	adds	r4, r0, r2
  405ba2:	2a00      	cmp	r2, #0
  405ba4:	d051      	beq.n	405c4a <memmove+0xb6>
  405ba6:	4622      	mov	r2, r4
  405ba8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  405bac:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405bb0:	4299      	cmp	r1, r3
  405bb2:	d1f9      	bne.n	405ba8 <memmove+0x14>
  405bb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405bb6:	2a0f      	cmp	r2, #15
  405bb8:	d948      	bls.n	405c4c <memmove+0xb8>
  405bba:	ea41 0300 	orr.w	r3, r1, r0
  405bbe:	079b      	lsls	r3, r3, #30
  405bc0:	d146      	bne.n	405c50 <memmove+0xbc>
  405bc2:	f100 0410 	add.w	r4, r0, #16
  405bc6:	f101 0310 	add.w	r3, r1, #16
  405bca:	4615      	mov	r5, r2
  405bcc:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405bd0:	f844 6c10 	str.w	r6, [r4, #-16]
  405bd4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405bd8:	f844 6c0c 	str.w	r6, [r4, #-12]
  405bdc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405be0:	f844 6c08 	str.w	r6, [r4, #-8]
  405be4:	3d10      	subs	r5, #16
  405be6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  405bea:	f844 6c04 	str.w	r6, [r4, #-4]
  405bee:	2d0f      	cmp	r5, #15
  405bf0:	f103 0310 	add.w	r3, r3, #16
  405bf4:	f104 0410 	add.w	r4, r4, #16
  405bf8:	d8e8      	bhi.n	405bcc <memmove+0x38>
  405bfa:	f1a2 0310 	sub.w	r3, r2, #16
  405bfe:	f023 030f 	bic.w	r3, r3, #15
  405c02:	f002 0e0f 	and.w	lr, r2, #15
  405c06:	3310      	adds	r3, #16
  405c08:	f1be 0f03 	cmp.w	lr, #3
  405c0c:	4419      	add	r1, r3
  405c0e:	4403      	add	r3, r0
  405c10:	d921      	bls.n	405c56 <memmove+0xc2>
  405c12:	1f1e      	subs	r6, r3, #4
  405c14:	460d      	mov	r5, r1
  405c16:	4674      	mov	r4, lr
  405c18:	3c04      	subs	r4, #4
  405c1a:	f855 7b04 	ldr.w	r7, [r5], #4
  405c1e:	f846 7f04 	str.w	r7, [r6, #4]!
  405c22:	2c03      	cmp	r4, #3
  405c24:	d8f8      	bhi.n	405c18 <memmove+0x84>
  405c26:	f1ae 0404 	sub.w	r4, lr, #4
  405c2a:	f024 0403 	bic.w	r4, r4, #3
  405c2e:	3404      	adds	r4, #4
  405c30:	4421      	add	r1, r4
  405c32:	4423      	add	r3, r4
  405c34:	f002 0203 	and.w	r2, r2, #3
  405c38:	b162      	cbz	r2, 405c54 <memmove+0xc0>
  405c3a:	3b01      	subs	r3, #1
  405c3c:	440a      	add	r2, r1
  405c3e:	f811 4b01 	ldrb.w	r4, [r1], #1
  405c42:	f803 4f01 	strb.w	r4, [r3, #1]!
  405c46:	428a      	cmp	r2, r1
  405c48:	d1f9      	bne.n	405c3e <memmove+0xaa>
  405c4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405c4c:	4603      	mov	r3, r0
  405c4e:	e7f3      	b.n	405c38 <memmove+0xa4>
  405c50:	4603      	mov	r3, r0
  405c52:	e7f2      	b.n	405c3a <memmove+0xa6>
  405c54:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405c56:	4672      	mov	r2, lr
  405c58:	e7ee      	b.n	405c38 <memmove+0xa4>
  405c5a:	bf00      	nop

00405c5c <_realloc_r>:
  405c5c:	2900      	cmp	r1, #0
  405c5e:	f000 8095 	beq.w	405d8c <_realloc_r+0x130>
  405c62:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405c66:	460d      	mov	r5, r1
  405c68:	4616      	mov	r6, r2
  405c6a:	b083      	sub	sp, #12
  405c6c:	4680      	mov	r8, r0
  405c6e:	f106 070b 	add.w	r7, r6, #11
  405c72:	f7ff f9a7 	bl	404fc4 <__malloc_lock>
  405c76:	f855 ec04 	ldr.w	lr, [r5, #-4]
  405c7a:	2f16      	cmp	r7, #22
  405c7c:	f02e 0403 	bic.w	r4, lr, #3
  405c80:	f1a5 0908 	sub.w	r9, r5, #8
  405c84:	d83c      	bhi.n	405d00 <_realloc_r+0xa4>
  405c86:	2210      	movs	r2, #16
  405c88:	4617      	mov	r7, r2
  405c8a:	42be      	cmp	r6, r7
  405c8c:	d83d      	bhi.n	405d0a <_realloc_r+0xae>
  405c8e:	4294      	cmp	r4, r2
  405c90:	da43      	bge.n	405d1a <_realloc_r+0xbe>
  405c92:	4bc4      	ldr	r3, [pc, #784]	; (405fa4 <_realloc_r+0x348>)
  405c94:	6899      	ldr	r1, [r3, #8]
  405c96:	eb09 0004 	add.w	r0, r9, r4
  405c9a:	4288      	cmp	r0, r1
  405c9c:	f000 80b4 	beq.w	405e08 <_realloc_r+0x1ac>
  405ca0:	6843      	ldr	r3, [r0, #4]
  405ca2:	f023 0101 	bic.w	r1, r3, #1
  405ca6:	4401      	add	r1, r0
  405ca8:	6849      	ldr	r1, [r1, #4]
  405caa:	07c9      	lsls	r1, r1, #31
  405cac:	d54c      	bpl.n	405d48 <_realloc_r+0xec>
  405cae:	f01e 0f01 	tst.w	lr, #1
  405cb2:	f000 809b 	beq.w	405dec <_realloc_r+0x190>
  405cb6:	4631      	mov	r1, r6
  405cb8:	4640      	mov	r0, r8
  405cba:	f7fe fde3 	bl	404884 <_malloc_r>
  405cbe:	4606      	mov	r6, r0
  405cc0:	2800      	cmp	r0, #0
  405cc2:	d03a      	beq.n	405d3a <_realloc_r+0xde>
  405cc4:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405cc8:	f023 0301 	bic.w	r3, r3, #1
  405ccc:	444b      	add	r3, r9
  405cce:	f1a0 0208 	sub.w	r2, r0, #8
  405cd2:	429a      	cmp	r2, r3
  405cd4:	f000 8121 	beq.w	405f1a <_realloc_r+0x2be>
  405cd8:	1f22      	subs	r2, r4, #4
  405cda:	2a24      	cmp	r2, #36	; 0x24
  405cdc:	f200 8107 	bhi.w	405eee <_realloc_r+0x292>
  405ce0:	2a13      	cmp	r2, #19
  405ce2:	f200 80db 	bhi.w	405e9c <_realloc_r+0x240>
  405ce6:	4603      	mov	r3, r0
  405ce8:	462a      	mov	r2, r5
  405cea:	6811      	ldr	r1, [r2, #0]
  405cec:	6019      	str	r1, [r3, #0]
  405cee:	6851      	ldr	r1, [r2, #4]
  405cf0:	6059      	str	r1, [r3, #4]
  405cf2:	6892      	ldr	r2, [r2, #8]
  405cf4:	609a      	str	r2, [r3, #8]
  405cf6:	4629      	mov	r1, r5
  405cf8:	4640      	mov	r0, r8
  405cfa:	f7ff fe4f 	bl	40599c <_free_r>
  405cfe:	e01c      	b.n	405d3a <_realloc_r+0xde>
  405d00:	f027 0707 	bic.w	r7, r7, #7
  405d04:	2f00      	cmp	r7, #0
  405d06:	463a      	mov	r2, r7
  405d08:	dabf      	bge.n	405c8a <_realloc_r+0x2e>
  405d0a:	2600      	movs	r6, #0
  405d0c:	230c      	movs	r3, #12
  405d0e:	4630      	mov	r0, r6
  405d10:	f8c8 3000 	str.w	r3, [r8]
  405d14:	b003      	add	sp, #12
  405d16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405d1a:	462e      	mov	r6, r5
  405d1c:	1be3      	subs	r3, r4, r7
  405d1e:	2b0f      	cmp	r3, #15
  405d20:	d81e      	bhi.n	405d60 <_realloc_r+0x104>
  405d22:	f8d9 3004 	ldr.w	r3, [r9, #4]
  405d26:	f003 0301 	and.w	r3, r3, #1
  405d2a:	4323      	orrs	r3, r4
  405d2c:	444c      	add	r4, r9
  405d2e:	f8c9 3004 	str.w	r3, [r9, #4]
  405d32:	6863      	ldr	r3, [r4, #4]
  405d34:	f043 0301 	orr.w	r3, r3, #1
  405d38:	6063      	str	r3, [r4, #4]
  405d3a:	4640      	mov	r0, r8
  405d3c:	f7ff f948 	bl	404fd0 <__malloc_unlock>
  405d40:	4630      	mov	r0, r6
  405d42:	b003      	add	sp, #12
  405d44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405d48:	f023 0303 	bic.w	r3, r3, #3
  405d4c:	18e1      	adds	r1, r4, r3
  405d4e:	4291      	cmp	r1, r2
  405d50:	db1f      	blt.n	405d92 <_realloc_r+0x136>
  405d52:	68c3      	ldr	r3, [r0, #12]
  405d54:	6882      	ldr	r2, [r0, #8]
  405d56:	462e      	mov	r6, r5
  405d58:	60d3      	str	r3, [r2, #12]
  405d5a:	460c      	mov	r4, r1
  405d5c:	609a      	str	r2, [r3, #8]
  405d5e:	e7dd      	b.n	405d1c <_realloc_r+0xc0>
  405d60:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405d64:	eb09 0107 	add.w	r1, r9, r7
  405d68:	f002 0201 	and.w	r2, r2, #1
  405d6c:	444c      	add	r4, r9
  405d6e:	f043 0301 	orr.w	r3, r3, #1
  405d72:	4317      	orrs	r7, r2
  405d74:	f8c9 7004 	str.w	r7, [r9, #4]
  405d78:	604b      	str	r3, [r1, #4]
  405d7a:	6863      	ldr	r3, [r4, #4]
  405d7c:	f043 0301 	orr.w	r3, r3, #1
  405d80:	3108      	adds	r1, #8
  405d82:	6063      	str	r3, [r4, #4]
  405d84:	4640      	mov	r0, r8
  405d86:	f7ff fe09 	bl	40599c <_free_r>
  405d8a:	e7d6      	b.n	405d3a <_realloc_r+0xde>
  405d8c:	4611      	mov	r1, r2
  405d8e:	f7fe bd79 	b.w	404884 <_malloc_r>
  405d92:	f01e 0f01 	tst.w	lr, #1
  405d96:	d18e      	bne.n	405cb6 <_realloc_r+0x5a>
  405d98:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405d9c:	eba9 0a01 	sub.w	sl, r9, r1
  405da0:	f8da 1004 	ldr.w	r1, [sl, #4]
  405da4:	f021 0103 	bic.w	r1, r1, #3
  405da8:	440b      	add	r3, r1
  405daa:	4423      	add	r3, r4
  405dac:	4293      	cmp	r3, r2
  405dae:	db25      	blt.n	405dfc <_realloc_r+0x1a0>
  405db0:	68c2      	ldr	r2, [r0, #12]
  405db2:	6881      	ldr	r1, [r0, #8]
  405db4:	4656      	mov	r6, sl
  405db6:	60ca      	str	r2, [r1, #12]
  405db8:	6091      	str	r1, [r2, #8]
  405dba:	f8da 100c 	ldr.w	r1, [sl, #12]
  405dbe:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405dc2:	1f22      	subs	r2, r4, #4
  405dc4:	2a24      	cmp	r2, #36	; 0x24
  405dc6:	60c1      	str	r1, [r0, #12]
  405dc8:	6088      	str	r0, [r1, #8]
  405dca:	f200 8094 	bhi.w	405ef6 <_realloc_r+0x29a>
  405dce:	2a13      	cmp	r2, #19
  405dd0:	d96f      	bls.n	405eb2 <_realloc_r+0x256>
  405dd2:	6829      	ldr	r1, [r5, #0]
  405dd4:	f8ca 1008 	str.w	r1, [sl, #8]
  405dd8:	6869      	ldr	r1, [r5, #4]
  405dda:	f8ca 100c 	str.w	r1, [sl, #12]
  405dde:	2a1b      	cmp	r2, #27
  405de0:	f200 80a2 	bhi.w	405f28 <_realloc_r+0x2cc>
  405de4:	3508      	adds	r5, #8
  405de6:	f10a 0210 	add.w	r2, sl, #16
  405dea:	e063      	b.n	405eb4 <_realloc_r+0x258>
  405dec:	f855 3c08 	ldr.w	r3, [r5, #-8]
  405df0:	eba9 0a03 	sub.w	sl, r9, r3
  405df4:	f8da 1004 	ldr.w	r1, [sl, #4]
  405df8:	f021 0103 	bic.w	r1, r1, #3
  405dfc:	1863      	adds	r3, r4, r1
  405dfe:	4293      	cmp	r3, r2
  405e00:	f6ff af59 	blt.w	405cb6 <_realloc_r+0x5a>
  405e04:	4656      	mov	r6, sl
  405e06:	e7d8      	b.n	405dba <_realloc_r+0x15e>
  405e08:	6841      	ldr	r1, [r0, #4]
  405e0a:	f021 0b03 	bic.w	fp, r1, #3
  405e0e:	44a3      	add	fp, r4
  405e10:	f107 0010 	add.w	r0, r7, #16
  405e14:	4583      	cmp	fp, r0
  405e16:	da56      	bge.n	405ec6 <_realloc_r+0x26a>
  405e18:	f01e 0f01 	tst.w	lr, #1
  405e1c:	f47f af4b 	bne.w	405cb6 <_realloc_r+0x5a>
  405e20:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405e24:	eba9 0a01 	sub.w	sl, r9, r1
  405e28:	f8da 1004 	ldr.w	r1, [sl, #4]
  405e2c:	f021 0103 	bic.w	r1, r1, #3
  405e30:	448b      	add	fp, r1
  405e32:	4558      	cmp	r0, fp
  405e34:	dce2      	bgt.n	405dfc <_realloc_r+0x1a0>
  405e36:	4656      	mov	r6, sl
  405e38:	f8da 100c 	ldr.w	r1, [sl, #12]
  405e3c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405e40:	1f22      	subs	r2, r4, #4
  405e42:	2a24      	cmp	r2, #36	; 0x24
  405e44:	60c1      	str	r1, [r0, #12]
  405e46:	6088      	str	r0, [r1, #8]
  405e48:	f200 808f 	bhi.w	405f6a <_realloc_r+0x30e>
  405e4c:	2a13      	cmp	r2, #19
  405e4e:	f240 808a 	bls.w	405f66 <_realloc_r+0x30a>
  405e52:	6829      	ldr	r1, [r5, #0]
  405e54:	f8ca 1008 	str.w	r1, [sl, #8]
  405e58:	6869      	ldr	r1, [r5, #4]
  405e5a:	f8ca 100c 	str.w	r1, [sl, #12]
  405e5e:	2a1b      	cmp	r2, #27
  405e60:	f200 808a 	bhi.w	405f78 <_realloc_r+0x31c>
  405e64:	3508      	adds	r5, #8
  405e66:	f10a 0210 	add.w	r2, sl, #16
  405e6a:	6829      	ldr	r1, [r5, #0]
  405e6c:	6011      	str	r1, [r2, #0]
  405e6e:	6869      	ldr	r1, [r5, #4]
  405e70:	6051      	str	r1, [r2, #4]
  405e72:	68a9      	ldr	r1, [r5, #8]
  405e74:	6091      	str	r1, [r2, #8]
  405e76:	eb0a 0107 	add.w	r1, sl, r7
  405e7a:	ebab 0207 	sub.w	r2, fp, r7
  405e7e:	f042 0201 	orr.w	r2, r2, #1
  405e82:	6099      	str	r1, [r3, #8]
  405e84:	604a      	str	r2, [r1, #4]
  405e86:	f8da 3004 	ldr.w	r3, [sl, #4]
  405e8a:	f003 0301 	and.w	r3, r3, #1
  405e8e:	431f      	orrs	r7, r3
  405e90:	4640      	mov	r0, r8
  405e92:	f8ca 7004 	str.w	r7, [sl, #4]
  405e96:	f7ff f89b 	bl	404fd0 <__malloc_unlock>
  405e9a:	e751      	b.n	405d40 <_realloc_r+0xe4>
  405e9c:	682b      	ldr	r3, [r5, #0]
  405e9e:	6003      	str	r3, [r0, #0]
  405ea0:	686b      	ldr	r3, [r5, #4]
  405ea2:	6043      	str	r3, [r0, #4]
  405ea4:	2a1b      	cmp	r2, #27
  405ea6:	d82d      	bhi.n	405f04 <_realloc_r+0x2a8>
  405ea8:	f100 0308 	add.w	r3, r0, #8
  405eac:	f105 0208 	add.w	r2, r5, #8
  405eb0:	e71b      	b.n	405cea <_realloc_r+0x8e>
  405eb2:	4632      	mov	r2, r6
  405eb4:	6829      	ldr	r1, [r5, #0]
  405eb6:	6011      	str	r1, [r2, #0]
  405eb8:	6869      	ldr	r1, [r5, #4]
  405eba:	6051      	str	r1, [r2, #4]
  405ebc:	68a9      	ldr	r1, [r5, #8]
  405ebe:	6091      	str	r1, [r2, #8]
  405ec0:	461c      	mov	r4, r3
  405ec2:	46d1      	mov	r9, sl
  405ec4:	e72a      	b.n	405d1c <_realloc_r+0xc0>
  405ec6:	eb09 0107 	add.w	r1, r9, r7
  405eca:	ebab 0b07 	sub.w	fp, fp, r7
  405ece:	f04b 0201 	orr.w	r2, fp, #1
  405ed2:	6099      	str	r1, [r3, #8]
  405ed4:	604a      	str	r2, [r1, #4]
  405ed6:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405eda:	f003 0301 	and.w	r3, r3, #1
  405ede:	431f      	orrs	r7, r3
  405ee0:	4640      	mov	r0, r8
  405ee2:	f845 7c04 	str.w	r7, [r5, #-4]
  405ee6:	f7ff f873 	bl	404fd0 <__malloc_unlock>
  405eea:	462e      	mov	r6, r5
  405eec:	e728      	b.n	405d40 <_realloc_r+0xe4>
  405eee:	4629      	mov	r1, r5
  405ef0:	f7ff fe50 	bl	405b94 <memmove>
  405ef4:	e6ff      	b.n	405cf6 <_realloc_r+0x9a>
  405ef6:	4629      	mov	r1, r5
  405ef8:	4630      	mov	r0, r6
  405efa:	461c      	mov	r4, r3
  405efc:	46d1      	mov	r9, sl
  405efe:	f7ff fe49 	bl	405b94 <memmove>
  405f02:	e70b      	b.n	405d1c <_realloc_r+0xc0>
  405f04:	68ab      	ldr	r3, [r5, #8]
  405f06:	6083      	str	r3, [r0, #8]
  405f08:	68eb      	ldr	r3, [r5, #12]
  405f0a:	60c3      	str	r3, [r0, #12]
  405f0c:	2a24      	cmp	r2, #36	; 0x24
  405f0e:	d017      	beq.n	405f40 <_realloc_r+0x2e4>
  405f10:	f100 0310 	add.w	r3, r0, #16
  405f14:	f105 0210 	add.w	r2, r5, #16
  405f18:	e6e7      	b.n	405cea <_realloc_r+0x8e>
  405f1a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405f1e:	f023 0303 	bic.w	r3, r3, #3
  405f22:	441c      	add	r4, r3
  405f24:	462e      	mov	r6, r5
  405f26:	e6f9      	b.n	405d1c <_realloc_r+0xc0>
  405f28:	68a9      	ldr	r1, [r5, #8]
  405f2a:	f8ca 1010 	str.w	r1, [sl, #16]
  405f2e:	68e9      	ldr	r1, [r5, #12]
  405f30:	f8ca 1014 	str.w	r1, [sl, #20]
  405f34:	2a24      	cmp	r2, #36	; 0x24
  405f36:	d00c      	beq.n	405f52 <_realloc_r+0x2f6>
  405f38:	3510      	adds	r5, #16
  405f3a:	f10a 0218 	add.w	r2, sl, #24
  405f3e:	e7b9      	b.n	405eb4 <_realloc_r+0x258>
  405f40:	692b      	ldr	r3, [r5, #16]
  405f42:	6103      	str	r3, [r0, #16]
  405f44:	696b      	ldr	r3, [r5, #20]
  405f46:	6143      	str	r3, [r0, #20]
  405f48:	f105 0218 	add.w	r2, r5, #24
  405f4c:	f100 0318 	add.w	r3, r0, #24
  405f50:	e6cb      	b.n	405cea <_realloc_r+0x8e>
  405f52:	692a      	ldr	r2, [r5, #16]
  405f54:	f8ca 2018 	str.w	r2, [sl, #24]
  405f58:	696a      	ldr	r2, [r5, #20]
  405f5a:	f8ca 201c 	str.w	r2, [sl, #28]
  405f5e:	3518      	adds	r5, #24
  405f60:	f10a 0220 	add.w	r2, sl, #32
  405f64:	e7a6      	b.n	405eb4 <_realloc_r+0x258>
  405f66:	4632      	mov	r2, r6
  405f68:	e77f      	b.n	405e6a <_realloc_r+0x20e>
  405f6a:	4629      	mov	r1, r5
  405f6c:	4630      	mov	r0, r6
  405f6e:	9301      	str	r3, [sp, #4]
  405f70:	f7ff fe10 	bl	405b94 <memmove>
  405f74:	9b01      	ldr	r3, [sp, #4]
  405f76:	e77e      	b.n	405e76 <_realloc_r+0x21a>
  405f78:	68a9      	ldr	r1, [r5, #8]
  405f7a:	f8ca 1010 	str.w	r1, [sl, #16]
  405f7e:	68e9      	ldr	r1, [r5, #12]
  405f80:	f8ca 1014 	str.w	r1, [sl, #20]
  405f84:	2a24      	cmp	r2, #36	; 0x24
  405f86:	d003      	beq.n	405f90 <_realloc_r+0x334>
  405f88:	3510      	adds	r5, #16
  405f8a:	f10a 0218 	add.w	r2, sl, #24
  405f8e:	e76c      	b.n	405e6a <_realloc_r+0x20e>
  405f90:	692a      	ldr	r2, [r5, #16]
  405f92:	f8ca 2018 	str.w	r2, [sl, #24]
  405f96:	696a      	ldr	r2, [r5, #20]
  405f98:	f8ca 201c 	str.w	r2, [sl, #28]
  405f9c:	3518      	adds	r5, #24
  405f9e:	f10a 0220 	add.w	r2, sl, #32
  405fa2:	e762      	b.n	405e6a <_realloc_r+0x20e>
  405fa4:	20400454 	.word	0x20400454

00405fa8 <__ascii_wctomb>:
  405fa8:	b121      	cbz	r1, 405fb4 <__ascii_wctomb+0xc>
  405faa:	2aff      	cmp	r2, #255	; 0xff
  405fac:	d804      	bhi.n	405fb8 <__ascii_wctomb+0x10>
  405fae:	700a      	strb	r2, [r1, #0]
  405fb0:	2001      	movs	r0, #1
  405fb2:	4770      	bx	lr
  405fb4:	4608      	mov	r0, r1
  405fb6:	4770      	bx	lr
  405fb8:	238a      	movs	r3, #138	; 0x8a
  405fba:	6003      	str	r3, [r0, #0]
  405fbc:	f04f 30ff 	mov.w	r0, #4294967295
  405fc0:	4770      	bx	lr
  405fc2:	bf00      	nop

00405fc4 <__gedf2>:
  405fc4:	f04f 3cff 	mov.w	ip, #4294967295
  405fc8:	e006      	b.n	405fd8 <__cmpdf2+0x4>
  405fca:	bf00      	nop

00405fcc <__ledf2>:
  405fcc:	f04f 0c01 	mov.w	ip, #1
  405fd0:	e002      	b.n	405fd8 <__cmpdf2+0x4>
  405fd2:	bf00      	nop

00405fd4 <__cmpdf2>:
  405fd4:	f04f 0c01 	mov.w	ip, #1
  405fd8:	f84d cd04 	str.w	ip, [sp, #-4]!
  405fdc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405fe0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405fe4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405fe8:	bf18      	it	ne
  405fea:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  405fee:	d01b      	beq.n	406028 <__cmpdf2+0x54>
  405ff0:	b001      	add	sp, #4
  405ff2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  405ff6:	bf0c      	ite	eq
  405ff8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  405ffc:	ea91 0f03 	teqne	r1, r3
  406000:	bf02      	ittt	eq
  406002:	ea90 0f02 	teqeq	r0, r2
  406006:	2000      	moveq	r0, #0
  406008:	4770      	bxeq	lr
  40600a:	f110 0f00 	cmn.w	r0, #0
  40600e:	ea91 0f03 	teq	r1, r3
  406012:	bf58      	it	pl
  406014:	4299      	cmppl	r1, r3
  406016:	bf08      	it	eq
  406018:	4290      	cmpeq	r0, r2
  40601a:	bf2c      	ite	cs
  40601c:	17d8      	asrcs	r0, r3, #31
  40601e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  406022:	f040 0001 	orr.w	r0, r0, #1
  406026:	4770      	bx	lr
  406028:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40602c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406030:	d102      	bne.n	406038 <__cmpdf2+0x64>
  406032:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406036:	d107      	bne.n	406048 <__cmpdf2+0x74>
  406038:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40603c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406040:	d1d6      	bne.n	405ff0 <__cmpdf2+0x1c>
  406042:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406046:	d0d3      	beq.n	405ff0 <__cmpdf2+0x1c>
  406048:	f85d 0b04 	ldr.w	r0, [sp], #4
  40604c:	4770      	bx	lr
  40604e:	bf00      	nop

00406050 <__aeabi_cdrcmple>:
  406050:	4684      	mov	ip, r0
  406052:	4610      	mov	r0, r2
  406054:	4662      	mov	r2, ip
  406056:	468c      	mov	ip, r1
  406058:	4619      	mov	r1, r3
  40605a:	4663      	mov	r3, ip
  40605c:	e000      	b.n	406060 <__aeabi_cdcmpeq>
  40605e:	bf00      	nop

00406060 <__aeabi_cdcmpeq>:
  406060:	b501      	push	{r0, lr}
  406062:	f7ff ffb7 	bl	405fd4 <__cmpdf2>
  406066:	2800      	cmp	r0, #0
  406068:	bf48      	it	mi
  40606a:	f110 0f00 	cmnmi.w	r0, #0
  40606e:	bd01      	pop	{r0, pc}

00406070 <__aeabi_dcmpeq>:
  406070:	f84d ed08 	str.w	lr, [sp, #-8]!
  406074:	f7ff fff4 	bl	406060 <__aeabi_cdcmpeq>
  406078:	bf0c      	ite	eq
  40607a:	2001      	moveq	r0, #1
  40607c:	2000      	movne	r0, #0
  40607e:	f85d fb08 	ldr.w	pc, [sp], #8
  406082:	bf00      	nop

00406084 <__aeabi_dcmplt>:
  406084:	f84d ed08 	str.w	lr, [sp, #-8]!
  406088:	f7ff ffea 	bl	406060 <__aeabi_cdcmpeq>
  40608c:	bf34      	ite	cc
  40608e:	2001      	movcc	r0, #1
  406090:	2000      	movcs	r0, #0
  406092:	f85d fb08 	ldr.w	pc, [sp], #8
  406096:	bf00      	nop

00406098 <__aeabi_dcmple>:
  406098:	f84d ed08 	str.w	lr, [sp, #-8]!
  40609c:	f7ff ffe0 	bl	406060 <__aeabi_cdcmpeq>
  4060a0:	bf94      	ite	ls
  4060a2:	2001      	movls	r0, #1
  4060a4:	2000      	movhi	r0, #0
  4060a6:	f85d fb08 	ldr.w	pc, [sp], #8
  4060aa:	bf00      	nop

004060ac <__aeabi_dcmpge>:
  4060ac:	f84d ed08 	str.w	lr, [sp, #-8]!
  4060b0:	f7ff ffce 	bl	406050 <__aeabi_cdrcmple>
  4060b4:	bf94      	ite	ls
  4060b6:	2001      	movls	r0, #1
  4060b8:	2000      	movhi	r0, #0
  4060ba:	f85d fb08 	ldr.w	pc, [sp], #8
  4060be:	bf00      	nop

004060c0 <__aeabi_dcmpgt>:
  4060c0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4060c4:	f7ff ffc4 	bl	406050 <__aeabi_cdrcmple>
  4060c8:	bf34      	ite	cc
  4060ca:	2001      	movcc	r0, #1
  4060cc:	2000      	movcs	r0, #0
  4060ce:	f85d fb08 	ldr.w	pc, [sp], #8
  4060d2:	bf00      	nop

004060d4 <__aeabi_dcmpun>:
  4060d4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4060d8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4060dc:	d102      	bne.n	4060e4 <__aeabi_dcmpun+0x10>
  4060de:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4060e2:	d10a      	bne.n	4060fa <__aeabi_dcmpun+0x26>
  4060e4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4060e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4060ec:	d102      	bne.n	4060f4 <__aeabi_dcmpun+0x20>
  4060ee:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4060f2:	d102      	bne.n	4060fa <__aeabi_dcmpun+0x26>
  4060f4:	f04f 0000 	mov.w	r0, #0
  4060f8:	4770      	bx	lr
  4060fa:	f04f 0001 	mov.w	r0, #1
  4060fe:	4770      	bx	lr

00406100 <__aeabi_d2iz>:
  406100:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406104:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  406108:	d215      	bcs.n	406136 <__aeabi_d2iz+0x36>
  40610a:	d511      	bpl.n	406130 <__aeabi_d2iz+0x30>
  40610c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  406110:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  406114:	d912      	bls.n	40613c <__aeabi_d2iz+0x3c>
  406116:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40611a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40611e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  406122:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  406126:	fa23 f002 	lsr.w	r0, r3, r2
  40612a:	bf18      	it	ne
  40612c:	4240      	negne	r0, r0
  40612e:	4770      	bx	lr
  406130:	f04f 0000 	mov.w	r0, #0
  406134:	4770      	bx	lr
  406136:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40613a:	d105      	bne.n	406148 <__aeabi_d2iz+0x48>
  40613c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  406140:	bf08      	it	eq
  406142:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  406146:	4770      	bx	lr
  406148:	f04f 0000 	mov.w	r0, #0
  40614c:	4770      	bx	lr
  40614e:	bf00      	nop

00406150 <__aeabi_uldivmod>:
  406150:	b953      	cbnz	r3, 406168 <__aeabi_uldivmod+0x18>
  406152:	b94a      	cbnz	r2, 406168 <__aeabi_uldivmod+0x18>
  406154:	2900      	cmp	r1, #0
  406156:	bf08      	it	eq
  406158:	2800      	cmpeq	r0, #0
  40615a:	bf1c      	itt	ne
  40615c:	f04f 31ff 	movne.w	r1, #4294967295
  406160:	f04f 30ff 	movne.w	r0, #4294967295
  406164:	f000 b97a 	b.w	40645c <__aeabi_idiv0>
  406168:	f1ad 0c08 	sub.w	ip, sp, #8
  40616c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  406170:	f000 f806 	bl	406180 <__udivmoddi4>
  406174:	f8dd e004 	ldr.w	lr, [sp, #4]
  406178:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40617c:	b004      	add	sp, #16
  40617e:	4770      	bx	lr

00406180 <__udivmoddi4>:
  406180:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406184:	468c      	mov	ip, r1
  406186:	460d      	mov	r5, r1
  406188:	4604      	mov	r4, r0
  40618a:	9e08      	ldr	r6, [sp, #32]
  40618c:	2b00      	cmp	r3, #0
  40618e:	d151      	bne.n	406234 <__udivmoddi4+0xb4>
  406190:	428a      	cmp	r2, r1
  406192:	4617      	mov	r7, r2
  406194:	d96d      	bls.n	406272 <__udivmoddi4+0xf2>
  406196:	fab2 fe82 	clz	lr, r2
  40619a:	f1be 0f00 	cmp.w	lr, #0
  40619e:	d00b      	beq.n	4061b8 <__udivmoddi4+0x38>
  4061a0:	f1ce 0c20 	rsb	ip, lr, #32
  4061a4:	fa01 f50e 	lsl.w	r5, r1, lr
  4061a8:	fa20 fc0c 	lsr.w	ip, r0, ip
  4061ac:	fa02 f70e 	lsl.w	r7, r2, lr
  4061b0:	ea4c 0c05 	orr.w	ip, ip, r5
  4061b4:	fa00 f40e 	lsl.w	r4, r0, lr
  4061b8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4061bc:	0c25      	lsrs	r5, r4, #16
  4061be:	fbbc f8fa 	udiv	r8, ip, sl
  4061c2:	fa1f f987 	uxth.w	r9, r7
  4061c6:	fb0a cc18 	mls	ip, sl, r8, ip
  4061ca:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4061ce:	fb08 f309 	mul.w	r3, r8, r9
  4061d2:	42ab      	cmp	r3, r5
  4061d4:	d90a      	bls.n	4061ec <__udivmoddi4+0x6c>
  4061d6:	19ed      	adds	r5, r5, r7
  4061d8:	f108 32ff 	add.w	r2, r8, #4294967295
  4061dc:	f080 8123 	bcs.w	406426 <__udivmoddi4+0x2a6>
  4061e0:	42ab      	cmp	r3, r5
  4061e2:	f240 8120 	bls.w	406426 <__udivmoddi4+0x2a6>
  4061e6:	f1a8 0802 	sub.w	r8, r8, #2
  4061ea:	443d      	add	r5, r7
  4061ec:	1aed      	subs	r5, r5, r3
  4061ee:	b2a4      	uxth	r4, r4
  4061f0:	fbb5 f0fa 	udiv	r0, r5, sl
  4061f4:	fb0a 5510 	mls	r5, sl, r0, r5
  4061f8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4061fc:	fb00 f909 	mul.w	r9, r0, r9
  406200:	45a1      	cmp	r9, r4
  406202:	d909      	bls.n	406218 <__udivmoddi4+0x98>
  406204:	19e4      	adds	r4, r4, r7
  406206:	f100 33ff 	add.w	r3, r0, #4294967295
  40620a:	f080 810a 	bcs.w	406422 <__udivmoddi4+0x2a2>
  40620e:	45a1      	cmp	r9, r4
  406210:	f240 8107 	bls.w	406422 <__udivmoddi4+0x2a2>
  406214:	3802      	subs	r0, #2
  406216:	443c      	add	r4, r7
  406218:	eba4 0409 	sub.w	r4, r4, r9
  40621c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406220:	2100      	movs	r1, #0
  406222:	2e00      	cmp	r6, #0
  406224:	d061      	beq.n	4062ea <__udivmoddi4+0x16a>
  406226:	fa24 f40e 	lsr.w	r4, r4, lr
  40622a:	2300      	movs	r3, #0
  40622c:	6034      	str	r4, [r6, #0]
  40622e:	6073      	str	r3, [r6, #4]
  406230:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406234:	428b      	cmp	r3, r1
  406236:	d907      	bls.n	406248 <__udivmoddi4+0xc8>
  406238:	2e00      	cmp	r6, #0
  40623a:	d054      	beq.n	4062e6 <__udivmoddi4+0x166>
  40623c:	2100      	movs	r1, #0
  40623e:	e886 0021 	stmia.w	r6, {r0, r5}
  406242:	4608      	mov	r0, r1
  406244:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406248:	fab3 f183 	clz	r1, r3
  40624c:	2900      	cmp	r1, #0
  40624e:	f040 808e 	bne.w	40636e <__udivmoddi4+0x1ee>
  406252:	42ab      	cmp	r3, r5
  406254:	d302      	bcc.n	40625c <__udivmoddi4+0xdc>
  406256:	4282      	cmp	r2, r0
  406258:	f200 80fa 	bhi.w	406450 <__udivmoddi4+0x2d0>
  40625c:	1a84      	subs	r4, r0, r2
  40625e:	eb65 0503 	sbc.w	r5, r5, r3
  406262:	2001      	movs	r0, #1
  406264:	46ac      	mov	ip, r5
  406266:	2e00      	cmp	r6, #0
  406268:	d03f      	beq.n	4062ea <__udivmoddi4+0x16a>
  40626a:	e886 1010 	stmia.w	r6, {r4, ip}
  40626e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406272:	b912      	cbnz	r2, 40627a <__udivmoddi4+0xfa>
  406274:	2701      	movs	r7, #1
  406276:	fbb7 f7f2 	udiv	r7, r7, r2
  40627a:	fab7 fe87 	clz	lr, r7
  40627e:	f1be 0f00 	cmp.w	lr, #0
  406282:	d134      	bne.n	4062ee <__udivmoddi4+0x16e>
  406284:	1beb      	subs	r3, r5, r7
  406286:	0c3a      	lsrs	r2, r7, #16
  406288:	fa1f fc87 	uxth.w	ip, r7
  40628c:	2101      	movs	r1, #1
  40628e:	fbb3 f8f2 	udiv	r8, r3, r2
  406292:	0c25      	lsrs	r5, r4, #16
  406294:	fb02 3318 	mls	r3, r2, r8, r3
  406298:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40629c:	fb0c f308 	mul.w	r3, ip, r8
  4062a0:	42ab      	cmp	r3, r5
  4062a2:	d907      	bls.n	4062b4 <__udivmoddi4+0x134>
  4062a4:	19ed      	adds	r5, r5, r7
  4062a6:	f108 30ff 	add.w	r0, r8, #4294967295
  4062aa:	d202      	bcs.n	4062b2 <__udivmoddi4+0x132>
  4062ac:	42ab      	cmp	r3, r5
  4062ae:	f200 80d1 	bhi.w	406454 <__udivmoddi4+0x2d4>
  4062b2:	4680      	mov	r8, r0
  4062b4:	1aed      	subs	r5, r5, r3
  4062b6:	b2a3      	uxth	r3, r4
  4062b8:	fbb5 f0f2 	udiv	r0, r5, r2
  4062bc:	fb02 5510 	mls	r5, r2, r0, r5
  4062c0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4062c4:	fb0c fc00 	mul.w	ip, ip, r0
  4062c8:	45a4      	cmp	ip, r4
  4062ca:	d907      	bls.n	4062dc <__udivmoddi4+0x15c>
  4062cc:	19e4      	adds	r4, r4, r7
  4062ce:	f100 33ff 	add.w	r3, r0, #4294967295
  4062d2:	d202      	bcs.n	4062da <__udivmoddi4+0x15a>
  4062d4:	45a4      	cmp	ip, r4
  4062d6:	f200 80b8 	bhi.w	40644a <__udivmoddi4+0x2ca>
  4062da:	4618      	mov	r0, r3
  4062dc:	eba4 040c 	sub.w	r4, r4, ip
  4062e0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4062e4:	e79d      	b.n	406222 <__udivmoddi4+0xa2>
  4062e6:	4631      	mov	r1, r6
  4062e8:	4630      	mov	r0, r6
  4062ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4062ee:	f1ce 0420 	rsb	r4, lr, #32
  4062f2:	fa05 f30e 	lsl.w	r3, r5, lr
  4062f6:	fa07 f70e 	lsl.w	r7, r7, lr
  4062fa:	fa20 f804 	lsr.w	r8, r0, r4
  4062fe:	0c3a      	lsrs	r2, r7, #16
  406300:	fa25 f404 	lsr.w	r4, r5, r4
  406304:	ea48 0803 	orr.w	r8, r8, r3
  406308:	fbb4 f1f2 	udiv	r1, r4, r2
  40630c:	ea4f 4518 	mov.w	r5, r8, lsr #16
  406310:	fb02 4411 	mls	r4, r2, r1, r4
  406314:	fa1f fc87 	uxth.w	ip, r7
  406318:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  40631c:	fb01 f30c 	mul.w	r3, r1, ip
  406320:	42ab      	cmp	r3, r5
  406322:	fa00 f40e 	lsl.w	r4, r0, lr
  406326:	d909      	bls.n	40633c <__udivmoddi4+0x1bc>
  406328:	19ed      	adds	r5, r5, r7
  40632a:	f101 30ff 	add.w	r0, r1, #4294967295
  40632e:	f080 808a 	bcs.w	406446 <__udivmoddi4+0x2c6>
  406332:	42ab      	cmp	r3, r5
  406334:	f240 8087 	bls.w	406446 <__udivmoddi4+0x2c6>
  406338:	3902      	subs	r1, #2
  40633a:	443d      	add	r5, r7
  40633c:	1aeb      	subs	r3, r5, r3
  40633e:	fa1f f588 	uxth.w	r5, r8
  406342:	fbb3 f0f2 	udiv	r0, r3, r2
  406346:	fb02 3310 	mls	r3, r2, r0, r3
  40634a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40634e:	fb00 f30c 	mul.w	r3, r0, ip
  406352:	42ab      	cmp	r3, r5
  406354:	d907      	bls.n	406366 <__udivmoddi4+0x1e6>
  406356:	19ed      	adds	r5, r5, r7
  406358:	f100 38ff 	add.w	r8, r0, #4294967295
  40635c:	d26f      	bcs.n	40643e <__udivmoddi4+0x2be>
  40635e:	42ab      	cmp	r3, r5
  406360:	d96d      	bls.n	40643e <__udivmoddi4+0x2be>
  406362:	3802      	subs	r0, #2
  406364:	443d      	add	r5, r7
  406366:	1aeb      	subs	r3, r5, r3
  406368:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  40636c:	e78f      	b.n	40628e <__udivmoddi4+0x10e>
  40636e:	f1c1 0720 	rsb	r7, r1, #32
  406372:	fa22 f807 	lsr.w	r8, r2, r7
  406376:	408b      	lsls	r3, r1
  406378:	fa05 f401 	lsl.w	r4, r5, r1
  40637c:	ea48 0303 	orr.w	r3, r8, r3
  406380:	fa20 fe07 	lsr.w	lr, r0, r7
  406384:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  406388:	40fd      	lsrs	r5, r7
  40638a:	ea4e 0e04 	orr.w	lr, lr, r4
  40638e:	fbb5 f9fc 	udiv	r9, r5, ip
  406392:	ea4f 441e 	mov.w	r4, lr, lsr #16
  406396:	fb0c 5519 	mls	r5, ip, r9, r5
  40639a:	fa1f f883 	uxth.w	r8, r3
  40639e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4063a2:	fb09 f408 	mul.w	r4, r9, r8
  4063a6:	42ac      	cmp	r4, r5
  4063a8:	fa02 f201 	lsl.w	r2, r2, r1
  4063ac:	fa00 fa01 	lsl.w	sl, r0, r1
  4063b0:	d908      	bls.n	4063c4 <__udivmoddi4+0x244>
  4063b2:	18ed      	adds	r5, r5, r3
  4063b4:	f109 30ff 	add.w	r0, r9, #4294967295
  4063b8:	d243      	bcs.n	406442 <__udivmoddi4+0x2c2>
  4063ba:	42ac      	cmp	r4, r5
  4063bc:	d941      	bls.n	406442 <__udivmoddi4+0x2c2>
  4063be:	f1a9 0902 	sub.w	r9, r9, #2
  4063c2:	441d      	add	r5, r3
  4063c4:	1b2d      	subs	r5, r5, r4
  4063c6:	fa1f fe8e 	uxth.w	lr, lr
  4063ca:	fbb5 f0fc 	udiv	r0, r5, ip
  4063ce:	fb0c 5510 	mls	r5, ip, r0, r5
  4063d2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4063d6:	fb00 f808 	mul.w	r8, r0, r8
  4063da:	45a0      	cmp	r8, r4
  4063dc:	d907      	bls.n	4063ee <__udivmoddi4+0x26e>
  4063de:	18e4      	adds	r4, r4, r3
  4063e0:	f100 35ff 	add.w	r5, r0, #4294967295
  4063e4:	d229      	bcs.n	40643a <__udivmoddi4+0x2ba>
  4063e6:	45a0      	cmp	r8, r4
  4063e8:	d927      	bls.n	40643a <__udivmoddi4+0x2ba>
  4063ea:	3802      	subs	r0, #2
  4063ec:	441c      	add	r4, r3
  4063ee:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4063f2:	eba4 0408 	sub.w	r4, r4, r8
  4063f6:	fba0 8902 	umull	r8, r9, r0, r2
  4063fa:	454c      	cmp	r4, r9
  4063fc:	46c6      	mov	lr, r8
  4063fe:	464d      	mov	r5, r9
  406400:	d315      	bcc.n	40642e <__udivmoddi4+0x2ae>
  406402:	d012      	beq.n	40642a <__udivmoddi4+0x2aa>
  406404:	b156      	cbz	r6, 40641c <__udivmoddi4+0x29c>
  406406:	ebba 030e 	subs.w	r3, sl, lr
  40640a:	eb64 0405 	sbc.w	r4, r4, r5
  40640e:	fa04 f707 	lsl.w	r7, r4, r7
  406412:	40cb      	lsrs	r3, r1
  406414:	431f      	orrs	r7, r3
  406416:	40cc      	lsrs	r4, r1
  406418:	6037      	str	r7, [r6, #0]
  40641a:	6074      	str	r4, [r6, #4]
  40641c:	2100      	movs	r1, #0
  40641e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406422:	4618      	mov	r0, r3
  406424:	e6f8      	b.n	406218 <__udivmoddi4+0x98>
  406426:	4690      	mov	r8, r2
  406428:	e6e0      	b.n	4061ec <__udivmoddi4+0x6c>
  40642a:	45c2      	cmp	sl, r8
  40642c:	d2ea      	bcs.n	406404 <__udivmoddi4+0x284>
  40642e:	ebb8 0e02 	subs.w	lr, r8, r2
  406432:	eb69 0503 	sbc.w	r5, r9, r3
  406436:	3801      	subs	r0, #1
  406438:	e7e4      	b.n	406404 <__udivmoddi4+0x284>
  40643a:	4628      	mov	r0, r5
  40643c:	e7d7      	b.n	4063ee <__udivmoddi4+0x26e>
  40643e:	4640      	mov	r0, r8
  406440:	e791      	b.n	406366 <__udivmoddi4+0x1e6>
  406442:	4681      	mov	r9, r0
  406444:	e7be      	b.n	4063c4 <__udivmoddi4+0x244>
  406446:	4601      	mov	r1, r0
  406448:	e778      	b.n	40633c <__udivmoddi4+0x1bc>
  40644a:	3802      	subs	r0, #2
  40644c:	443c      	add	r4, r7
  40644e:	e745      	b.n	4062dc <__udivmoddi4+0x15c>
  406450:	4608      	mov	r0, r1
  406452:	e708      	b.n	406266 <__udivmoddi4+0xe6>
  406454:	f1a8 0802 	sub.w	r8, r8, #2
  406458:	443d      	add	r5, r7
  40645a:	e72b      	b.n	4062b4 <__udivmoddi4+0x134>

0040645c <__aeabi_idiv0>:
  40645c:	4770      	bx	lr
  40645e:	bf00      	nop

00406460 <sysfont_glyphs>:
	...
  406480:	0030 0030 0030 0030 0030 0030 0000 0030     0.0.0.0.0.0...0.
  406490:	0030 0000 0000 0000 0000 0000 006c 006c     0...........l.l.
  4064a0:	006c 006c 0000 0000 0000 0000 0000 0000     l.l.............
	...
  4064b8:	0000 0028 0028 007c 0028 0028 007c 0028     ..(.(.|.(.(.|.(.
  4064c8:	0028 0000 0000 0000 0000 0000 0010 003c     (.............<.
  4064d8:	0040 0020 0010 0008 0004 0078 0010 0000     @. .......x.....
	...
  4064f0:	0000 007c 00a4 00a8 0050 0028 0054 0094     ..|.....P.(.T...
  406500:	0088 0000 0000 0000 0000 0000 0060 0090     ............`...
  406510:	0090 0090 0060 0094 0088 0088 0070 0000     ....`.......p...
	...
  406528:	0010 0010 0010 0000 0000 0000 0000 0000     ................
	...
  406544:	0008 0010 0020 0020 0020 0020 0020 0020     .... . . . . . .
  406554:	0010 0008 0000 0000 0000 0000 0020 0010     ............ ...
  406564:	0008 0008 0008 0008 0008 0008 0010 0020     .............. .
  406574:	0000 0000 0000 0028 0010 007c 0010 0028     ......(...|...(.
	...
  40659c:	0010 0010 0010 00fe 0010 0010 0010 0000     ................
	...
  4065c4:	0010 0030 0020 0000 0000 0000 0000 0000     ..0. ...........
  4065d4:	0000 0000 0000 007c 0000 0000 0000 0000     ......|.........
	...
  4065f8:	0000 0030 0030 0000 0000 0000 0000 0000     ..0.0...........
  406608:	0000 0008 0008 0010 0010 0020 0020 0040     .......... . .@.
  406618:	0040 0000 0000 0000 0000 0000 0000 0078     @.............x.
  406628:	0084 008c 0094 00a4 00c4 0084 0078 0000     ............x...
	...
  406640:	0000 0010 0030 0050 0010 0010 0010 0010     ....0.P.........
  406650:	007c 0000 0000 0000 0000 0000 0000 0070     |.............p.
  406660:	0088 0008 0010 0020 0040 0080 00f8 0000     ...... .@.......
	...
  406678:	0000 0070 0088 0008 0030 0008 0008 0088     ..p.....0.......
  406688:	0070 0000 0000 0000 0000 0000 0000 0008     p...............
  406698:	0018 0028 0048 0088 00fc 0008 0008 0000     ..(.H...........
	...
  4066b0:	0000 0078 0080 0080 00f0 0008 0008 0008     ..x.............
  4066c0:	00f0 0000 0000 0000 0000 0000 0000 0030     ..............0.
  4066d0:	0040 0080 00f0 0088 0088 0088 0070 0000     @...........p...
	...
  4066e8:	0000 00f8 0008 0010 0010 0020 0020 0040     .......... . .@.
  4066f8:	0040 0000 0000 0000 0000 0000 0000 0070     @.............p.
  406708:	0088 0088 0070 0088 0088 0088 0070 0000     ....p.......p...
	...
  406720:	0000 0070 0088 0088 0088 0078 0008 0010     ..p.......x.....
  406730:	0060 0000 0000 0000 0000 0000 0000 0000     `...............
  406740:	0000 0030 0030 0000 0000 0030 0030 0000     ..0.0.....0.0...
	...
  40675c:	0000 0030 0030 0000 0000 0030 0030 0060     ..0.0.....0.0.`.
  40676c:	0040 0000 0000 0000 0000 0000 0008 0010     @...............
  40677c:	0020 0040 0020 0010 0008 0000 0000 0000      .@. ...........
	...
  406798:	007c 0000 007c 0000 0000 0000 0000 0000     |...|...........
	...
  4067b0:	0040 0020 0010 0008 0010 0020 0040 0000     @. ....... .@...
	...
  4067c8:	0000 0030 0048 0008 0010 0020 0000 0000     ..0.H..... .....
  4067d8:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
  4067e8:	003c 0042 009a 00aa 00aa 00be 0080 0078     <.B...........x.
	...
  406800:	0000 0010 0028 0028 0044 007c 0044 0044     ....(.(.D.|.D.D.
  406810:	0044 0000 0000 0000 0000 0000 0000 00f8     D...............
  406820:	0084 0084 00f8 0084 0084 0084 00f8 0000     ................
	...
  406838:	0000 003c 0040 0080 0080 0080 0080 0040     ..<.@.........@.
  406848:	003c 0000 0000 0000 0000 0000 0000 00f0     <...............
  406858:	0088 0084 0084 0084 0084 0088 00f0 0000     ................
	...
  406870:	0000 00f8 0080 0080 00f0 0080 0080 0080     ................
  406880:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406890:	0080 0080 00f8 0080 0080 0080 0080 0000     ................
	...
  4068a8:	0000 003c 0040 0080 0080 009c 0084 0044     ..<.@.........D.
  4068b8:	0038 0000 0000 0000 0000 0000 0000 0088     8...............
  4068c8:	0088 0088 00f8 0088 0088 0088 0088 0000     ................
	...
  4068e0:	0000 00f8 0020 0020 0020 0020 0020 0020     .... . . . . . .
  4068f0:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406900:	0008 0008 0008 0008 0008 0008 00f0 0000     ................
	...
  406918:	0000 0084 0088 0090 00a0 00d0 0088 0084     ................
  406928:	0084 0000 0000 0000 0000 0000 0000 0080     ................
  406938:	0080 0080 0080 0080 0080 0080 00fc 0000     ................
	...
  406950:	0000 0084 00cc 00cc 00b4 00b4 0084 0084     ................
  406960:	0084 0000 0000 0000 0000 0000 0000 0084     ................
  406970:	00c4 00c4 00a4 00a4 0094 0094 008c 0000     ................
	...
  406988:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  406998:	0078 0000 0000 0000 0000 0000 0000 00f8     x...............
  4069a8:	0084 0084 0084 00f8 0080 0080 0080 0000     ................
	...
  4069c0:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  4069d0:	0078 0020 0018 0000 0000 0000 0000 00f8     x. .............
  4069e0:	0084 0084 0084 00f8 0088 0084 0084 0000     ................
	...
  4069f8:	0000 007c 0080 0080 0060 0018 0004 0004     ..|.....`.......
  406a08:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406a18:	0020 0020 0020 0020 0020 0020 0020 0000      . . . . . . ...
	...
  406a30:	0000 0084 0084 0084 0084 0084 0084 0084     ................
  406a40:	0078 0000 0000 0000 0000 0000 0000 0084     x...............
  406a50:	0084 0084 0048 0048 0048 0030 0030 0000     ....H.H.H.0.0...
	...
  406a68:	0000 0088 00a8 00a8 00a8 00a8 00a8 0050     ..............P.
  406a78:	0050 0000 0000 0000 0000 0000 0000 0088     P...............
  406a88:	0088 0050 0020 0020 0050 0088 0088 0000     ..P. . .P.......
	...
  406aa0:	0000 0088 0088 0088 0050 0050 0020 0020     ........P.P. . .
  406ab0:	0020 0000 0000 0000 0000 0000 0000 00fc      ...............
  406ac0:	0004 0008 0010 0020 0040 0080 00fc 0000     ...... .@.......
	...
  406ad8:	0070 0040 0040 0040 0040 0040 0040 0040     p.@.@.@.@.@.@.@.
  406ae8:	0040 0040 0070 0000 0000 0000 0040 0040     @.@.p.......@.@.
  406af8:	0020 0020 0020 0010 0010 0010 0008 0008      . . ...........
	...
  406b10:	0038 0008 0008 0008 0008 0008 0008 0008     8...............
  406b20:	0008 0008 0038 0000 0000 0000 0010 0028     ....8.........(.
  406b30:	0044 0000 0000 0000 0000 0000 0000 0000     D...............
	...
  406b58:	0038 0000 0000 0000 0000 0000 0000 0020     8............. .
  406b68:	0010 0000 0000 0000 0000 0000 0000 0000     ................
	...
  406b84:	0000 0070 0008 0008 0078 0088 007c 0000     ..p.....x...|...
	...
  406b9c:	0080 0080 0080 00f8 0084 0084 0084 0084     ................
  406bac:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  406bbc:	0000 0078 0080 0080 0080 0080 0078 0000     ..x.........x...
	...
  406bd4:	0004 0004 0004 007c 0084 0084 0084 008c     ......|.........
  406be4:	0074 0000 0000 0000 0000 0000 0000 0000     t...............
  406bf4:	0000 0078 0084 00fc 0080 0080 007c 0000     ..x.........|...
	...
  406c0c:	001c 0020 0020 00fc 0020 0020 0020 0020     .. . ... . . . .
  406c1c:	00fc 0000 0000 0000 0000 0000 0000 0000     ................
  406c2c:	0000 007c 0084 0084 0084 0084 007c 0004     ..|.........|...
  406c3c:	0078 0000 0000 0000 0080 0080 0080 00b8     x...............
  406c4c:	00c4 0084 0084 0084 0084 0000 0000 0000     ................
  406c5c:	0000 0000 0000 0010 0000 0070 0010 0010     ..........p.....
  406c6c:	0010 0010 007c 0000 0000 0000 0000 0000     ....|...........
  406c7c:	0000 0008 0000 0078 0008 0008 0008 0008     ......x.........
  406c8c:	0008 0008 0008 0070 0000 0000 0080 0080     ......p.........
  406c9c:	0080 0088 0090 00a0 00d0 0088 0088 0000     ................
	...
  406cb4:	00e0 0020 0020 0020 0020 0020 0020 0020     .. . . . . . . .
  406cc4:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  406cd4:	0000 00a4 00fc 00a4 00a4 00a4 00a4 0000     ................
	...
  406cf0:	0000 00b8 00c4 0084 0084 0084 0084 0000     ................
	...
  406d0c:	0000 0078 0084 0084 0084 0084 0078 0000     ..x.........x...
	...
  406d28:	0000 00b8 00c4 0084 0084 0084 00f8 0080     ................
  406d38:	0080 0000 0000 0000 0000 0000 0000 007c     ..............|.
  406d48:	0084 0084 0084 0084 007c 0004 0004 0000     ........|.......
	...
  406d60:	0000 00d8 0060 0040 0040 0040 00f0 0000     ....`.@.@.@.....
	...
  406d7c:	0000 0078 0080 0040 0030 0008 00f0 0000     ..x...@.0.......
	...
  406d98:	0020 00fc 0020 0020 0020 0020 001c 0000      ... . . . .....
	...
  406db4:	0000 0088 0088 0088 0088 0088 007c 0000     ............|...
	...
  406dd0:	0000 0084 0084 0084 0048 0048 0030 0000     ........H.H.0...
	...
  406dec:	0000 0088 00a8 00a8 00a8 00a8 0050 0000     ............P...
	...
  406e08:	0000 0088 0050 0020 0020 0050 0088 0000     ....P. . .P.....
	...
  406e24:	0000 0084 0084 0048 0048 0030 0010 0020     ......H.H.0... .
  406e34:	0040 0000 0000 0000 0000 0000 0000 00f8     @...............
  406e44:	0008 0010 0020 0040 00f8 0000 0000 0000     .... .@.........
  406e54:	0000 0000 0010 0020 0020 0010 0020 0020     ...... . ... . .
  406e64:	0010 0020 0020 0010 0000 0000 0000 0000     .. . ...........
  406e74:	0010 0010 0010 0010 0000 0000 0010 0010     ................
  406e84:	0010 0010 0000 0000 0000 0000 0020 0010     ............ ...
  406e94:	0010 0020 0010 0010 0020 0010 0010 0020     .. ..... ..... .
  406ea4:	0000 0000 5245 4f52 4f4f 0055 3225 322e     ....ERROOOU.%2.2
  406eb4:	2066 6d63 0000 0000 616a 656d 0073 0000     f cm....james...

00406ec4 <_global_impure_ptr>:
  406ec4:	0028 2040 4e49 0046 6e69 0066 414e 004e     (.@ INF.inf.NAN.
  406ed4:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  406ee4:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  406ef4:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  406f04:	296c 0000 0030 0000                         l)..0...

00406f0c <blanks.7223>:
  406f0c:	2020 2020 2020 2020 2020 2020 2020 2020                     

00406f1c <zeroes.7224>:
  406f1c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  406f2c:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  406f3c:	0000 0000                                   ....

00406f40 <__mprec_bigtens>:
  406f40:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  406f50:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  406f60:	bf3c 7f73 4fdd 7515                         <.s..O.u

00406f68 <__mprec_tens>:
  406f68:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  406f78:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  406f88:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  406f98:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  406fa8:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  406fb8:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  406fc8:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  406fd8:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  406fe8:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  406ff8:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  407008:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  407018:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  407028:	9db4 79d9 7843 44ea                         ...yCx.D

00407030 <p05.6055>:
  407030:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  407040:	4f50 4953 0058 0000 002e 0000               POSIX.......

0040704c <_ctype_>:
  40704c:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  40705c:	2020 2020 2020 2020 2020 2020 2020 2020                     
  40706c:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  40707c:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  40708c:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  40709c:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  4070ac:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  4070bc:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  4070cc:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00407150 <_init>:
  407150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407152:	bf00      	nop
  407154:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407156:	bc08      	pop	{r3}
  407158:	469e      	mov	lr, r3
  40715a:	4770      	bx	lr

0040715c <__init_array_start>:
  40715c:	00403891 	.word	0x00403891

00407160 <__frame_dummy_init_array_entry>:
  407160:	00400165                                e.@.

00407164 <_fini>:
  407164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407166:	bf00      	nop
  407168:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40716a:	bc08      	pop	{r3}
  40716c:	469e      	mov	lr, r3
  40716e:	4770      	bx	lr

00407170 <__fini_array_start>:
  407170:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 6460 0040 0e0a 7d20               ....`d@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <freqPrescale>:
20400020:	d000 4604                                   ...F

20400024 <_impure_ptr>:
20400024:	0028 2040                                   (.@ 

20400028 <impure_data>:
20400028:	0000 0000 0314 2040 037c 2040 03e4 2040     ......@ |.@ ..@ 
	...
204000d0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400450 <__atexit_recursive_mutex>:
20400450:	0cb4 2040                                   ..@ 

20400454 <__malloc_av_>:
	...
2040045c:	0454 2040 0454 2040 045c 2040 045c 2040     T.@ T.@ \.@ \.@ 
2040046c:	0464 2040 0464 2040 046c 2040 046c 2040     d.@ d.@ l.@ l.@ 
2040047c:	0474 2040 0474 2040 047c 2040 047c 2040     t.@ t.@ |.@ |.@ 
2040048c:	0484 2040 0484 2040 048c 2040 048c 2040     ..@ ..@ ..@ ..@ 
2040049c:	0494 2040 0494 2040 049c 2040 049c 2040     ..@ ..@ ..@ ..@ 
204004ac:	04a4 2040 04a4 2040 04ac 2040 04ac 2040     ..@ ..@ ..@ ..@ 
204004bc:	04b4 2040 04b4 2040 04bc 2040 04bc 2040     ..@ ..@ ..@ ..@ 
204004cc:	04c4 2040 04c4 2040 04cc 2040 04cc 2040     ..@ ..@ ..@ ..@ 
204004dc:	04d4 2040 04d4 2040 04dc 2040 04dc 2040     ..@ ..@ ..@ ..@ 
204004ec:	04e4 2040 04e4 2040 04ec 2040 04ec 2040     ..@ ..@ ..@ ..@ 
204004fc:	04f4 2040 04f4 2040 04fc 2040 04fc 2040     ..@ ..@ ..@ ..@ 
2040050c:	0504 2040 0504 2040 050c 2040 050c 2040     ..@ ..@ ..@ ..@ 
2040051c:	0514 2040 0514 2040 051c 2040 051c 2040     ..@ ..@ ..@ ..@ 
2040052c:	0524 2040 0524 2040 052c 2040 052c 2040     $.@ $.@ ,.@ ,.@ 
2040053c:	0534 2040 0534 2040 053c 2040 053c 2040     4.@ 4.@ <.@ <.@ 
2040054c:	0544 2040 0544 2040 054c 2040 054c 2040     D.@ D.@ L.@ L.@ 
2040055c:	0554 2040 0554 2040 055c 2040 055c 2040     T.@ T.@ \.@ \.@ 
2040056c:	0564 2040 0564 2040 056c 2040 056c 2040     d.@ d.@ l.@ l.@ 
2040057c:	0574 2040 0574 2040 057c 2040 057c 2040     t.@ t.@ |.@ |.@ 
2040058c:	0584 2040 0584 2040 058c 2040 058c 2040     ..@ ..@ ..@ ..@ 
2040059c:	0594 2040 0594 2040 059c 2040 059c 2040     ..@ ..@ ..@ ..@ 
204005ac:	05a4 2040 05a4 2040 05ac 2040 05ac 2040     ..@ ..@ ..@ ..@ 
204005bc:	05b4 2040 05b4 2040 05bc 2040 05bc 2040     ..@ ..@ ..@ ..@ 
204005cc:	05c4 2040 05c4 2040 05cc 2040 05cc 2040     ..@ ..@ ..@ ..@ 
204005dc:	05d4 2040 05d4 2040 05dc 2040 05dc 2040     ..@ ..@ ..@ ..@ 
204005ec:	05e4 2040 05e4 2040 05ec 2040 05ec 2040     ..@ ..@ ..@ ..@ 
204005fc:	05f4 2040 05f4 2040 05fc 2040 05fc 2040     ..@ ..@ ..@ ..@ 
2040060c:	0604 2040 0604 2040 060c 2040 060c 2040     ..@ ..@ ..@ ..@ 
2040061c:	0614 2040 0614 2040 061c 2040 061c 2040     ..@ ..@ ..@ ..@ 
2040062c:	0624 2040 0624 2040 062c 2040 062c 2040     $.@ $.@ ,.@ ,.@ 
2040063c:	0634 2040 0634 2040 063c 2040 063c 2040     4.@ 4.@ <.@ <.@ 
2040064c:	0644 2040 0644 2040 064c 2040 064c 2040     D.@ D.@ L.@ L.@ 
2040065c:	0654 2040 0654 2040 065c 2040 065c 2040     T.@ T.@ \.@ \.@ 
2040066c:	0664 2040 0664 2040 066c 2040 066c 2040     d.@ d.@ l.@ l.@ 
2040067c:	0674 2040 0674 2040 067c 2040 067c 2040     t.@ t.@ |.@ |.@ 
2040068c:	0684 2040 0684 2040 068c 2040 068c 2040     ..@ ..@ ..@ ..@ 
2040069c:	0694 2040 0694 2040 069c 2040 069c 2040     ..@ ..@ ..@ ..@ 
204006ac:	06a4 2040 06a4 2040 06ac 2040 06ac 2040     ..@ ..@ ..@ ..@ 
204006bc:	06b4 2040 06b4 2040 06bc 2040 06bc 2040     ..@ ..@ ..@ ..@ 
204006cc:	06c4 2040 06c4 2040 06cc 2040 06cc 2040     ..@ ..@ ..@ ..@ 
204006dc:	06d4 2040 06d4 2040 06dc 2040 06dc 2040     ..@ ..@ ..@ ..@ 
204006ec:	06e4 2040 06e4 2040 06ec 2040 06ec 2040     ..@ ..@ ..@ ..@ 
204006fc:	06f4 2040 06f4 2040 06fc 2040 06fc 2040     ..@ ..@ ..@ ..@ 
2040070c:	0704 2040 0704 2040 070c 2040 070c 2040     ..@ ..@ ..@ ..@ 
2040071c:	0714 2040 0714 2040 071c 2040 071c 2040     ..@ ..@ ..@ ..@ 
2040072c:	0724 2040 0724 2040 072c 2040 072c 2040     $.@ $.@ ,.@ ,.@ 
2040073c:	0734 2040 0734 2040 073c 2040 073c 2040     4.@ 4.@ <.@ <.@ 
2040074c:	0744 2040 0744 2040 074c 2040 074c 2040     D.@ D.@ L.@ L.@ 
2040075c:	0754 2040 0754 2040 075c 2040 075c 2040     T.@ T.@ \.@ \.@ 
2040076c:	0764 2040 0764 2040 076c 2040 076c 2040     d.@ d.@ l.@ l.@ 
2040077c:	0774 2040 0774 2040 077c 2040 077c 2040     t.@ t.@ |.@ |.@ 
2040078c:	0784 2040 0784 2040 078c 2040 078c 2040     ..@ ..@ ..@ ..@ 
2040079c:	0794 2040 0794 2040 079c 2040 079c 2040     ..@ ..@ ..@ ..@ 
204007ac:	07a4 2040 07a4 2040 07ac 2040 07ac 2040     ..@ ..@ ..@ ..@ 
204007bc:	07b4 2040 07b4 2040 07bc 2040 07bc 2040     ..@ ..@ ..@ ..@ 
204007cc:	07c4 2040 07c4 2040 07cc 2040 07cc 2040     ..@ ..@ ..@ ..@ 
204007dc:	07d4 2040 07d4 2040 07dc 2040 07dc 2040     ..@ ..@ ..@ ..@ 
204007ec:	07e4 2040 07e4 2040 07ec 2040 07ec 2040     ..@ ..@ ..@ ..@ 
204007fc:	07f4 2040 07f4 2040 07fc 2040 07fc 2040     ..@ ..@ ..@ ..@ 
2040080c:	0804 2040 0804 2040 080c 2040 080c 2040     ..@ ..@ ..@ ..@ 
2040081c:	0814 2040 0814 2040 081c 2040 081c 2040     ..@ ..@ ..@ ..@ 
2040082c:	0824 2040 0824 2040 082c 2040 082c 2040     $.@ $.@ ,.@ ,.@ 
2040083c:	0834 2040 0834 2040 083c 2040 083c 2040     4.@ 4.@ <.@ <.@ 
2040084c:	0844 2040 0844 2040 084c 2040 084c 2040     D.@ D.@ L.@ L.@ 

2040085c <__malloc_sbrk_base>:
2040085c:	ffff ffff                                   ....

20400860 <__malloc_trim_threshold>:
20400860:	0000 0002                                   ....

20400864 <__global_locale>:
20400864:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400884:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400904:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400924:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400944:	5fa9 0040 5b69 0040 0000 0000 704c 0040     ._@.i[@.....Lp@.
20400954:	7048 0040 6ee8 0040 6ee8 0040 6ee8 0040     Hp@..n@..n@..n@.
20400964:	6ee8 0040 6ee8 0040 6ee8 0040 6ee8 0040     .n@..n@..n@..n@.
20400974:	6ee8 0040 6ee8 0040 ffff ffff ffff ffff     .n@..n@.........
20400984:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009ac:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
