# compile vhdl design source files
vhdl xil_defaultlib  "../../../../src/hdl/divide_block.vhd"
vhdl xil_defaultlib  "../../../../src/hdl/pipeline_divide.vhd"
vhdl xil_defaultlib  "../../../../src/sim/divide_tb.vhd"

# Do not sort compile order
nosort
