                                                          Log file                                                       

Generated by MIG MIG Version 1.1
Coregen 13.1 - Build Number O.40d on Tue Apr 12 09:51:07 2011


Creating the directory 
C:/Users/shep/Documents/Downloads/tmp/_cg/mig_7series_v1_1/example_design
Created the UCF file - C:/Users/shep/Documents/Downloads/tmp/_cg/mig_7series_v1_1/example_design/par/example_top.ucf Successfully
..Failed
Copied the Traffic Gen Files Successfully
Created the file - C:/Users/shep/Documents/Downloads/tmp/_cg/mig_7series_v1_1/example_design/par/create_ise.bat Successfully
..Successful
Created the file - C:/Users/shep/Documents/Downloads/tmp/_cg/mig_7series_v1_1/example_design/par/makeproj.bat Successfully
..Successful
Created the file - C:/Users/shep/Documents/Downloads/tmp/_cg/mig_7series_v1_1/example_design/par/rem_files.bat Successfully
..Successful
Created the file - C:/Users/shep/Documents/Downloads/tmp/_cg/mig_7series_v1_1/example_design/par/ise_flow.bat Successfully
..Successful
Created the file - C:/Users/shep/Documents/Downloads/tmp/_cg/mig_7series_v1_1/example_design/par/set_ise_prop.tcl Successfully
..Successful
Created the file - C:/Users/shep/Documents/Downloads/tmp/_cg/mig_7series_v1_1/example_design/par/readme.txt Successfully
..Successful
Created the file - C:/Users/shep/Documents/Downloads/tmp/_cg/mig_7series_v1_1/example_design/par/xst_options.txt Successfully
..Successful
Created the file - C:/Users/shep/Documents/Downloads/tmp/_cg/mig_7series_v1_1/example_design/par/icon5_cg.xco Successfully
..Successful
Created the file - C:/Users/shep/Documents/Downloads/tmp/_cg/mig_7series_v1_1/example_design/par/ila384_8_cg.xco Successfully
..Successful
Created the file - C:/Users/shep/Documents/Downloads/tmp/_cg/mig_7series_v1_1/example_design/par/vio_async_in256_cg.xco Successfully
..Successful
Created the file - C:/Users/shep/Documents/Downloads/tmp/_cg/mig_7series_v1_1/example_design/par/vio_sync_out32_cg.xco Successfully
..Successful
Created the file - C:/Users/shep/Documents/Downloads/tmp/_cg/mig_7series_v1_1/example_design/sim/ddr3_model.v Successfully
..Successful
Created the file - C:/Users/shep/Documents/Downloads/tmp/_cg/mig_7series_v1_1/example_design/sim/ddr3_model_parameters.vh Successfully
..Successful
Created the file - C:/Users/shep/Documents/Downloads/tmp/_cg/mig_7series_v1_1/example_design/sim/isim_files.prj Successfully
..Successful
Created the file - C:/Users/shep/Documents/Downloads/tmp/_cg/mig_7series_v1_1/example_design/sim/isim_options.tcl Successfully
..Successful
Created the file - C:/Users/shep/Documents/Downloads/tmp/_cg/mig_7series_v1_1/example_design/sim/isim_run.bat Successfully
..Successful
Created the file - C:/Users/shep/Documents/Downloads/tmp/_cg/mig_7series_v1_1/example_design/sim/readme.txt Successfully
..Successful
Created the file - C:/Users/shep/Documents/Downloads/tmp/_cg/mig_7series_v1_1/example_design/sim/sim.do Successfully
..Successful
Created the file - C:/Users/shep/Documents/Downloads/tmp/_cg/mig_7series_v1_1/example_design/sim/sim_tb_top.v Successfully
..Successful
Created the file - C:/Users/shep/Documents/Downloads/tmp/_cg/mig_7series_v1_1/example_design/sim/wiredly.v Successfully
..Successful
Created the file - C:/Users/shep/Documents/Downloads/tmp/_cg/mig_7series_v1_1/example_design/synth/example_top.lso Successfully
..Successful
Created the file - C:/Users/shep/Documents/Downloads/tmp/_cg/mig_7series_v1_1/example_design/synth/example_top.prj Successfully
..Successful
Created the Top Level File - C:/Users/shep/Documents/Downloads/tmp/_cg/mig_7series_v1_1/example_design/rtl/example_top.v
Created the Top Level File - C:/Users/shep/Documents/Downloads/tmp/_cg/mig_7series_v1_1/example_design/sim/sim_tb_top.v
The design output files are located in C:/Users/shep/Documents/Downloads/tmp/_cg/mig_7series_v1_1/example_design/rtl and ..example_design/par for rtl & ucf files respectively.
