Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Mon Nov 23 19:13:31 2015
| Host         : MuseOfSpace running 64-bit Linux Mint 17 Qiana
| Command      : report_control_sets -verbose -file screen_top_control_sets_placed.rpt
| Design       : screen_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    20 |
| Minimum Number of register sites lost to control set restrictions |    26 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              54 |           26 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              24 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------+------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------------------+------------------+------------------+----------------+
|  clkdv/clkout0 |                                |                  |                1 |              3 |
|  clkdv/clk12   | mips/dp/pc[31]_i_1_n_0         |                  |                1 |              4 |
|  clk_IBUF_BUFG | mips/dp/myreg/pc_reg[1]_16     |                  |                1 |              4 |
|  clk_IBUF_BUFG | mips/dp/myreg/pc_reg[1]_17     |                  |                1 |              4 |
|  clk_IBUF_BUFG | mips/dp/myreg/pc_reg[1]_9      |                  |                2 |              8 |
|  clk_IBUF_BUFG | mips/dp/myreg/pc_reg[1]_8      |                  |                2 |              8 |
|  clk_IBUF_BUFG | mips/dp/myreg/pc_reg[1]_7      |                  |                2 |              8 |
|  clk_IBUF_BUFG | mips/dp/myreg/pc_reg[1]_10     |                  |                2 |              8 |
|  clk_IBUF_BUFG | mips/dp/myreg/pc_reg[1]_11     |                  |                2 |              8 |
|  clk_IBUF_BUFG | mips/dp/myreg/pc_reg[1]_12     |                  |                2 |              8 |
|  clk_IBUF_BUFG | mips/dp/myreg/pc_reg[1]_13     |                  |                2 |              8 |
|  clk_IBUF_BUFG | mips/dp/myreg/pc_reg[1]_14     |                  |                2 |              8 |
|  clk_IBUF_BUFG | mips/dp/myreg/pc_reg[1]_15     |                  |                2 |              8 |
|  clk_IBUF_BUFG | vga/myvgatimer/xy/Every4thTick |                  |                4 |             10 |
|  clk_IBUF_BUFG | vga/myvgatimer/xy/y[9]_i_1_n_0 |                  |                4 |             10 |
|  clk_IBUF_BUFG |                                |                  |                7 |             23 |
|  clkdv/clk12   |                                |                  |               18 |             28 |
|  clkdv/clk12   | mips/dp/myreg/tmem_wr          |                  |                6 |             48 |
|  clkdv/clk12   | mips/dp/myreg/wr               |                  |               12 |             96 |
|  clkdv/clk12   | mips/dp/myreg/dmem_wr          |                  |               32 |            128 |
+----------------+--------------------------------+------------------+------------------+----------------+


