$date
  Mon Apr 15 13:31:36 2019
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb $end
$var reg 1 ! a $end
$var reg 1 " e $end
$var reg 1 # x $end
$var reg 1 $ z $end
$var reg 1 % y $end
$scope module mux $end
$var reg 1 & a $end
$var reg 1 ' e $end
$var reg 1 ( x $end
$var reg 1 ) z $end
$var reg 1 * y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
X!
X"
X#
X$
0%
X&
X'
X(
X)
0*
#1000000
0!
0"
0#
0$
0&
0'
0(
0)
#2000000
1$
1)
#3000000
1#
0$
1(
0)
#4000000
1$
1)
#5000000
1"
0#
0$
1'
0(
0)
#6000000
1$
1)
#7000000
1#
0$
1%
1(
0)
1*
#8000000
1$
1)
1*
#9000000
1!
0"
0#
0$
0%
1&
0'
0(
0)
0*
#10000000
1$
1)
#11000000
1#
0$
1(
0)
#12000000
1$
1)
#13000000
1"
0#
0$
1'
0(
0)
#14000000
1$
1%
1)
1*
#15000000
1#
0$
0%
1(
0)
0*
#16000000
1$
1%
1)
1*
#17000000
