xpm_cdc.sv,systemverilog,xpm,../../../../opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../../../ip/theBlockDesign/ipshared/62b6"incdir="../../../../../ip/theBlockDesign/ipshared/62b6"
xpm_VCOMP.vhd,vhdl,xpm,../../../../opt/xilinx/Vivado/2021.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../../../ip/theBlockDesign/ipshared/62b6"incdir="../../../../../ip/theBlockDesign/ipshared/62b6"
xlconstant_v1_1_vl_rfs.v,verilog,xlconstant_v1_1_7,../../../../../ip/theBlockDesign/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v,incdir="$ref_dir/../../../../../ip/theBlockDesign/ipshared/62b6"incdir="../../../../../ip/theBlockDesign/ipshared/62b6"
theBlockDesign_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/theBlockDesign/ip/theBlockDesign_xlconstant_0_0/sim/theBlockDesign_xlconstant_0_0.v,incdir="$ref_dir/../../../../../ip/theBlockDesign/ipshared/62b6"incdir="../../../../../ip/theBlockDesign/ipshared/62b6"
theBlockDesign_i2s_transceiver_0_0.vhd,vhdl,xil_defaultlib,../../../bd/theBlockDesign/ip/theBlockDesign_i2s_transceiver_0_0/sim/theBlockDesign_i2s_transceiver_0_0.vhd,incdir="$ref_dir/../../../../../ip/theBlockDesign/ipshared/62b6"incdir="../../../../../ip/theBlockDesign/ipshared/62b6"
theBlockDesign_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/theBlockDesign/ip/theBlockDesign_clk_wiz_0_0/theBlockDesign_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../../ip/theBlockDesign/ipshared/62b6"incdir="../../../../../ip/theBlockDesign/ipshared/62b6"
theBlockDesign_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/theBlockDesign/ip/theBlockDesign_clk_wiz_0_0/theBlockDesign_clk_wiz_0_0.v,incdir="$ref_dir/../../../../../ip/theBlockDesign/ipshared/62b6"incdir="../../../../../ip/theBlockDesign/ipshared/62b6"
theBlockDesign_rotary_encoder_0_0.vhd,vhdl,xil_defaultlib,../../../bd/theBlockDesign/ip/theBlockDesign_rotary_encoder_0_0/sim/theBlockDesign_rotary_encoder_0_0.vhd,incdir="$ref_dir/../../../../../ip/theBlockDesign/ipshared/62b6"incdir="../../../../../ip/theBlockDesign/ipshared/62b6"
theBlockDesign_word_receive_0_0.vhd,vhdl,xil_defaultlib,../../../bd/theBlockDesign/ip/theBlockDesign_word_receive_0_0/sim/theBlockDesign_word_receive_0_0.vhd,incdir="$ref_dir/../../../../../ip/theBlockDesign/ipshared/62b6"incdir="../../../../../ip/theBlockDesign/ipshared/62b6"
theBlockDesign_xlconstant_1_0.v,verilog,xil_defaultlib,../../../bd/theBlockDesign/ip/theBlockDesign_xlconstant_1_0/sim/theBlockDesign_xlconstant_1_0.v,incdir="$ref_dir/../../../../../ip/theBlockDesign/ipshared/62b6"incdir="../../../../../ip/theBlockDesign/ipshared/62b6"
theBlockDesign.vhd,vhdl,xil_defaultlib,../../../bd/theBlockDesign/sim/theBlockDesign.vhd,incdir="$ref_dir/../../../../../ip/theBlockDesign/ipshared/62b6"incdir="../../../../../ip/theBlockDesign/ipshared/62b6"
glbl.v,Verilog,xil_defaultlib,glbl.v
