// Seed: 2521837902
module module_0 (
    input wire  id_0,
    input uwire id_1,
    input wor   id_2,
    input tri1  id_3
);
  module_2 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1
);
  assign id_3#(.id_3(-1 - id_1)) = id_0;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 ();
  wire id_1;
  assign id_2 = 1;
  module_3 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always id_11 = -1'b0;
  assign module_2.id_2 = 0;
  assign id_10 = 1;
endmodule
