0.7
2020.2
May  7 2023
15:24:31
C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/ALU.sv,1740866925,systemVerilog,C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/BAG.sv;C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/BCD.sv;C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/BCG.sv;C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/CU_DCDR.sv;C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/CathodeDriver.sv;C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/FourMUX.sv;C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/Hazard_Detection.sv;C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/ImmediateGenerator.sv;C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv;C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_Wrapper.sv;C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/PC.sv;C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/PC_MUX.sv;C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/PC_REG.sv;C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/REG_FILE.sv;C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/SevSegDisp.sv;C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/TwoMUX.sv;C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/bram_dualport_pipeline.sv,C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/BAG.sv,,$unit_ALU_sv_2194528308;ALU,,uvm,,,,,,
C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/BAG.sv,1740866939,systemVerilog,,C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/BCG.sv,,BAG,,uvm,,,,,,
C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/BCD.sv,1740866949,systemVerilog,,C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/BCG.sv,,BCD,,uvm,,,,,,
C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/BCG.sv,1740866965,systemVerilog,,C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/CU_DCDR.sv,,BCG,,uvm,,,,,,
C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/CU_DCDR.sv,1740866997,systemVerilog,,C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/FourMUX.sv,,CU_DCDR,,uvm,,,,,,
C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/CathodeDriver.sv,1740866981,systemVerilog,,C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/FourMUX.sv,,CathodeDriver,,uvm,,,,,,
C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/FourMUX.sv,1740867013,systemVerilog,,C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/Hazard_Detection.sv,,FourMux,,uvm,,,,,,
C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/Hazard_Detection.sv,1740867046,systemVerilog,,C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/ImmediateGenerator.sv,,Hazard_Detection,,uvm,,,,,,
C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/ImmediateGenerator.sv,1740867055,systemVerilog,,C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv,,ImmediateGenerator,,uvm,,,,,,
C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv,1740867068,systemVerilog,,C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/PC.sv,,OTTER_MCU,,uvm,,,,,,
C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_Wrapper.sv,1740867085,systemVerilog,,,,OTTER_Wrapper,,uvm,,,,,,
C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/PC.sv,1740867118,systemVerilog,,C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/PC_MUX.sv,,PC,,uvm,,,,,,
C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/PC_MUX.sv,1740867096,systemVerilog,,C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/PC_REG.sv,,PC_MUX,,uvm,,,,,,
C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/PC_REG.sv,1740867106,systemVerilog,,C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/REG_FILE.sv,,PC_REG,,uvm,,,,,,
C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/REG_FILE.sv,1740867127,systemVerilog,,C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/TwoMUX.sv,,REG_FILE,,uvm,,,,,,
C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/SevSegDisp.sv,1740867145,systemVerilog,,C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/TwoMUX.sv,,SevSegDisp,,uvm,,,,,,
C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/TestBench.sv,1740867647,systemVerilog,,,,Otter_TB,,uvm,,,,,,
C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/TwoMUX.sv,1740867026,systemVerilog,,C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/bram_dualport_pipeline.sv,,TwoMux,,uvm,,,,,,
C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/bram_dualport_pipeline.sv,1740867514,systemVerilog,,C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/TestBench.sv,,OTTER_mem_byte;OTTER_mem_dualport,,uvm,,,,,,
