# 1-bit and 4-bit Full Adders / –û–¥–Ω–æ—Ä–∞–∑—Ä—è–¥–Ω—ã–π –∏ 4-—Ä–∞–∑—Ä—è–¥–Ω—ã–π —Å—É–º–º–∞—Ç–æ—Ä—ã

This project contains Verilog modules implementing:
- A 1-bit full adder (`summ`)
- A 4-bit full adder built by chaining four 1-bit adders (`summ1`)

üí° The modules use basic logic gates (`&`, `|`, `^`) and demonstrate hierarchical instantiation.

üìé RTL View is included for 4-bit schematic.

---

## Features

- ‚úÖ Modular design
- ‚úÖ Fully testable on FPGA
- ‚úÖ Two implementation methods: schematic + RTL-based
- ‚úÖ Simulation-ready


## üìò –û–ø–∏—Å–∞–Ω–∏–µ –Ω–∞ —Ä—É—Å—Å–∫–æ–º

–ü—Ä–æ–µ–∫—Ç —Å–æ–¥–µ—Ä–∂–∏—Ç:
- –û–¥–Ω–æ—Ä–∞–∑—Ä—è–¥–Ω—ã–π –ø–æ–ª–Ω—ã–π —Å—É–º–º–∞—Ç–æ—Ä (`summ`)
- 4-—Ä–∞–∑—Ä—è–¥–Ω—ã–π —Å—É–º–º–∞—Ç–æ—Ä –Ω–∞ –æ—Å–Ω–æ–≤–µ –∏–µ—Ä–∞—Ä—Ö–∏–∏ (`summ1`)

üìé –î–∏–∞–≥—Ä–∞–º–º—ã RTL –∏ —Ç–µ—Å—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ –Ω–∞ –ü–õ–ò–° –≤—ã–ø–æ–ª–Ω–µ–Ω—ã.

![alt text](image-1.png)

![alt text](image-3.png)

![alt text](image-2.png)