1
{Internal Model Technology file format, subject to change without notice}
5 3
{0 ns} 0 {156030 ns} 1
1 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/cnt_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/cnt_q\\ {156030 ns} 1 {156030 ns} 1 2'h1 2'h0 0 2
2 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/cnt_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/cnt_q\[0]} {156030 ns} 1 {156030 ns} 1 1 0 0 5
3 /cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q\\ {156030 ns} 1 {156030 ns} 1 32'h00000454 32'h00000450 0 4
4 {/cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/\cv32e40p_if_stage/prefetch_buffer_i/prefetch_controller_i/trans_addr_q<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q\[2]} {156030 ns} 1 {156030 ns} 1 1 0 0 1
5 /cv32e40p_if_stage/\\cv32e40p_if_stage/instr_valid_id_o<>tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/if_stage_i/instr_valid_id_o\\ {156030 ns} 1 {156030 ns} 1 1'h0 1'h1 0 0

