<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail: 0
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>
time_elapsed: 0.004s
ram usage: 9664 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld -e parallel_if <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_parallel_if.v</a>
proc %parallel_if.always.229.0 (i1$ %clk, i1$ %reset, i1$ %enable, i1$ %up_en, i1$ %down_en) -&gt; (i4$ %counter) {
0:
    br %init
init:
    %clk1 = prb i1$ %clk
    wait %check, %clk
check:
    %clk2 = prb i1$ %clk
    %1 = const i1 0
    %2 = eq i1 %clk1, %1
    %3 = neq i1 %clk2, %1
    %posedge = and i1 %2, %3
    br %posedge, %init, %event
event:
    %reset1 = prb i1$ %reset
    %4 = const i1 0
    %5 = eq i1 %reset1, %4
    br %5, %if_false, %if_true
if_true:
    %6 = const i4 0
    %7 = const time 0s 1d
    drv i4$ %counter, %6, %7
    br %if_exit
if_false:
    %enable1 = prb i1$ %enable
    %8 = const i1 1
    %9 = eq i1 %enable1, %8
    %up_en1 = prb i1$ %up_en
    %10 = const i1 1
    %11 = eq i1 %up_en1, %10
    %12 = and i1 %9, %11
    br %12, %if_false1, %if_true1
if_exit:
    br %0
if_true1:
    %counter1 = prb i4$ %counter
    %13 = const i4 0
    %14 = const i1 1
    %15 = inss i4 %13, i1 %14, 0, 1
    %16 = add i4 %counter1, %15
    %17 = const time 0s 1d
    drv i4$ %counter, %16, %17
    br %if_exit1
if_false1:
    br %if_exit1
if_exit1:
    %enable2 = prb i1$ %enable
    %18 = const i1 1
    %19 = eq i1 %enable2, %18
    %down_en1 = prb i1$ %down_en
    %20 = const i1 1
    %21 = eq i1 %down_en1, %20
    %22 = and i1 %19, %21
    br %22, %if_false2, %if_true2
if_true2:
    %counter2 = prb i4$ %counter
    %23 = const i4 0
    %24 = const i1 1
    %25 = inss i4 %23, i1 %24, 0, 1
    %26 = sub i4 %counter2, %25
    %27 = const time 0s 1d
    drv i4$ %counter, %26, %27
    br %if_exit2
if_false2:
    br %if_exit2
if_exit2:
    br %if_exit
}

entity @parallel_if () -&gt; () {
    %0 = const i4 0
    %counter = sig i4 %0
    %1 = const i1 0
    %clk = sig i1 %1
    %2 = const i1 0
    %reset = sig i1 %2
    %3 = const i1 0
    %enable = sig i1 %3
    %4 = const i1 0
    %up_en = sig i1 %4
    %5 = const i1 0
    %down_en = sig i1 %5
    inst %parallel_if.always.229.0 (i1$ %clk, i1$ %reset, i1$ %enable, i1$ %up_en, i1$ %down_en) -&gt; (i4$ %counter)
}

</pre>
</body>