

================================================================
== Vitis HLS Report for 'RoundRobin_Pipeline_VITIS_LOOP_198_2'
================================================================
* Date:           Mon May 12 19:57:05 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        toppl
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  1.505 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       35|       35|  77.770 ns|  77.770 ns|   35|   35|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_198_2  |       33|       33|         3|          1|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_ln200 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_ln200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_6 = alloca i32 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 7 'alloca' 'j_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%muxLogicCE_to_sext_ln197_read = muxlogic"   --->   Operation 8 'muxlogic' 'muxLogicCE_to_sext_ln197_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln197_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln197"   --->   Operation 9 'read' 'sext_ln197_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln197_cast = sext i58 %sext_ln197_read"   --->   Operation 10 'sext' 'sext_ln197_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %receive_fifo_0, i64 666, i64 11, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_37, i32 0, i32 0, void @empty_26, i32 64, i32 2048, void @empty_23, void @empty_24, void @empty_26, i32 16, i32 16, i32 64, i32 64, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %receive_fifo_0, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln198 = muxlogic i6 0"   --->   Operation 14 'muxlogic' 'muxLogicData_to_store_ln198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln198 = muxlogic i6 %j_6"   --->   Operation 15 'muxlogic' 'muxLogicAddr_to_store_ln198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.39ns)   --->   "%store_ln198 = store i6 0, i6 %j_6" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 16 'store' 'store_ln198' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i384 0"   --->   Operation 17 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i384 %phi_ln200"   --->   Operation 18 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.53ns)   --->   "%store_ln0 = store i384 0, i384 %phi_ln200"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i16"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_j = muxlogic i6 %j_6"   --->   Operation 21 'muxlogic' 'MuxLogicAddr_to_j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j = load i6 %j_6" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 22 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.71ns)   --->   "%add_ln198 = add i6 %j, i6 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 23 'add' 'add_ln198' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.71ns)   --->   "%icmp_ln198 = icmp_eq  i6 %j, i6 32" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 24 'icmp' 'icmp_ln198' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln198 = br i1 %icmp_ln198, void %for.inc.i16.split, void %for.inc10.i.exitStub" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 25 'br' 'br_ln198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln198 = trunc i6 %j" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 26 'trunc' 'trunc_ln198' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.53ns)   --->   "%icmp_ln200 = icmp_eq  i2 %trunc_ln198, i2 3" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:200->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 27 'icmp' 'icmp_ln200' <Predicate = (!icmp_ln198)> <Delay = 0.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln200 = br i1 %icmp_ln200, void %for.inc.i16.split._crit_edge, void" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:200->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 28 'br' 'br_ln200' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln198 = muxlogic i6 %add_ln198"   --->   Operation 29 'muxlogic' 'muxLogicData_to_store_ln198' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln198 = muxlogic i6 %j_6"   --->   Operation 30 'muxlogic' 'muxLogicAddr_to_store_ln198' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.39ns)   --->   "%store_ln198 = store i6 %add_ln198, i6 %j_6" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 31 'store' 'store_ln198' <Predicate = (!icmp_ln198)> <Delay = 0.39>

State 2 <SV = 1> <Delay = 0.96>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%muxLogicCE_to_receive_fifo_0_read = muxlogic"   --->   Operation 32 'muxlogic' 'muxLogicCE_to_receive_fifo_0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.96ns)   --->   "%receive_fifo_0_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %receive_fifo_0" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:200->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 33 'read' 'receive_fifo_0_read' <Predicate = true> <Delay = 0.96> <CoreInst = "FIFO_URAM">   --->   Core 86 'FIFO_URAM' <Latency = 0> <II = 1> <Delay = 0.96> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4096> <FIFO>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln198)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.24>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_phi_ln200_load_1 = muxlogic i384 %phi_ln200"   --->   Operation 34 'muxlogic' 'MuxLogicAddr_to_phi_ln200_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%phi_ln200_load_1 = load i384 %phi_ln200" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:200->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 35 'load' 'phi_ln200_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i512 %gmem1, i64 %sext_ln197_cast" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:197->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 36 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln199 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_26" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:199->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 37 'specpipeline' 'specpipeline_ln199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln198 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln198 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 39 'specloopname' 'specloopname_ln198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i128.i384, i128 %receive_fifo_0_read, i384 %phi_ln200_load_1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:200->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 40 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln200 = muxlogic i512 %or_ln1"   --->   Operation 41 'muxlogic' 'muxLogicData_to_write_ln200' <Predicate = (icmp_ln200)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem1_addr, i512 %or_ln1, i64 18446744073709551615" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:200->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 42 'write' 'write_ln200' <Predicate = (icmp_ln200)> <Delay = 1.00> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln200 = br void %for.inc.i16.split._crit_edge" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:200->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 43 'br' 'br_ln200' <Predicate = (icmp_ln200)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_phi_ln200_load = muxlogic i384 %phi_ln200"   --->   Operation 44 'muxlogic' 'MuxLogicAddr_to_phi_ln200_load' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%phi_ln200_load = load i384 %phi_ln200" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 45 'load' 'phi_ln200_load' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i256 @_ssdm_op_PartSelect.i256.i384.i32.i32, i384 %phi_ln200_load, i32 128, i32 383" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 46 'partselect' 'tmp_9' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i384 @_ssdm_op_BitConcatenate.i384.i128.i256, i128 %receive_fifo_0_read, i256 %tmp_9" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 47 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.70ns)   --->   "%select_ln200 = select i1 %icmp_ln200, i384 0, i384 %tmp_s" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:200->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 48 'select' 'select_ln200' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln200 = muxlogic i384 %select_ln200"   --->   Operation 49 'muxlogic' 'muxLogicData_to_store_ln200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln200 = muxlogic i384 %phi_ln200"   --->   Operation 50 'muxlogic' 'muxLogicAddr_to_store_ln200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.53ns)   --->   "%store_ln200 = store i384 %select_ln200, i384 %phi_ln200" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:200->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 51 'store' 'store_ln200' <Predicate = true> <Delay = 0.53>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln198 = br void %for.inc.i16" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:290]   --->   Operation 52 'br' 'br_ln198' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln197]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ receive_fifo_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_ln200                         (alloca           ) [ 0111]
j_6                               (alloca           ) [ 0100]
muxLogicCE_to_sext_ln197_read     (muxlogic         ) [ 0000]
sext_ln197_read                   (read             ) [ 0000]
sext_ln197_cast                   (sext             ) [ 0111]
specmemcore_ln0                   (specmemcore      ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
muxLogicData_to_store_ln198       (muxlogic         ) [ 0000]
muxLogicAddr_to_store_ln198       (muxlogic         ) [ 0000]
store_ln198                       (store            ) [ 0000]
muxLogicData_to_store_ln0         (muxlogic         ) [ 0000]
muxLogicAddr_to_store_ln0         (muxlogic         ) [ 0000]
store_ln0                         (store            ) [ 0000]
br_ln0                            (br               ) [ 0000]
MuxLogicAddr_to_j                 (muxlogic         ) [ 0000]
j                                 (load             ) [ 0000]
add_ln198                         (add              ) [ 0000]
icmp_ln198                        (icmp             ) [ 0110]
br_ln198                          (br               ) [ 0000]
trunc_ln198                       (trunc            ) [ 0000]
icmp_ln200                        (icmp             ) [ 0111]
br_ln200                          (br               ) [ 0000]
muxLogicData_to_store_ln198       (muxlogic         ) [ 0000]
muxLogicAddr_to_store_ln198       (muxlogic         ) [ 0000]
store_ln198                       (store            ) [ 0000]
muxLogicCE_to_receive_fifo_0_read (muxlogic         ) [ 0000]
receive_fifo_0_read               (read             ) [ 0101]
MuxLogicAddr_to_phi_ln200_load_1  (muxlogic         ) [ 0000]
phi_ln200_load_1                  (load             ) [ 0000]
gmem1_addr                        (getelementptr    ) [ 0000]
specpipeline_ln199                (specpipeline     ) [ 0000]
speclooptripcount_ln198           (speclooptripcount) [ 0000]
specloopname_ln198                (specloopname     ) [ 0000]
or_ln1                            (bitconcatenate   ) [ 0000]
muxLogicData_to_write_ln200       (muxlogic         ) [ 0000]
write_ln200                       (write            ) [ 0000]
br_ln200                          (br               ) [ 0000]
MuxLogicAddr_to_phi_ln200_load    (muxlogic         ) [ 0000]
phi_ln200_load                    (load             ) [ 0000]
tmp_9                             (partselect       ) [ 0000]
tmp_s                             (bitconcatenate   ) [ 0000]
select_ln200                      (select           ) [ 0000]
muxLogicData_to_store_ln200       (muxlogic         ) [ 0000]
muxLogicAddr_to_store_ln200       (muxlogic         ) [ 0000]
store_ln200                       (store            ) [ 0000]
br_ln198                          (br               ) [ 0000]
ret_ln0                           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln197">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln197"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="receive_fifo_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="receive_fifo_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i128.i384"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i256.i384.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i384.i128.i256"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="phi_ln200_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln200/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="j_6_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_6/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="sext_ln197_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="58" slack="0"/>
<pin id="84" dir="0" index="1" bw="58" slack="0"/>
<pin id="85" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln197_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="receive_fifo_0_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="128" slack="0"/>
<pin id="90" dir="0" index="1" bw="128" slack="0"/>
<pin id="91" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="receive_fifo_0_read/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln200_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="512" slack="0"/>
<pin id="97" dir="0" index="2" bw="512" slack="0"/>
<pin id="98" dir="0" index="3" bw="1" slack="0"/>
<pin id="99" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln200/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="muxLogicCE_to_sext_ln197_read_fu_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="58" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_sext_ln197_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sext_ln197_cast_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="58" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln197_cast/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="muxLogicData_to_store_ln198_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln198/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="muxLogicAddr_to_store_ln198_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="6" slack="0"/>
<pin id="114" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln198/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln198_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="6" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln198/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="muxLogicData_to_store_ln0_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="muxLogicAddr_to_store_ln0_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="384" slack="0"/>
<pin id="126" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln0_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="384" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="MuxLogicAddr_to_j_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="0"/>
<pin id="134" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_j/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="j_load_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="6" slack="0"/>
<pin id="137" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="add_ln198_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="6" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln198/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln198_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="0"/>
<pin id="146" dir="0" index="1" bw="6" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln198/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="trunc_ln198_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="0"/>
<pin id="152" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln198/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln200_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="2" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln200/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="muxLogicData_to_store_ln198_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="0"/>
<pin id="162" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln198/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="muxLogicAddr_to_store_ln198_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln198/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln198_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="0"/>
<pin id="169" dir="0" index="1" bw="6" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln198/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="muxLogicCE_to_receive_fifo_0_read_fu_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_receive_fifo_0_read/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="MuxLogicAddr_to_phi_ln200_load_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="384" slack="2"/>
<pin id="176" dir="1" index="1" bw="384" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_phi_ln200_load_1/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="phi_ln200_load_1_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="384" slack="2"/>
<pin id="179" dir="1" index="1" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln200_load_1/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="gmem1_addr_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="512" slack="0"/>
<pin id="182" dir="0" index="1" bw="58" slack="2"/>
<pin id="183" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="or_ln1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="512" slack="0"/>
<pin id="188" dir="0" index="1" bw="128" slack="1"/>
<pin id="189" dir="0" index="2" bw="384" slack="0"/>
<pin id="190" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="muxLogicData_to_write_ln200_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="512" slack="0"/>
<pin id="196" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln200/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="MuxLogicAddr_to_phi_ln200_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="384" slack="2"/>
<pin id="200" dir="1" index="1" bw="384" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_phi_ln200_load/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="phi_ln200_load_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="384" slack="2"/>
<pin id="203" dir="1" index="1" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln200_load/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_9_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="256" slack="0"/>
<pin id="206" dir="0" index="1" bw="384" slack="0"/>
<pin id="207" dir="0" index="2" bw="9" slack="0"/>
<pin id="208" dir="0" index="3" bw="10" slack="0"/>
<pin id="209" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_s_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="384" slack="0"/>
<pin id="216" dir="0" index="1" bw="128" slack="1"/>
<pin id="217" dir="0" index="2" bw="256" slack="0"/>
<pin id="218" dir="1" index="3" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="select_ln200_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="2"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="384" slack="0"/>
<pin id="225" dir="1" index="3" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln200/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="muxLogicData_to_store_ln200_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="384" slack="0"/>
<pin id="230" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln200/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="muxLogicAddr_to_store_ln200_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="384" slack="2"/>
<pin id="234" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln200/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln200_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="384" slack="0"/>
<pin id="237" dir="0" index="1" bw="384" slack="2"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln200/3 "/>
</bind>
</comp>

<comp id="240" class="1005" name="phi_ln200_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="384" slack="0"/>
<pin id="242" dir="1" index="1" bw="384" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln200 "/>
</bind>
</comp>

<comp id="252" class="1005" name="j_6_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_6 "/>
</bind>
</comp>

<comp id="262" class="1005" name="sext_ln197_cast_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="2"/>
<pin id="264" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln197_cast "/>
</bind>
</comp>

<comp id="267" class="1005" name="icmp_ln198_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln198 "/>
</bind>
</comp>

<comp id="271" class="1005" name="icmp_ln200_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="2"/>
<pin id="273" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln200 "/>
</bind>
</comp>

<comp id="276" class="1005" name="receive_fifo_0_read_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="128" slack="1"/>
<pin id="278" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="receive_fifo_0_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="50" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="64" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="107"><net_src comp="82" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="40" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="40" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="42" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="42" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="142"><net_src comp="135" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="44" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="135" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="46" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="135" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="48" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="138" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="138" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="184"><net_src comp="0" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="180" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="191"><net_src comp="62" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="177" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="193"><net_src comp="186" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="197"><net_src comp="186" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="210"><net_src comp="66" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="212"><net_src comp="68" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="213"><net_src comp="70" pin="0"/><net_sink comp="204" pin=3"/></net>

<net id="219"><net_src comp="72" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="204" pin="4"/><net_sink comp="214" pin=2"/></net>

<net id="226"><net_src comp="42" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="227"><net_src comp="214" pin="3"/><net_sink comp="221" pin=2"/></net>

<net id="231"><net_src comp="221" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="221" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="74" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="246"><net_src comp="240" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="247"><net_src comp="240" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="248"><net_src comp="240" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="249"><net_src comp="240" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="251"><net_src comp="240" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="255"><net_src comp="78" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="258"><net_src comp="252" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="259"><net_src comp="252" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="260"><net_src comp="252" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="261"><net_src comp="252" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="265"><net_src comp="104" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="270"><net_src comp="144" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="154" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="279"><net_src comp="88" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="214" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {3 }
 - Input state : 
	Port: RoundRobin_Pipeline_VITIS_LOOP_198_2 : sext_ln197 | {1 }
	Port: RoundRobin_Pipeline_VITIS_LOOP_198_2 : receive_fifo_0 | {2 }
  - Chain level:
	State 1
		muxLogicAddr_to_store_ln198 : 1
		store_ln198 : 1
		muxLogicAddr_to_store_ln0 : 1
		store_ln0 : 1
		MuxLogicAddr_to_j : 1
		j : 1
		add_ln198 : 2
		icmp_ln198 : 2
		br_ln198 : 3
		trunc_ln198 : 2
		icmp_ln200 : 3
		br_ln200 : 4
		muxLogicData_to_store_ln198 : 3
		muxLogicAddr_to_store_ln198 : 1
		store_ln198 : 3
	State 2
	State 3
		or_ln1 : 1
		muxLogicData_to_write_ln200 : 2
		write_ln200 : 2
		tmp_9 : 1
		tmp_s : 2
		select_ln200 : 3
		muxLogicData_to_store_ln200 : 4
		store_ln200 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|  select  |            select_ln200_fu_221           |    0    |   245   |
|----------|------------------------------------------|---------|---------|
|   icmp   |             icmp_ln198_fu_144            |    0    |    6    |
|          |             icmp_ln200_fu_154            |    0    |    5    |
|----------|------------------------------------------|---------|---------|
|    add   |             add_ln198_fu_138             |    0    |    6    |
|----------|------------------------------------------|---------|---------|
|   read   |        sext_ln197_read_read_fu_82        |    0    |    0    |
|          |      receive_fifo_0_read_read_fu_88      |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   write  |          write_ln200_write_fu_94         |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |   muxLogicCE_to_sext_ln197_read_fu_102   |    0    |    0    |
|          |    muxLogicData_to_store_ln198_fu_108    |    0    |    0    |
|          |    muxLogicAddr_to_store_ln198_fu_112    |    0    |    0    |
|          |     muxLogicData_to_store_ln0_fu_120     |    0    |    0    |
|          |     muxLogicAddr_to_store_ln0_fu_124     |    0    |    0    |
|          |         MuxLogicAddr_to_j_fu_132         |    0    |    0    |
| muxlogic |    muxLogicData_to_store_ln198_fu_160    |    0    |    0    |
|          |    muxLogicAddr_to_store_ln198_fu_164    |    0    |    0    |
|          | muxLogicCE_to_receive_fifo_0_read_fu_172 |    0    |    0    |
|          |  MuxLogicAddr_to_phi_ln200_load_1_fu_174 |    0    |    0    |
|          |    muxLogicData_to_write_ln200_fu_194    |    0    |    0    |
|          |   MuxLogicAddr_to_phi_ln200_load_fu_198  |    0    |    0    |
|          |    muxLogicData_to_store_ln200_fu_228    |    0    |    0    |
|          |    muxLogicAddr_to_store_ln200_fu_232    |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   sext   |          sext_ln197_cast_fu_104          |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   trunc  |            trunc_ln198_fu_150            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|bitconcatenate|               or_ln1_fu_186              |    0    |    0    |
|          |               tmp_s_fu_214               |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|partselect|               tmp_9_fu_204               |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |    0    |   262   |
|----------|------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     icmp_ln198_reg_267    |    1   |
|     icmp_ln200_reg_271    |    1   |
|        j_6_reg_252        |    6   |
|     phi_ln200_reg_240     |   384  |
|receive_fifo_0_read_reg_276|   128  |
|  sext_ln197_cast_reg_262  |   64   |
+---------------------------+--------+
|           Total           |   584  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   262  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   584  |    -   |
+-----------+--------+--------+
|   Total   |   584  |   262  |
+-----------+--------+--------+
