// Seed: 882822504
`resetall
module module_0 (
    output id_0,
    input id_1,
    input logic id_2
    , id_17,
    input id_3,
    input id_4,
    input id_5,
    input id_6,
    input id_7,
    output logic id_8,
    output logic id_9,
    input logic id_10,
    input id_11,
    input logic id_12,
    input logic id_13,
    output id_14,
    output id_15,
    output logic id_16
);
  logic id_18;
  logic id_19, id_20, id_21, id_22, id_23, id_24;
  always @(id_24 or posedge (id_24)) begin
    id_0  = 1;
    id_22 = 1'b0;
    if (id_12) if (id_4) id_15 = 1;
  end
  assign id_18 = 1;
  logic id_25 = 1;
  assign id_20 = 1;
endmodule
