; BTOR description generated by Yosys 0.50+7 (git sha1 38f858374, x86_64-w64-mingw32-g++ 13.2.1 -O3) for module counter.
1 sort bitvec 1
2 input 1 clk ; counter.v:2.8-2.11
3 input 1 en ; counter.v:2.18-2.20
4 input 1 rst ; counter.v:2.13-2.16
5 input 1
6 output 5 count[0] ; counter.v:3.19-3.24
7 input 1
8 output 7 count[1] ; counter.v:3.19-3.24
; end of yosys output
