
hpeesofsim (*) 602.update2.2 Jun  7 2024, MINT version 5
    (64-bit windows built: Fri Jun 07, 2024 18:22:27 +0000)


***** Simulation started at Mon Sep 16 12:28:13 2024
      Running on host: "LAPTOP-61MDKHI1"
      In Directory: "C:\Github\TTT4201-Radiosystemdesign\ReellPowerAmplifier_wrk\data"
      Process ID: 16656

Warning detected by hpeesofsim during netlist flattening.
    Capacitor `X2.Kap1.C9' is shorted.

Warning detected by hpeesofsim during netlist flattening.
    Capacitor `X3.Kap1.C9' is shorted.

Pt DC convergence is used.

SP SP1[1] <PowerAmplifier_lib:S-Parameter:schematic>   freq=(100 MHz->6 GHz)

Warning detected by hpeesofsim during circuit set up.
    `X1.X1.X1': Unable to resolve variable(s) or functions(s) in expression ` idi = id.i'
        id.i

Warning detected by hpeesofsim during circuit set up.
    `X1.X1.X1': Unable to resolve variable(s) or functions(s) in expression `vdsi=vdi-vsi'
        vdi
        vsi

Warning detected by hpeesofsim during circuit set up.
    `X1.X1.X1': Unable to resolve variable(s) or functions(s) in expression `Tj=dT'
        dT


Resource usage:
  Total stopwatch time     =     3.15 seconds.

