QStandardPaths: XDG_RUNTIME_DIR not set, defaulting to '/tmp/runtime-'
libGL error: unable to load driver: swrast_dri.so
libGL error: failed to load driver: swrast
OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
>>> Reading design and technology files...
[INFO ODB-0222] Reading LEF file: /home/jagadeesh97/OpenROAD-flow-scripts/flow/platforms/sky130hs/lef/sky130_fd_sc_hs.tlef
[INFO ODB-0223]     Created 11 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0226] Finished LEF file:  /home/jagadeesh97/OpenROAD-flow-scripts/flow/platforms/sky130hs/lef/sky130_fd_sc_hs.tlef
read_lef /home/jagadeesh97/OpenROAD-flow-scripts/flow/platforms/sky130hs/lef/sky130_fd_sc_hs.tlef succeeded.
[INFO ODB-0222] Reading LEF file: /home/jagadeesh97/OpenROAD-flow-scripts/flow/platforms/sky130hs/lef/sky130_fd_sc_hs_merged.lef
[WARNING ODB-0220] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/jagadeesh97/OpenROAD-flow-scripts/flow/platforms/sky130hs/lef/sky130_fd_sc_hs_merged.lef at line 18.

[INFO ODB-0225]     Created 390 library cells
[INFO ODB-0226] Finished LEF file:  /home/jagadeesh97/OpenROAD-flow-scripts/flow/platforms/sky130hs/lef/sky130_fd_sc_hs_merged.lef
read_lef /home/jagadeesh97/OpenROAD-flow-scripts/flow/platforms/sky130hs/lef/sky130_fd_sc_hs_merged.lef succeeded.
read_liberty succeeded.
read_verilog succeeded.
link_design succeeded.
total_cell_area = 1126.08
core_area = 1126.08
die_area = 2571.760425
Core size (pre-snap): 33.55711548986295x33.55711548986295 µm
Die  size: 50.71252729848908x50.71252729848908 µm
DBU per µm: 1000
Using site step (DBU): width=480 height=3330
Snapped core box (µm): ll=8.16 6.66 ur=41.717115489862955 40.217115489862955 => 33.557x33.557 µm
>>> Initializing floorplan...
[INFO IFP-0001] Added 10 rows of 69 site unit with height 1.
initialize_floorplan completed.
>>> Loading routing tracks script (if present)...
Sourced make_tracks.tcl
>>> Detecting routing layers and validating tracks...
Layer candidate: met1  preferred_dir=HORIZONTAL  tracks-check=-1
Layer candidate: met2  preferred_dir=VERTICAL  tracks-check=-1
Layer candidate: met3  preferred_dir=HORIZONTAL  tracks-check=-1
Layer candidate: metal1  preferred_dir=HORIZONTAL  tracks-check=-1
Layer candidate: metal2  preferred_dir=VERTICAL  tracks-check=-1
Layer candidate: M1  preferred_dir=  tracks-check=-1
Layer candidate: M2  preferred_dir=  tracks-check=-1
Selected horizontal layer: met1
Selected vertical   layer: met2
>>> Preparing placement...
>>> Marking power/ground nets as special...
[WARNING STA-0333] net 'vdd' not found.
Warning: net 'vdd' not found.
[WARNING STA-0333] net 'VDD' not found.
Warning: net 'VDD' not found.
[WARNING STA-0333] net 'vss' not found.
Warning: net 'vss' not found.
[WARNING STA-0333] net 'VSS' not found.
Warning: net 'VSS' not found.
Marked net 'zero_' as special.
>>> Performing place_pins...
Found 0 macro blocks.
Using 1u default distance from corners.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots          236
[INFO PPL-0002] Number of I/O            24
[INFO PPL-0003] Number of I/O w/sink     24
[INFO PPL-0004] Number of I/O w/o sink   0
[INFO PPL-0005] Slots per section        200
[INFO PPL-0006] Slots increase factor    0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 715.13 um.
place_pins succeeded.
>>> Performing global placement...
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 480 3330
[INFO GPL-0004] CoreAreaLxLy: 8160 6660
[INFO GPL-0005] CoreAreaUxUy: 41280 39960
[INFO GPL-0006] NumInstances: 22
[INFO GPL-0007] NumPlaceInstances: 22
[INFO GPL-0008] NumFixedInstances: 0
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 38
[INFO GPL-0011] NumPins: 97
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 50715 50715
[INFO GPL-0014] CoreAreaLxLy: 8160 6660
[INFO GPL-0015] CoreAreaUxUy: 41280 39960
[INFO GPL-0016] CoreArea: 1102896000
[INFO GPL-0017] NonPlaceInstsArea: 0
[INFO GPL-0018] PlaceInstsArea: 258940800
[INFO GPL-0019] Util(%): 23.48
[INFO GPL-0020] StdInstsArea: 258940800
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00000003 HPWL: 819060
[InitialPlace]  Iter: 2 CG residual: 0.00000012 HPWL: 369666
[InitialPlace]  Iter: 3 CG residual: 0.00000009 HPWL: 357851
[InitialPlace]  Iter: 4 CG residual: 0.00000006 HPWL: 356242
[InitialPlace]  Iter: 5 CG residual: 0.00000009 HPWL: 356422
[INFO GPL-0031] FillerInit: NumGCells: 78
[INFO GPL-0032] FillerInit: NumGNets: 38
[INFO GPL-0033] FillerInit: NumGPins: 97
[INFO GPL-0023] TargetDensity: 0.80
[INFO GPL-0024] AveragePlaceInstArea: 11770036
[INFO GPL-0025] IdealBinArea: 14712545
[INFO GPL-0026] IdealBinCnt: 74
[INFO GPL-0027] TotalBinArea: 1102896000
[INFO GPL-0028] BinCnt: 8 8
[INFO GPL-0029] BinSize: 4140 4163
[INFO GPL-0030] NumBins: 64
[NesterovSolve] Iter: 1 overflow: 0.664147 HPWL: 415483
[NesterovSolve] Iter: 10 overflow: 0.659981 HPWL: 417616
[NesterovSolve] Iter: 20 overflow: 0.659994 HPWL: 417598
[NesterovSolve] Iter: 30 overflow: 0.659986 HPWL: 417604
[NesterovSolve] Iter: 40 overflow: 0.659943 HPWL: 417637
[NesterovSolve] Iter: 50 overflow: 0.659865 HPWL: 417697
[NesterovSolve] Iter: 60 overflow: 0.65972 HPWL: 417813
[NesterovSolve] Iter: 70 overflow: 0.659448 HPWL: 417969
[NesterovSolve] Iter: 80 overflow: 0.659085 HPWL: 418199
[NesterovSolve] Iter: 90 overflow: 0.658589 HPWL: 418491
[NesterovSolve] Iter: 100 overflow: 0.658105 HPWL: 418760
[NesterovSolve] Iter: 110 overflow: 0.657931 HPWL: 418770
[NesterovSolve] Iter: 120 overflow: 0.657875 HPWL: 418605
[NesterovSolve] Iter: 130 overflow: 0.656899 HPWL: 418806
[NesterovSolve] Iter: 140 overflow: 0.65632 HPWL: 418454
[NesterovSolve] Iter: 150 overflow: 0.654762 HPWL: 418460
[NesterovSolve] Iter: 160 overflow: 0.65252 HPWL: 418641
[NesterovSolve] Iter: 170 overflow: 0.648273 HPWL: 418730
[NesterovSolve] Iter: 180 overflow: 0.636595 HPWL: 418808
[NesterovSolve] Iter: 190 overflow: 0.619041 HPWL: 419689
[NesterovSolve] Iter: 200 overflow: 0.58954 HPWL: 420724
[NesterovSolve] Iter: 210 overflow: 0.547671 HPWL: 422646
[NesterovSolve] Iter: 220 overflow: 0.503184 HPWL: 424920
[NesterovSolve] Iter: 230 overflow: 0.472594 HPWL: 432617
[NesterovSolve] Iter: 240 overflow: 0.446023 HPWL: 444763
[NesterovSolve] Iter: 250 overflow: 0.403504 HPWL: 458368
[NesterovSolve] Iter: 260 overflow: 0.35774 HPWL: 479804
[NesterovSolve] Iter: 270 overflow: 0.306098 HPWL: 498855
[NesterovSolve] Iter: 280 overflow: 0.251362 HPWL: 511922
[NesterovSolve] Iter: 290 overflow: 0.157108 HPWL: 517360
[NesterovSolve] Iter: 300 overflow: 0.13545 HPWL: 523080
[NesterovSolve] Iter: 310 overflow: 0.101282 HPWL: 529547
[NesterovSolve] Finished with Overflow: 0.098159
global_placement succeeded.
>>> Performing detailed placement...
Placement Analysis
---------------------------------
total displacement         73.4 u
average displacement        3.3 u
max displacement            9.0 u
original HPWL             533.6 u
legalized HPWL            624.3 u
delta HPWL                   17 %

detailed_placement succeeded.
>>> Placement step complete.
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     390
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   rca
Die area:                 ( 0 0 ) ( 50715 50715 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     22
Number of terminals:      24
Number of snets:          1
Number of nets:           38

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 7.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 628.
[INFO DRT-0033] mcon shape region query size = 328.
[INFO DRT-0033] met1 shape region query size = 122.
[INFO DRT-0033] via shape region query size = 0.
[INFO DRT-0033] met2 shape region query size = 0.
[INFO DRT-0033] via2 shape region query size = 0.
[INFO DRT-0033] met3 shape region query size = 0.
[INFO DRT-0033] via3 shape region query size = 0.
[INFO DRT-0033] met4 shape region query size = 0.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 24 pins.
[INFO DRT-0081]   Complete 7 unique inst patterns.
[INFO DRT-0084]   Complete 10 groups.
#scanned instances     = 22
#unique  instances     = 7
#stdCellGenAp          = 253
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 120
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 73
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 158.98 (MB), peak = 159.06 (MB)

Number of guides:     0

[INFO DRT-0185] Post process initialize RPin region query.

Generating GCell with size = 15 tracks, using layer li1 pitch  = 0.48
li1 V Track-Pitch = 0.48000  line-2-Via Pitch = 0.34000
met1 H Track-Pitch = 0.37000  line-2-Via Pitch = 0.32500
met2 V Track-Pitch = 0.48000  line-2-Via Pitch = 0.34000
met3 H Track-Pitch = 0.74000  line-2-Via Pitch = 0.61000
met4 V Track-Pitch = 0.96000  line-2-Via Pitch = 0.61500
met5 H Track-Pitch = 3.33000  line-2-Via Pitch = 3.11000

initializing congestion map...

start routing resource analysis ...

             Routing   #Avail     #Track     #Total     %Gcell
Layer      Direction    Track    Blocked      Gcell    Blocked
--------------------------------------------------------------
li1             V         105          0         49      6.12%
met1            H         137          0         49      0.00%
met2            V         106          0         49      0.00%
met3            H          68          0         49      0.00%
met4            V          53          0         49      0.00%
met5            H          15          0         49      0.00%
--------------------------------------------------------------
Total                     484      0.00%        294      1.02%

[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 158.98 (MB), peak = 160.00 (MB)


generating net topology...
done net topology...
[INFO DRT-0032] FR_MASTERSLICE grObj region query size = 0.
[INFO DRT-0032] FR_VIA grObj region query size = 0.
[INFO DRT-0032] li1 grObj region query size = 62.
[INFO DRT-0032] mcon grObj region query size = 0.
[INFO DRT-0032] met1 grObj region query size = 0.
[INFO DRT-0032] via grObj region query size = 0.
[INFO DRT-0032] met2 grObj region query size = 0.
[INFO DRT-0032] via2 grObj region query size = 0.
[INFO DRT-0032] met3 grObj region query size = 0.
[INFO DRT-0032] via3 grObj region query size = 0.
[INFO DRT-0032] met4 grObj region query size = 0.
[INFO DRT-0032] via4 grObj region query size = 0.
[INFO DRT-0032] met5 grObj region query size = 0.

start reporting 2D congestion ...

              #OverCon  %OverCon
Direction        GCell     GCell
--------------------------------
    H               0     0.00%
    V               0     0.00%
worstConH:  57.58%
worstConV:  39.47%


start 0th optimization iteration ...
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 178.40 (MB), peak = 178.40 (MB)


start 1st optimization iteration ...
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 178.58 (MB), peak = 178.79 (MB)


start 2nd optimization iteration ...
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 178.58 (MB), peak = 178.79 (MB)


start reporting 2D congestion ...

              #OverCon  %OverCon
Direction        GCell     GCell
--------------------------------
    H               0     0.00%
    V               0     0.00%
worstConH:  57.58%
worstConV:  39.47%

layer assignment...
done layer assignment...

start 0th optimization iteration ...
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 178.58 (MB), peak = 178.79 (MB)


start reporting 3D congestion ...

---------- li1 ----------
numOverConGCell: 0, %OverConGCell:   0.00%
---------- met1 ----------
numOverConGCell: 0, %OverConGCell:   0.00%
---------- met2 ----------
numOverConGCell: 0, %OverConGCell:   0.00%
---------- met3 ----------
numOverConGCell: 0, %OverConGCell:   0.00%
---------- met4 ----------
numOverConGCell: 0, %OverConGCell:   0.00%
---------- met5 ----------
numOverConGCell: 0, %OverConGCell:   0.00%


Number of guides:     298

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X -5 DO 7 STEP 7200 ;
[INFO DRT-0177] GCELLGRID Y -5 DO 7 STEP 7200 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 55.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 21.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 5.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 77 vertical wires in 1 frboxes and 60 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 7 vertical wires in 1 frboxes and 11 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 178.96 (MB), peak = 179.67 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 178.96 (MB), peak = 179.67 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 179.09 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 170.27 (MB), peak = 524.28 (MB)
Total wire length = 649 um.
Total wire length on LAYER li1 = 22 um.
Total wire length on LAYER met1 = 431 um.
Total wire length on LAYER met2 = 140 um.
Total wire length on LAYER met3 = 54 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 161.
Up-via summary (total 161):.

----------------------
 FR_MASTERSLICE      0
            li1     90
           met1     63
           met2      8
           met3      0
           met4      0
----------------------
                   161


[INFO DRT-0198] Complete detail routing.
Total wire length = 649 um.
Total wire length on LAYER li1 = 22 um.
Total wire length on LAYER met1 = 431 um.
Total wire length on LAYER met2 = 140 um.
Total wire length on LAYER met3 = 54 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 161.
Up-via summary (total 161):.

----------------------
 FR_MASTERSLICE      0
            li1     90
           met1     63
           met2      8
           met3      0
           met4      0
----------------------
                   161


[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 170.27 (MB), peak = 524.28 (MB)

[INFO DRT-0180] Post processing.
detailed_route succeeded.
Top-level net scan (showing nets with 'gnd'/'vss'/'vdd'/'zero' in name):
>>> Writing DEF output...
Done! DEF exported to /home/jagadeesh97/OpenLane/designs/rca/runs/myrun/rca.def
>>> run.tcl finished.
