<!-- ë°°ë„ˆ/ì†Œê°œ -->
<h1 align="left">ğŸ‘‹ ì•ˆë…•í•˜ì„¸ìš”, ì¤€ë¹„ëœ ë””ì§€í„¸ ì„¤ê³„ ì—”ì§€ë‹ˆì–´ ê¹€ì¤€íšŒì…ë‹ˆë‹¤!</h1>

- **SystemVerilog + UVM** ê¸°ë°˜ìœ¼ë¡œ IP/ë¸”ë¡ ë ˆë²¨ **Design Verification**ì„ ìˆ˜í–‰í•©ë‹ˆë‹¤.
- **Verilog/SystemVerilog RTL**ë¡œ ë””ì§€í„¸ ì‹œìŠ¤í…œì„ ì„¤ê³„í•˜ê³  **í•©ì„±/ì‹œë®¬ë ˆì´ì…˜/FPGA í”„ë¡œí† íƒ€ì´í•‘**ê¹Œì§€ ê²½í—˜í–ˆìŠµë‹ˆë‹¤.
- **ê¸°ë¡ì€ ê¸°ì–µì„ ì´ê¸´ë‹¤.** í•™ìŠµ/í”„ë¡œì íŠ¸ ê³¼ì •ì„ ì²´ê³„ì ìœ¼ë¡œ ì •ë¦¬í•©ë‹ˆë‹¤.

---


### ğŸ§° Tech Stack
**Main**
<p>
  <img src="https://img.shields.io/badge/SystemVerilog-8A2BE2" />
  <img src="https://img.shields.io/badge/UVM-8A2BE2" />
  <img src="https://img.shields.io/badge/Verilog-8A2BE2" />
  <img src="https://img.shields.io/badge/Vivado-FFCC00" />
</p>

**Sub**
<p>
  <img src="https://img.shields.io/badge/Python-3776AB?logo=python&logoColor=white" />
  <img src="https://img.shields.io/badge/C-00599C?logo=c&logoColor=white" /> 
  <img src="https://img.shields.io/badge/Linux-000000?logo=linux&logoColor=white" />
</p>

---

### ğŸ† ìˆ˜ìƒÂ·ì¸ì¦(Awards)
> ìµœê·¼ ìˆœìœ¼ë¡œ ì •ë¦¬, ê°„ë‹¨ ì„¤ëª… + ê´€ë ¨ ë§í¬
- **2025.03 | OOëŒ€í•™ ì „ìì „ê¸°ê³µí•™ë¶€ ìº¡ìŠ¤í†¤ ìµœìš°ìˆ˜ìƒ** â€“ FPGA ê¸°ë°˜ ë¹„íŒŒê´´ ë°°í„°ë¦¬ ì§„ë‹¨ ì‹œìŠ¤í…œ  
- **2024.12 | Synopsys Design Compiler ìˆ˜ë£Œ ì¸ì¦** â€“ Compile/Timing/PPA Optimization ì‹¤ìŠµ  
- **2024.08 | Harman Connected Services DV Bootcamp ìˆ˜ë£Œ** â€“ SystemVerilog/UVM, ALU/UART TB êµ¬ì¶•  
<!-- í•„ìš” ì‹œ ë±ƒì§€ ìŠ¤íƒ€ì¼ë„ ê°€ëŠ¥: 
<p>
  <img src="https://img.shields.io/badge/Capstone-ìµœìš°ìˆ˜ìƒ-blue" />
  <img src="https://img.shields.io/badge/Synopsys-DC%20Training-purple" />
  <img src="https://img.shields.io/badge/Harman-DV%20Bootcamp-green" />
</p>
-->

---

### ğŸ“Œ ì£¼ìš” í”„ë¡œì íŠ¸
**ğŸ“– Design Verification**  
- **[UVM_UART](https://github.com/junhoe99/UVM_UART)** â€“ UART IP UVM TB (drv/seq/mon/scoreboard, assertions, coverage)  
- **[UVM_ALU](https://github.com/junhoe99/UVM_ALU)** â€“ ALU Verification (rand test, functional coverage, SVA)

**ğŸ“– RTL Design**  
- **[NDT Battery Diagnosis System](https://github.com/junhoe99/9_dac_adc_triggered_read_JH)** â€“ Ion Battery ë¹„íŒŒê´´ ì§„ë‹¨ ì‹œìŠ¤í…œ, íŠ¸ë¦¬ê±°Â·ADCÂ·SPI ì œì–´, FPGA í”„ë¡œí† íƒ€ì…  
- **[PCFG](https://github.com/junhoe99/project_PCFG)** â€“ PC ê¸°ë°˜ Function Generator (HDL, íŒŒë¼ë©”íŠ¸ë¦­ íŒŒí˜•)

---

### âœ‰ï¸ Contact
- Mail: yourname@domain.com  
- Blog/Velog: https://velog.io/@yourid

---

### ğŸ“ˆ Stats
<p>
  <img height="160" src="https://github-readme-stats.vercel.app/api?username=junhoe99&show_icons=true&rank_icon=github" />
  <img height="160" src="https://github-readme-stats.vercel.app/api/top-langs/?username=junhoe99&layout=compact" />
</p>

<!-- ë°©ë¬¸ì/íŠ¸ë¡œí”¼(ì„ íƒ) -->
<p>
  <img src="https://komarev.com/ghpvc/?username=junhoe99&label=Profile%20Views" />
  <img src="https://github-profile-trophy.vercel.app/?username=junhoe99&theme=flat&column=6" />
</p>
