#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-R' '-sverilog' '+neg_tchk' '-negdelay' '-v' '/usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/VERILOG/N16ADFP_StdCell.v' '/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim/top_tb.sv' '-debug_access+all' '-full64' '-diag=sdf:verbose' '+incdir+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./syn+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./src+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./src/AXI+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./include+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim' '+define+SYN+prog6' '+prog_path=/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim/prog6'  -static_dbgen_only -daidir=$1 2>&1
