/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_ddr23_phy_byte_lane_0_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 5/7/10 10:10p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri May  7 20:14:43 2010
 *                 MD5 Checksum         9170aeef162fecc7d1a70fbd8134c303
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7468/rdb/b0/bchp_ddr23_phy_byte_lane_0_0.h $
 * 
 * Hydra_Software_Devel/1   5/7/10 10:10p albertl
 * SW7468-226: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_DDR23_PHY_BYTE_LANE_0_0_H__
#define BCHP_DDR23_PHY_BYTE_LANE_0_0_H__

/***************************************************************************
 *DDR23_PHY_BYTE_LANE_0_0 - DDR23 DDR23 byte lane #0 control registers
 ***************************************************************************/
#define BCHP_DDR23_PHY_BYTE_LANE_0_0_REVISION    0x002c6200 /* Byte lane revision register */
#define BCHP_DDR23_PHY_BYTE_LANE_0_0_VDL_CALIBRATE 0x002c6204 /* Byte lane VDL calibration control register */
#define BCHP_DDR23_PHY_BYTE_LANE_0_0_VDL_STATUS  0x002c6208 /* Byte lane VDL calibration status register */
#define BCHP_DDR23_PHY_BYTE_LANE_0_0_VDL_OVERRIDE_0 0x002c6210 /* Read DQSP VDL static override control register */
#define BCHP_DDR23_PHY_BYTE_LANE_0_0_VDL_OVERRIDE_1 0x002c6214 /* Read DQSN VDL static override control register */
#define BCHP_DDR23_PHY_BYTE_LANE_0_0_VDL_OVERRIDE_2 0x002c6218 /* Read Enable VDL static override control register */
#define BCHP_DDR23_PHY_BYTE_LANE_0_0_VDL_OVERRIDE_3 0x002c621c /* Write data and mask VDL static override control register */
#define BCHP_DDR23_PHY_BYTE_LANE_0_0_VDL_OVERRIDE_4 0x002c6220 /* Read DQSP VDL dynamic override control register */
#define BCHP_DDR23_PHY_BYTE_LANE_0_0_VDL_OVERRIDE_5 0x002c6224 /* Read DQSN VDL dynamic override control register */
#define BCHP_DDR23_PHY_BYTE_LANE_0_0_VDL_OVERRIDE_6 0x002c6228 /* Read Enable VDL dynamic override control register */
#define BCHP_DDR23_PHY_BYTE_LANE_0_0_VDL_OVERRIDE_7 0x002c622c /* Write data and mask VDL dynamic override control register */
#define BCHP_DDR23_PHY_BYTE_LANE_0_0_READ_CONTROL 0x002c6230 /* Byte Lane read channel control register */
#define BCHP_DDR23_PHY_BYTE_LANE_0_0_READ_FIFO_STATUS 0x002c6234 /* Read fifo status register */
#define BCHP_DDR23_PHY_BYTE_LANE_0_0_READ_FIFO_CLEAR 0x002c6238 /* Read fifo status clear register */
#define BCHP_DDR23_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL 0x002c623c /* Idle mode SSTL pad control register */
#define BCHP_DDR23_PHY_BYTE_LANE_0_0_DRIVE_PAD_CTL 0x002c6240 /* SSTL pad drive characteristics control register */
#define BCHP_DDR23_PHY_BYTE_LANE_0_0_CLOCK_PAD_DISABLE 0x002c6244 /* Clock pad disable register */
#define BCHP_DDR23_PHY_BYTE_LANE_0_0_WR_PREAMBLE_MODE 0x002c6248 /* Write cycle preamble control register */
#define BCHP_DDR23_PHY_BYTE_LANE_0_0_CLOCK_REG_CONTROL 0x002c624c /* Clock Regulator control register */

#endif /* #ifndef BCHP_DDR23_PHY_BYTE_LANE_0_0_H__ */

/* End of File */
