// Seed: 2119763017
module module_0 (
    output wire id_0,
    input wire id_1,
    input tri id_2,
    output tri id_3,
    output supply0 id_4,
    input supply1 id_5,
    output uwire id_6,
    input tri1 id_7,
    input supply1 id_8,
    input tri1 id_9,
    input tri id_10,
    input wand id_11,
    output supply0 id_12
);
  wire id_14;
  localparam id_15 = 1 ^ 1;
  assign id_4 = -1;
  wire id_16;
  assign #id_17 id_6 = id_15;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input wand id_2,
    input tri0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output tri0 id_7,
    input wire id_8
);
  logic id_10;
  ;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_1,
      id_4,
      id_5,
      id_1,
      id_5,
      id_0,
      id_8,
      id_3,
      id_2,
      id_4
  );
endmodule
