

================================================================
== Vivado HLS Report for 'correlateTop'
================================================================
* Date:           Fri Mar 15 02:05:32 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.58|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    6|    6|    2|    2| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------+-----------------+-----+-----+-----+-----+----------+
        |                                    |                 |  Latency  |  Interval | Pipeline |
        |              Instance              |      Module     | min | max | min | max |   Type   |
        +------------------------------------+-----------------+-----+-----+-----+-----+----------+
        |StgValue_21_shiftPhaseClass_fu_430  |shiftPhaseClass  |    0|    0|    1|    1| function |
        +------------------------------------+-----------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 2, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: currentState_load (193)  [1/1] 0.00ns  loc: correlator.cpp:45
codeRepl:17  %currentState_load = load i1* @currentState, align 1

ST_1: StgValue_9 (196)  [1/1] 0.00ns  loc: correlator.cpp:51
codeRepl:20  br i1 %currentState_load, label %_ifconv, label %0


 <State 2>: 0.00ns
ST_2: phaseClass_V_read (176)  [1/1] 0.00ns
codeRepl:0  %phaseClass_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %phaseClass_V)

ST_2: start_V_read (177)  [1/1] 0.00ns
codeRepl:1  %start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)

ST_2: StgValue_12 (198)  [1/1] 0.00ns  loc: correlator.cpp:53
:0  br i1 %start_V_read, label %1, label %._crit_edge80

ST_2: StgValue_13 (201)  [1/1] 0.00ns  loc: correlator.cpp:55
:1  store i1 true, i1* @currentState, align 1

ST_2: empty (206)  [2/2] 0.00ns
_ifconv:0  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_data_V, i1* %i_data_last_V)

ST_2: StgValue_15 (257)  [1/1] 0.00ns  loc: correlator.cpp:76
_ifconv:51  store i1 true, i1* @currentState, align 1


 <State 3>: 2.51ns
ST_3: empty (206)  [1/2] 0.00ns
_ifconv:0  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_data_V, i1* %i_data_last_V)

ST_3: p_Val2_s (207)  [1/1] 0.00ns
_ifconv:1  %p_Val2_s = extractvalue { i32, i1 } %empty, 0

ST_3: o_data_last_V_tmp (208)  [1/1] 0.00ns
_ifconv:2  %o_data_last_V_tmp = extractvalue { i32, i1 } %empty, 1

ST_3: tmp_1 (209)  [1/1] 0.00ns  loc: correlator.cpp:61
_ifconv:3  %tmp_1 = trunc i32 %p_Val2_s to i16

ST_3: StgValue_20 (210)  [1/1] 0.00ns  loc: correlator.cpp:61
_ifconv:4  store i16 %tmp_1, i16* @newVal_V, align 2

ST_3: StgValue_21 (213)  [1/1] 2.51ns  loc: correlator.cpp:63
_ifconv:7  call fastcc void @shiftPhaseClass(i16 %tmp_1, i4 %phaseClass_V_read)

ST_3: cond_i (214)  [1/1] 1.97ns  loc: correlator.cpp:207->correlator.cpp:64
_ifconv:8  %cond_i = icmp eq i4 %phaseClass_V_read, 0


 <State 4>: 7.58ns
ST_4: cor_phaseClass0_V_15 (215)  [1/1] 0.00ns  loc: correlator.cpp:214->correlator.cpp:64
_ifconv:9  %cor_phaseClass0_V_15 = load i16* @cor_phaseClass0_V_15, align 2

ST_4: cor_phaseClass0_V_14 (216)  [1/1] 0.00ns  loc: correlator.cpp:214->correlator.cpp:64
_ifconv:10  %cor_phaseClass0_V_14 = load i16* @cor_phaseClass0_V_14, align 4

ST_4: cor_phaseClass0_V_13 (217)  [1/1] 0.00ns  loc: correlator.cpp:214->correlator.cpp:64
_ifconv:11  %cor_phaseClass0_V_13 = load i16* @cor_phaseClass0_V_13, align 2

ST_4: cor_phaseClass0_V_12 (218)  [1/1] 0.00ns  loc: correlator.cpp:214->correlator.cpp:64
_ifconv:12  %cor_phaseClass0_V_12 = load i16* @cor_phaseClass0_V_12, align 8

ST_4: cor_phaseClass0_V_11 (219)  [1/1] 0.00ns  loc: correlator.cpp:214->correlator.cpp:64
_ifconv:13  %cor_phaseClass0_V_11 = load i16* @cor_phaseClass0_V_11, align 2

ST_4: cor_phaseClass0_V_10 (220)  [1/1] 0.00ns  loc: correlator.cpp:214->correlator.cpp:64
_ifconv:14  %cor_phaseClass0_V_10 = load i16* @cor_phaseClass0_V_10, align 4

ST_4: cor_phaseClass0_V_9_s (221)  [1/1] 0.00ns  loc: correlator.cpp:214->correlator.cpp:64
_ifconv:15  %cor_phaseClass0_V_9_s = load i16* @cor_phaseClass0_V_9, align 2

ST_4: cor_phaseClass0_V_8_s (222)  [1/1] 0.00ns  loc: correlator.cpp:214->correlator.cpp:64
_ifconv:16  %cor_phaseClass0_V_8_s = load i16* @cor_phaseClass0_V_8, align 16

ST_4: cor_phaseClass0_V_7_s (223)  [1/1] 0.00ns  loc: correlator.cpp:214->correlator.cpp:64
_ifconv:17  %cor_phaseClass0_V_7_s = load i16* @cor_phaseClass0_V_7, align 2

ST_4: cor_phaseClass0_V_6_s (224)  [1/1] 0.00ns  loc: correlator.cpp:214->correlator.cpp:64
_ifconv:18  %cor_phaseClass0_V_6_s = load i16* @cor_phaseClass0_V_6, align 4

ST_4: cor_phaseClass0_V_5_s (225)  [1/1] 0.00ns  loc: correlator.cpp:214->correlator.cpp:64
_ifconv:19  %cor_phaseClass0_V_5_s = load i16* @cor_phaseClass0_V_5, align 2

ST_4: cor_phaseClass0_V_4_s (226)  [1/1] 0.00ns  loc: correlator.cpp:214->correlator.cpp:64
_ifconv:20  %cor_phaseClass0_V_4_s = load i16* @cor_phaseClass0_V_4, align 8

ST_4: cor_phaseClass0_V_3_s (227)  [1/1] 0.00ns  loc: correlator.cpp:214->correlator.cpp:64
_ifconv:21  %cor_phaseClass0_V_3_s = load i16* @cor_phaseClass0_V_3, align 2

ST_4: cor_phaseClass0_V_2_s (228)  [1/1] 0.00ns  loc: correlator.cpp:214->correlator.cpp:64
_ifconv:22  %cor_phaseClass0_V_2_s = load i16* @cor_phaseClass0_V_2, align 4

ST_4: cor_phaseClass0_V_1_s (229)  [1/1] 0.00ns  loc: correlator.cpp:214->correlator.cpp:64
_ifconv:23  %cor_phaseClass0_V_1_s = load i16* @cor_phaseClass0_V_1, align 2

ST_4: tmp1 (230)  [1/1] 1.68ns  loc: correlator.cpp:212->correlator.cpp:64
_ifconv:24  %tmp1 = add i16 %cor_phaseClass0_V_11, %cor_phaseClass0_V_10

ST_4: tmp2 (231)  [1/1] 1.27ns  loc: correlator.cpp:212->correlator.cpp:64
_ifconv:25  %tmp2 = add i16 %cor_phaseClass0_V_8_s, %cor_phaseClass0_V_9_s

ST_4: tmp (232)  [1/1] 1.27ns  loc: correlator.cpp:212->correlator.cpp:64
_ifconv:26  %tmp = add i16 %tmp1, %tmp2

ST_4: tmp4 (233)  [1/1] 1.68ns  loc: correlator.cpp:212->correlator.cpp:64
_ifconv:27  %tmp4 = add i16 %cor_phaseClass0_V_4_s, %cor_phaseClass0_V_6_s

ST_4: tmp5 (234)  [1/1] 1.68ns  loc: correlator.cpp:212->correlator.cpp:64
_ifconv:28  %tmp5 = add i16 %cor_phaseClass0_V_1_s, %cor_phaseClass0_V_3_s

ST_4: tmp3 (235)  [1/1] 1.27ns  loc: correlator.cpp:212->correlator.cpp:64
_ifconv:29  %tmp3 = add i16 %tmp4, %tmp5

ST_4: p_Val2_5_2_i (236)  [1/1] 1.27ns  loc: correlator.cpp:212->correlator.cpp:64
_ifconv:30  %p_Val2_5_2_i = add i16 %tmp, %tmp3

ST_4: cor_phaseClass0_V_0_s (237)  [1/1] 0.00ns  loc: correlator.cpp:214->correlator.cpp:64
_ifconv:31  %cor_phaseClass0_V_0_s = load i16* @cor_phaseClass0_V_0, align 16

ST_4: tmp7 (238)  [1/1] 1.68ns  loc: correlator.cpp:214->correlator.cpp:64
_ifconv:32  %tmp7 = add i16 %cor_phaseClass0_V_15, %cor_phaseClass0_V_14

ST_4: tmp8 (239)  [1/1] 1.27ns  loc: correlator.cpp:214->correlator.cpp:64
_ifconv:33  %tmp8 = add i16 %cor_phaseClass0_V_12, %cor_phaseClass0_V_13

ST_4: tmp6 (240)  [1/1] 1.27ns  loc: correlator.cpp:214->correlator.cpp:64
_ifconv:34  %tmp6 = add i16 %tmp7, %tmp8

ST_4: tmp10 (241)  [1/1] 1.68ns  loc: correlator.cpp:214->correlator.cpp:64
_ifconv:35  %tmp10 = add i16 %cor_phaseClass0_V_5_s, %cor_phaseClass0_V_7_s

ST_4: tmp11 (242)  [1/1] 1.68ns  loc: correlator.cpp:214->correlator.cpp:64
_ifconv:36  %tmp11 = add i16 %cor_phaseClass0_V_0_s, %cor_phaseClass0_V_2_s

ST_4: tmp9 (243)  [1/1] 1.27ns  loc: correlator.cpp:214->correlator.cpp:64
_ifconv:37  %tmp9 = add i16 %tmp10, %tmp11

ST_4: p_Val2_2_5_i (244)  [1/1] 1.27ns  loc: correlator.cpp:214->correlator.cpp:64
_ifconv:38  %p_Val2_2_5_i = add i16 %tmp6, %tmp9

ST_4: p_Val2_1 (245)  [1/1] 1.40ns  loc: correlator.cpp:219->correlator.cpp:64
_ifconv:39  %p_Val2_1 = select i1 %cond_i, i16 %p_Val2_2_5_i, i16 0

ST_4: p_Val2_2 (246)  [1/1] 1.40ns  loc: correlator.cpp:219->correlator.cpp:64
_ifconv:40  %p_Val2_2 = select i1 %cond_i, i16 %p_Val2_5_2_i, i16 0

ST_4: tmp_i (247)  [1/1] 1.96ns  loc: correlator.cpp:218->correlator.cpp:64
_ifconv:41  %tmp_i = icmp sgt i16 %p_Val2_2, %p_Val2_1

ST_4: p_Val2_9_i (248)  [1/1] 1.68ns  loc: correlator.cpp:221->correlator.cpp:64
_ifconv:42  %p_Val2_9_i = sub i16 %p_Val2_1, %p_Val2_2

ST_4: p_Val2_8_i (249)  [1/1] 1.68ns  loc: correlator.cpp:219->correlator.cpp:64
_ifconv:43  %p_Val2_8_i = sub i16 %p_Val2_2, %p_Val2_1


 <State 5>: 7.19ns
ST_5: tmp_1_i (250)  [1/1] 1.40ns  loc: correlator.cpp:218->correlator.cpp:64
_ifconv:44  %tmp_1_i = select i1 %tmp_i, i16 %p_Val2_8_i, i16 %p_Val2_9_i

ST_5: OP1_V_cast (251)  [1/1] 0.00ns  loc: correlator.cpp:223->correlator.cpp:64
_ifconv:45  %OP1_V_cast = sext i16 %tmp_1_i to i21

ST_5: p_Val2_3 (252)  [1/1] 5.79ns  loc: correlator.cpp:223->correlator.cpp:64
_ifconv:46  %p_Val2_3 = mul i21 %OP1_V_cast, %OP1_V_cast

ST_5: res_V (253)  [1/1] 0.00ns  loc: correlator.cpp:223->correlator.cpp:64
_ifconv:47  %res_V = call i16 @_ssdm_op_PartSelect.i16.i21.i32.i32(i21 %p_Val2_3, i32 5, i32 20)


 <State 6>: 3.36ns
ST_6: loadCount_V_load (195)  [1/1] 0.00ns  loc: correlator.cpp:62
codeRepl:19  %loadCount_V_load = load i32* @loadCount_V, align 4

ST_6: StgValue_63 (200)  [1/1] 1.03ns  loc: correlator.cpp:54
:0  store i32 0, i32* @loadCount_V, align 4

ST_6: tmp_2 (211)  [1/1] 1.73ns  loc: correlator.cpp:62
_ifconv:5  %tmp_2 = add i32 32, %loadCount_V_load

ST_6: StgValue_65 (212)  [1/1] 1.03ns  loc: correlator.cpp:62
_ifconv:6  store i32 %tmp_2, i32* @loadCount_V, align 4

ST_6: tmp_3 (254)  [1/1] 1.96ns  loc: correlator.cpp:67
_ifconv:48  %tmp_3 = icmp sgt i16 %res_V, 6400

ST_6: o_data_data_V_tmp (255)  [1/1] 1.40ns  loc: correlator.cpp:67
_ifconv:49  %o_data_data_V_tmp = select i1 %tmp_3, i32 %tmp_2, i32 0

ST_6: StgValue_68 (256)  [2/2] 0.00ns  loc: correlator.cpp:67
_ifconv:50  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_data_V, i1* %o_data_last_V, i32 %o_data_data_V_tmp, i1 %o_data_last_V_tmp)


 <State 7>: 0.00ns
ST_7: StgValue_69 (178)  [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_data_V), !map !84

ST_7: StgValue_70 (179)  [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_last_V), !map !88

ST_7: StgValue_71 (180)  [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_data_V), !map !92

ST_7: StgValue_72 (181)  [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_last_V), !map !96

ST_7: StgValue_73 (182)  [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !100

ST_7: StgValue_74 (183)  [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i4 %phaseClass_V), !map !106

ST_7: StgValue_75 (184)  [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @correlateTop_str) nounwind

ST_7: StgValue_76 (185)  [1/1] 0.00ns  loc: correlator.cpp:12
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_7: StgValue_77 (186)  [1/1] 0.00ns  loc: correlator.cpp:13
codeRepl:10  call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_data_V, i1* %o_data_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_7: StgValue_78 (187)  [1/1] 0.00ns  loc: correlator.cpp:14
codeRepl:11  call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_data_V, i1* %i_data_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_7: StgValue_79 (188)  [1/1] 0.00ns  loc: correlator.cpp:16
codeRepl:12  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_7: StgValue_80 (189)  [1/1] 0.00ns  loc: correlator.cpp:25
codeRepl:13  call void (...)* @_ssdm_op_SpecReset(i16* @newVal_V, i32 1, [1 x i8]* @p_str2) nounwind

ST_7: StgValue_81 (190)  [1/1] 0.00ns  loc: correlator.cpp:32
codeRepl:14  call void (...)* @_ssdm_op_SpecReset(i32* @loadCount_V, i32 1, [1 x i8]* @p_str2) nounwind

ST_7: StgValue_82 (191)  [1/1] 0.00ns  loc: correlator.cpp:37
codeRepl:15  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str2) nounwind

ST_7: StgValue_83 (192)  [1/1] 0.00ns  loc: correlator.cpp:40
codeRepl:16  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str2) nounwind

ST_7: StgValue_84 (194)  [1/1] 0.00ns  loc: correlator.cpp:45
codeRepl:18  call void (...)* @_ssdm_op_SpecReset(i1* @currentState, i32 1, [1 x i8]* @p_str2) nounwind

ST_7: StgValue_85 (202)  [1/1] 0.00ns  loc: correlator.cpp:56
:2  br label %._crit_edge80

ST_7: StgValue_86 (204)  [1/1] 0.00ns  loc: correlator.cpp:57
._crit_edge80:0  br label %._crit_edge79

ST_7: StgValue_87 (256)  [1/2] 0.00ns  loc: correlator.cpp:67
_ifconv:50  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_data_V, i1* %o_data_last_V, i32 %o_data_data_V_tmp, i1 %o_data_last_V_tmp)

ST_7: StgValue_88 (258)  [1/1] 0.00ns  loc: correlator.cpp:78
_ifconv:52  br label %._crit_edge79

ST_7: StgValue_89 (260)  [1/1] 0.00ns  loc: correlator.cpp:81
._crit_edge79:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ i_data_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ i_data_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_data_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_data_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ start_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ phaseClass_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ currentState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ loadCount_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ newVal_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ cor_phaseClass0_V_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass0_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass1_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass1_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ cor_phaseClass1_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass1_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass1_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass1_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass1_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass1_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass1_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass1_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass2_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass2_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ cor_phaseClass2_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass2_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass2_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass2_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass2_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass2_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass2_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass2_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass3_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass3_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ cor_phaseClass3_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass3_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass3_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass3_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass3_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass3_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass3_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass3_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass4_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass4_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ cor_phaseClass4_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass4_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass4_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass4_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass4_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass4_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass4_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass4_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass5_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass5_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ cor_phaseClass5_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass5_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass5_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass5_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass5_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass5_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass5_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass5_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass6_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass6_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ cor_phaseClass6_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass6_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass6_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass6_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass6_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass6_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass6_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass6_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass7_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass7_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ cor_phaseClass7_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass7_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass7_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass7_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass7_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass7_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass7_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass7_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass8_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass8_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ cor_phaseClass8_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass8_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass8_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass8_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass8_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass8_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass8_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass8_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass9_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass9_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ cor_phaseClass9_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass9_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass9_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass9_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass9_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass9_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass9_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass9_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass10_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass10_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ cor_phaseClass10_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass10_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass10_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass10_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass10_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass10_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass10_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass10_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass11_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass11_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ cor_phaseClass11_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass11_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass11_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass11_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass11_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass11_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass11_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass11_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass12_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass12_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ cor_phaseClass12_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass12_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass12_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass12_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass12_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass12_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass12_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass12_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass13_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass13_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ cor_phaseClass13_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass13_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass13_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass13_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass13_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass13_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass13_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass13_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass14_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass14_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ cor_phaseClass14_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass14_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass14_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass14_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass14_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass14_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass14_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass14_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass15_V_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass15_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ cor_phaseClass15_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass15_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass15_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass15_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass15_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass15_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass15_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cor_phaseClass15_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
currentState_load     (load         ) [ 01111111]
StgValue_9            (br           ) [ 00000000]
phaseClass_V_read     (read         ) [ 01010000]
start_V_read          (read         ) [ 01111111]
StgValue_12           (br           ) [ 00000000]
StgValue_13           (store        ) [ 00000000]
StgValue_15           (store        ) [ 00000000]
empty                 (read         ) [ 00000000]
p_Val2_s              (extractvalue ) [ 00000000]
o_data_last_V_tmp     (extractvalue ) [ 01101111]
tmp_1                 (trunc        ) [ 00000000]
StgValue_20           (store        ) [ 00000000]
StgValue_21           (call         ) [ 00000000]
cond_i                (icmp         ) [ 00101000]
cor_phaseClass0_V_15  (load         ) [ 00000000]
cor_phaseClass0_V_14  (load         ) [ 00000000]
cor_phaseClass0_V_13  (load         ) [ 00000000]
cor_phaseClass0_V_12  (load         ) [ 00000000]
cor_phaseClass0_V_11  (load         ) [ 00000000]
cor_phaseClass0_V_10  (load         ) [ 00000000]
cor_phaseClass0_V_9_s (load         ) [ 00000000]
cor_phaseClass0_V_8_s (load         ) [ 00000000]
cor_phaseClass0_V_7_s (load         ) [ 00000000]
cor_phaseClass0_V_6_s (load         ) [ 00000000]
cor_phaseClass0_V_5_s (load         ) [ 00000000]
cor_phaseClass0_V_4_s (load         ) [ 00000000]
cor_phaseClass0_V_3_s (load         ) [ 00000000]
cor_phaseClass0_V_2_s (load         ) [ 00000000]
cor_phaseClass0_V_1_s (load         ) [ 00000000]
tmp1                  (add          ) [ 00000000]
tmp2                  (add          ) [ 00000000]
tmp                   (add          ) [ 00000000]
tmp4                  (add          ) [ 00000000]
tmp5                  (add          ) [ 00000000]
tmp3                  (add          ) [ 00000000]
p_Val2_5_2_i          (add          ) [ 00000000]
cor_phaseClass0_V_0_s (load         ) [ 00000000]
tmp7                  (add          ) [ 00000000]
tmp8                  (add          ) [ 00000000]
tmp6                  (add          ) [ 00000000]
tmp10                 (add          ) [ 00000000]
tmp11                 (add          ) [ 00000000]
tmp9                  (add          ) [ 00000000]
p_Val2_2_5_i          (add          ) [ 00000000]
p_Val2_1              (select       ) [ 00000000]
p_Val2_2              (select       ) [ 00000000]
tmp_i                 (icmp         ) [ 01000100]
p_Val2_9_i            (sub          ) [ 01000100]
p_Val2_8_i            (sub          ) [ 01000100]
tmp_1_i               (select       ) [ 00000000]
OP1_V_cast            (sext         ) [ 00000000]
p_Val2_3              (mul          ) [ 00000000]
res_V                 (partselect   ) [ 00100010]
loadCount_V_load      (load         ) [ 00000000]
StgValue_63           (store        ) [ 00000000]
tmp_2                 (add          ) [ 00000000]
StgValue_65           (store        ) [ 00000000]
tmp_3                 (icmp         ) [ 00000000]
o_data_data_V_tmp     (select       ) [ 01000001]
StgValue_69           (specbitsmap  ) [ 00000000]
StgValue_70           (specbitsmap  ) [ 00000000]
StgValue_71           (specbitsmap  ) [ 00000000]
StgValue_72           (specbitsmap  ) [ 00000000]
StgValue_73           (specbitsmap  ) [ 00000000]
StgValue_74           (specbitsmap  ) [ 00000000]
StgValue_75           (spectopmodule) [ 00000000]
StgValue_76           (specinterface) [ 00000000]
StgValue_77           (specinterface) [ 00000000]
StgValue_78           (specinterface) [ 00000000]
StgValue_79           (specpipeline ) [ 00000000]
StgValue_80           (specreset    ) [ 00000000]
StgValue_81           (specreset    ) [ 00000000]
StgValue_82           (specreset    ) [ 00000000]
StgValue_83           (specreset    ) [ 00000000]
StgValue_84           (specreset    ) [ 00000000]
StgValue_85           (br           ) [ 00000000]
StgValue_86           (br           ) [ 00000000]
StgValue_87           (write        ) [ 00000000]
StgValue_88           (br           ) [ 00000000]
StgValue_89           (ret          ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_data_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_data_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_data_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_data_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="o_data_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_data_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="o_data_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_data_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="start_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="phaseClass_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="currentState">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentState"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="loadCount_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loadCount_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="newVal_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="newVal_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cor_phaseClass0_V_14">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="cor_phaseClass0_V_15">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_15"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="cor_phaseClass0_V_13">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_13"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="cor_phaseClass0_V_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="cor_phaseClass0_V_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_11"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="cor_phaseClass0_V_10">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="cor_phaseClass0_V_9">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="cor_phaseClass0_V_8">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="cor_phaseClass0_V_7">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="cor_phaseClass0_V_6">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="cor_phaseClass0_V_5">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="cor_phaseClass0_V_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="cor_phaseClass0_V_3">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="cor_phaseClass0_V_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="cor_phaseClass0_V_1">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="cor_phaseClass0_V_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass0_V_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="cor_phaseClass1_V_8">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass1_V_8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="cor_phaseClass1_V_9">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass1_V_9"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="cor_phaseClass1_V_7">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass1_V_7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="cor_phaseClass1_V_6">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass1_V_6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="cor_phaseClass1_V_5">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass1_V_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="cor_phaseClass1_V_4">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass1_V_4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="cor_phaseClass1_V_3">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass1_V_3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="cor_phaseClass1_V_2">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass1_V_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="cor_phaseClass1_V_1">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass1_V_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="cor_phaseClass1_V_0">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass1_V_0"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="cor_phaseClass2_V_8">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass2_V_8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="cor_phaseClass2_V_9">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass2_V_9"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="cor_phaseClass2_V_7">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass2_V_7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="cor_phaseClass2_V_6">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass2_V_6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="cor_phaseClass2_V_5">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass2_V_5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="cor_phaseClass2_V_4">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass2_V_4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="cor_phaseClass2_V_3">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass2_V_3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="cor_phaseClass2_V_2">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass2_V_2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="cor_phaseClass2_V_1">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass2_V_1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="cor_phaseClass2_V_0">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass2_V_0"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="cor_phaseClass3_V_8">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass3_V_8"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="cor_phaseClass3_V_9">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass3_V_9"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="cor_phaseClass3_V_7">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass3_V_7"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="cor_phaseClass3_V_6">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass3_V_6"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="cor_phaseClass3_V_5">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass3_V_5"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="cor_phaseClass3_V_4">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass3_V_4"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="cor_phaseClass3_V_3">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass3_V_3"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="cor_phaseClass3_V_2">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass3_V_2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="cor_phaseClass3_V_1">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass3_V_1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="cor_phaseClass3_V_0">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass3_V_0"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="cor_phaseClass4_V_8">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass4_V_8"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="cor_phaseClass4_V_9">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass4_V_9"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="cor_phaseClass4_V_7">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass4_V_7"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="cor_phaseClass4_V_6">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass4_V_6"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="cor_phaseClass4_V_5">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass4_V_5"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="cor_phaseClass4_V_4">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass4_V_4"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="cor_phaseClass4_V_3">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass4_V_3"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="cor_phaseClass4_V_2">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass4_V_2"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="cor_phaseClass4_V_1">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass4_V_1"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="cor_phaseClass4_V_0">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass4_V_0"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="cor_phaseClass5_V_8">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass5_V_8"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="cor_phaseClass5_V_9">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass5_V_9"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="cor_phaseClass5_V_7">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass5_V_7"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="cor_phaseClass5_V_6">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass5_V_6"/></StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="cor_phaseClass5_V_5">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass5_V_5"/></StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="cor_phaseClass5_V_4">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass5_V_4"/></StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="cor_phaseClass5_V_3">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass5_V_3"/></StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="cor_phaseClass5_V_2">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass5_V_2"/></StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="cor_phaseClass5_V_1">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass5_V_1"/></StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="cor_phaseClass5_V_0">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass5_V_0"/></StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="cor_phaseClass6_V_8">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass6_V_8"/></StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="cor_phaseClass6_V_9">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass6_V_9"/></StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="cor_phaseClass6_V_7">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass6_V_7"/></StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="cor_phaseClass6_V_6">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass6_V_6"/></StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="cor_phaseClass6_V_5">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass6_V_5"/></StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="cor_phaseClass6_V_4">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass6_V_4"/></StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="cor_phaseClass6_V_3">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass6_V_3"/></StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="cor_phaseClass6_V_2">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass6_V_2"/></StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="cor_phaseClass6_V_1">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass6_V_1"/></StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="cor_phaseClass6_V_0">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass6_V_0"/></StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="cor_phaseClass7_V_8">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass7_V_8"/></StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="cor_phaseClass7_V_9">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass7_V_9"/></StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="cor_phaseClass7_V_7">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass7_V_7"/></StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="cor_phaseClass7_V_6">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass7_V_6"/></StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="cor_phaseClass7_V_5">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass7_V_5"/></StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="cor_phaseClass7_V_4">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass7_V_4"/></StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="cor_phaseClass7_V_3">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass7_V_3"/></StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="cor_phaseClass7_V_2">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass7_V_2"/></StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="cor_phaseClass7_V_1">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass7_V_1"/></StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="cor_phaseClass7_V_0">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass7_V_0"/></StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="cor_phaseClass8_V_8">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass8_V_8"/></StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="cor_phaseClass8_V_9">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass8_V_9"/></StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="cor_phaseClass8_V_7">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass8_V_7"/></StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="cor_phaseClass8_V_6">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass8_V_6"/></StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="cor_phaseClass8_V_5">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass8_V_5"/></StgValue>
</bind>
</comp>

<comp id="200" class="1000" name="cor_phaseClass8_V_4">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass8_V_4"/></StgValue>
</bind>
</comp>

<comp id="202" class="1000" name="cor_phaseClass8_V_3">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass8_V_3"/></StgValue>
</bind>
</comp>

<comp id="204" class="1000" name="cor_phaseClass8_V_2">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass8_V_2"/></StgValue>
</bind>
</comp>

<comp id="206" class="1000" name="cor_phaseClass8_V_1">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass8_V_1"/></StgValue>
</bind>
</comp>

<comp id="208" class="1000" name="cor_phaseClass8_V_0">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass8_V_0"/></StgValue>
</bind>
</comp>

<comp id="210" class="1000" name="cor_phaseClass9_V_8">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass9_V_8"/></StgValue>
</bind>
</comp>

<comp id="212" class="1000" name="cor_phaseClass9_V_9">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass9_V_9"/></StgValue>
</bind>
</comp>

<comp id="214" class="1000" name="cor_phaseClass9_V_7">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass9_V_7"/></StgValue>
</bind>
</comp>

<comp id="216" class="1000" name="cor_phaseClass9_V_6">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass9_V_6"/></StgValue>
</bind>
</comp>

<comp id="218" class="1000" name="cor_phaseClass9_V_5">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass9_V_5"/></StgValue>
</bind>
</comp>

<comp id="220" class="1000" name="cor_phaseClass9_V_4">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass9_V_4"/></StgValue>
</bind>
</comp>

<comp id="222" class="1000" name="cor_phaseClass9_V_3">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass9_V_3"/></StgValue>
</bind>
</comp>

<comp id="224" class="1000" name="cor_phaseClass9_V_2">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass9_V_2"/></StgValue>
</bind>
</comp>

<comp id="226" class="1000" name="cor_phaseClass9_V_1">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass9_V_1"/></StgValue>
</bind>
</comp>

<comp id="228" class="1000" name="cor_phaseClass9_V_0">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass9_V_0"/></StgValue>
</bind>
</comp>

<comp id="230" class="1000" name="cor_phaseClass10_V_8">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass10_V_8"/></StgValue>
</bind>
</comp>

<comp id="232" class="1000" name="cor_phaseClass10_V_9">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass10_V_9"/></StgValue>
</bind>
</comp>

<comp id="234" class="1000" name="cor_phaseClass10_V_7">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass10_V_7"/></StgValue>
</bind>
</comp>

<comp id="236" class="1000" name="cor_phaseClass10_V_6">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass10_V_6"/></StgValue>
</bind>
</comp>

<comp id="238" class="1000" name="cor_phaseClass10_V_5">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass10_V_5"/></StgValue>
</bind>
</comp>

<comp id="240" class="1000" name="cor_phaseClass10_V_4">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass10_V_4"/></StgValue>
</bind>
</comp>

<comp id="242" class="1000" name="cor_phaseClass10_V_3">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass10_V_3"/></StgValue>
</bind>
</comp>

<comp id="244" class="1000" name="cor_phaseClass10_V_2">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass10_V_2"/></StgValue>
</bind>
</comp>

<comp id="246" class="1000" name="cor_phaseClass10_V_1">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass10_V_1"/></StgValue>
</bind>
</comp>

<comp id="248" class="1000" name="cor_phaseClass10_V_0">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass10_V_0"/></StgValue>
</bind>
</comp>

<comp id="250" class="1000" name="cor_phaseClass11_V_8">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass11_V_8"/></StgValue>
</bind>
</comp>

<comp id="252" class="1000" name="cor_phaseClass11_V_9">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass11_V_9"/></StgValue>
</bind>
</comp>

<comp id="254" class="1000" name="cor_phaseClass11_V_7">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass11_V_7"/></StgValue>
</bind>
</comp>

<comp id="256" class="1000" name="cor_phaseClass11_V_6">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass11_V_6"/></StgValue>
</bind>
</comp>

<comp id="258" class="1000" name="cor_phaseClass11_V_5">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass11_V_5"/></StgValue>
</bind>
</comp>

<comp id="260" class="1000" name="cor_phaseClass11_V_4">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass11_V_4"/></StgValue>
</bind>
</comp>

<comp id="262" class="1000" name="cor_phaseClass11_V_3">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass11_V_3"/></StgValue>
</bind>
</comp>

<comp id="264" class="1000" name="cor_phaseClass11_V_2">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass11_V_2"/></StgValue>
</bind>
</comp>

<comp id="266" class="1000" name="cor_phaseClass11_V_1">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass11_V_1"/></StgValue>
</bind>
</comp>

<comp id="268" class="1000" name="cor_phaseClass11_V_0">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass11_V_0"/></StgValue>
</bind>
</comp>

<comp id="270" class="1000" name="cor_phaseClass12_V_8">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass12_V_8"/></StgValue>
</bind>
</comp>

<comp id="272" class="1000" name="cor_phaseClass12_V_9">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass12_V_9"/></StgValue>
</bind>
</comp>

<comp id="274" class="1000" name="cor_phaseClass12_V_7">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass12_V_7"/></StgValue>
</bind>
</comp>

<comp id="276" class="1000" name="cor_phaseClass12_V_6">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass12_V_6"/></StgValue>
</bind>
</comp>

<comp id="278" class="1000" name="cor_phaseClass12_V_5">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass12_V_5"/></StgValue>
</bind>
</comp>

<comp id="280" class="1000" name="cor_phaseClass12_V_4">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass12_V_4"/></StgValue>
</bind>
</comp>

<comp id="282" class="1000" name="cor_phaseClass12_V_3">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass12_V_3"/></StgValue>
</bind>
</comp>

<comp id="284" class="1000" name="cor_phaseClass12_V_2">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass12_V_2"/></StgValue>
</bind>
</comp>

<comp id="286" class="1000" name="cor_phaseClass12_V_1">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass12_V_1"/></StgValue>
</bind>
</comp>

<comp id="288" class="1000" name="cor_phaseClass12_V_0">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass12_V_0"/></StgValue>
</bind>
</comp>

<comp id="290" class="1000" name="cor_phaseClass13_V_8">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass13_V_8"/></StgValue>
</bind>
</comp>

<comp id="292" class="1000" name="cor_phaseClass13_V_9">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass13_V_9"/></StgValue>
</bind>
</comp>

<comp id="294" class="1000" name="cor_phaseClass13_V_7">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass13_V_7"/></StgValue>
</bind>
</comp>

<comp id="296" class="1000" name="cor_phaseClass13_V_6">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass13_V_6"/></StgValue>
</bind>
</comp>

<comp id="298" class="1000" name="cor_phaseClass13_V_5">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass13_V_5"/></StgValue>
</bind>
</comp>

<comp id="300" class="1000" name="cor_phaseClass13_V_4">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass13_V_4"/></StgValue>
</bind>
</comp>

<comp id="302" class="1000" name="cor_phaseClass13_V_3">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass13_V_3"/></StgValue>
</bind>
</comp>

<comp id="304" class="1000" name="cor_phaseClass13_V_2">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass13_V_2"/></StgValue>
</bind>
</comp>

<comp id="306" class="1000" name="cor_phaseClass13_V_1">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass13_V_1"/></StgValue>
</bind>
</comp>

<comp id="308" class="1000" name="cor_phaseClass13_V_0">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass13_V_0"/></StgValue>
</bind>
</comp>

<comp id="310" class="1000" name="cor_phaseClass14_V_8">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass14_V_8"/></StgValue>
</bind>
</comp>

<comp id="312" class="1000" name="cor_phaseClass14_V_9">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass14_V_9"/></StgValue>
</bind>
</comp>

<comp id="314" class="1000" name="cor_phaseClass14_V_7">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass14_V_7"/></StgValue>
</bind>
</comp>

<comp id="316" class="1000" name="cor_phaseClass14_V_6">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass14_V_6"/></StgValue>
</bind>
</comp>

<comp id="318" class="1000" name="cor_phaseClass14_V_5">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass14_V_5"/></StgValue>
</bind>
</comp>

<comp id="320" class="1000" name="cor_phaseClass14_V_4">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass14_V_4"/></StgValue>
</bind>
</comp>

<comp id="322" class="1000" name="cor_phaseClass14_V_3">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass14_V_3"/></StgValue>
</bind>
</comp>

<comp id="324" class="1000" name="cor_phaseClass14_V_2">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass14_V_2"/></StgValue>
</bind>
</comp>

<comp id="326" class="1000" name="cor_phaseClass14_V_1">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass14_V_1"/></StgValue>
</bind>
</comp>

<comp id="328" class="1000" name="cor_phaseClass14_V_0">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass14_V_0"/></StgValue>
</bind>
</comp>

<comp id="330" class="1000" name="cor_phaseClass15_V_8">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass15_V_8"/></StgValue>
</bind>
</comp>

<comp id="332" class="1000" name="cor_phaseClass15_V_9">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass15_V_9"/></StgValue>
</bind>
</comp>

<comp id="334" class="1000" name="cor_phaseClass15_V_7">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass15_V_7"/></StgValue>
</bind>
</comp>

<comp id="336" class="1000" name="cor_phaseClass15_V_6">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass15_V_6"/></StgValue>
</bind>
</comp>

<comp id="338" class="1000" name="cor_phaseClass15_V_5">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass15_V_5"/></StgValue>
</bind>
</comp>

<comp id="340" class="1000" name="cor_phaseClass15_V_4">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass15_V_4"/></StgValue>
</bind>
</comp>

<comp id="342" class="1000" name="cor_phaseClass15_V_3">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass15_V_3"/></StgValue>
</bind>
</comp>

<comp id="344" class="1000" name="cor_phaseClass15_V_2">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass15_V_2"/></StgValue>
</bind>
</comp>

<comp id="346" class="1000" name="cor_phaseClass15_V_1">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass15_V_1"/></StgValue>
</bind>
</comp>

<comp id="348" class="1000" name="cor_phaseClass15_V_0">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cor_phaseClass15_V_0"/></StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="354" class="1001" name="const_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="356" class="1001" name="const_356">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="358" class="1001" name="const_358">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shiftPhaseClass"/></StgValue>
</bind>
</comp>

<comp id="360" class="1001" name="const_360">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="362" class="1001" name="const_362">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="364" class="1001" name="const_364">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="366" class="1001" name="const_366">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="368" class="1001" name="const_368">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="370" class="1001" name="const_370">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="372" class="1001" name="const_372">
<pin_list>
<pin id="373" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="374" class="1001" name="const_374">
<pin_list>
<pin id="375" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="376" class="1001" name="const_376">
<pin_list>
<pin id="377" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="378" class="1001" name="const_378">
<pin_list>
<pin id="379" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="380" class="1001" name="const_380">
<pin_list>
<pin id="381" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="382" class="1001" name="const_382">
<pin_list>
<pin id="383" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlateTop_str"/></StgValue>
</bind>
</comp>

<comp id="384" class="1001" name="const_384">
<pin_list>
<pin id="385" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="386" class="1001" name="const_386">
<pin_list>
<pin id="387" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="388" class="1001" name="const_388">
<pin_list>
<pin id="389" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="390" class="1001" name="const_390">
<pin_list>
<pin id="391" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="392" class="1001" name="const_392">
<pin_list>
<pin id="393" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="394" class="1001" name="const_394">
<pin_list>
<pin id="395" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="396" class="1001" name="const_396">
<pin_list>
<pin id="397" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="398" class="1001" name="const_398">
<pin_list>
<pin id="399" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="400" class="1004" name="phaseClass_V_read_read_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="4" slack="0"/>
<pin id="402" dir="0" index="1" bw="4" slack="0"/>
<pin id="403" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="phaseClass_V_read/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="start_V_read_read_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_V_read/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="grp_read_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="33" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="0" index="2" bw="1" slack="0"/>
<pin id="416" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_write_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="0" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="0" index="2" bw="1" slack="0"/>
<pin id="424" dir="0" index="3" bw="32" slack="0"/>
<pin id="425" dir="0" index="4" bw="1" slack="3"/>
<pin id="426" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_68/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="StgValue_21_shiftPhaseClass_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="0" slack="0"/>
<pin id="432" dir="0" index="1" bw="16" slack="0"/>
<pin id="433" dir="0" index="2" bw="4" slack="1"/>
<pin id="434" dir="0" index="3" bw="16" slack="0"/>
<pin id="435" dir="0" index="4" bw="16" slack="0"/>
<pin id="436" dir="0" index="5" bw="16" slack="0"/>
<pin id="437" dir="0" index="6" bw="16" slack="0"/>
<pin id="438" dir="0" index="7" bw="16" slack="0"/>
<pin id="439" dir="0" index="8" bw="16" slack="0"/>
<pin id="440" dir="0" index="9" bw="16" slack="0"/>
<pin id="441" dir="0" index="10" bw="16" slack="0"/>
<pin id="442" dir="0" index="11" bw="16" slack="0"/>
<pin id="443" dir="0" index="12" bw="16" slack="0"/>
<pin id="444" dir="0" index="13" bw="16" slack="0"/>
<pin id="445" dir="0" index="14" bw="16" slack="0"/>
<pin id="446" dir="0" index="15" bw="16" slack="0"/>
<pin id="447" dir="0" index="16" bw="16" slack="0"/>
<pin id="448" dir="0" index="17" bw="16" slack="0"/>
<pin id="449" dir="0" index="18" bw="16" slack="0"/>
<pin id="450" dir="0" index="19" bw="16" slack="0"/>
<pin id="451" dir="0" index="20" bw="16" slack="0"/>
<pin id="452" dir="0" index="21" bw="16" slack="0"/>
<pin id="453" dir="0" index="22" bw="16" slack="0"/>
<pin id="454" dir="0" index="23" bw="16" slack="0"/>
<pin id="455" dir="0" index="24" bw="16" slack="0"/>
<pin id="456" dir="0" index="25" bw="16" slack="0"/>
<pin id="457" dir="0" index="26" bw="16" slack="0"/>
<pin id="458" dir="0" index="27" bw="16" slack="0"/>
<pin id="459" dir="0" index="28" bw="16" slack="0"/>
<pin id="460" dir="0" index="29" bw="16" slack="0"/>
<pin id="461" dir="0" index="30" bw="16" slack="0"/>
<pin id="462" dir="0" index="31" bw="16" slack="0"/>
<pin id="463" dir="0" index="32" bw="16" slack="0"/>
<pin id="464" dir="0" index="33" bw="16" slack="0"/>
<pin id="465" dir="0" index="34" bw="16" slack="0"/>
<pin id="466" dir="0" index="35" bw="16" slack="0"/>
<pin id="467" dir="0" index="36" bw="16" slack="0"/>
<pin id="468" dir="0" index="37" bw="16" slack="0"/>
<pin id="469" dir="0" index="38" bw="16" slack="0"/>
<pin id="470" dir="0" index="39" bw="16" slack="0"/>
<pin id="471" dir="0" index="40" bw="16" slack="0"/>
<pin id="472" dir="0" index="41" bw="16" slack="0"/>
<pin id="473" dir="0" index="42" bw="16" slack="0"/>
<pin id="474" dir="0" index="43" bw="16" slack="0"/>
<pin id="475" dir="0" index="44" bw="16" slack="0"/>
<pin id="476" dir="0" index="45" bw="16" slack="0"/>
<pin id="477" dir="0" index="46" bw="16" slack="0"/>
<pin id="478" dir="0" index="47" bw="16" slack="0"/>
<pin id="479" dir="0" index="48" bw="16" slack="0"/>
<pin id="480" dir="0" index="49" bw="16" slack="0"/>
<pin id="481" dir="0" index="50" bw="16" slack="0"/>
<pin id="482" dir="0" index="51" bw="16" slack="0"/>
<pin id="483" dir="0" index="52" bw="16" slack="0"/>
<pin id="484" dir="0" index="53" bw="16" slack="0"/>
<pin id="485" dir="0" index="54" bw="16" slack="0"/>
<pin id="486" dir="0" index="55" bw="16" slack="0"/>
<pin id="487" dir="0" index="56" bw="16" slack="0"/>
<pin id="488" dir="0" index="57" bw="16" slack="0"/>
<pin id="489" dir="0" index="58" bw="16" slack="0"/>
<pin id="490" dir="0" index="59" bw="16" slack="0"/>
<pin id="491" dir="0" index="60" bw="16" slack="0"/>
<pin id="492" dir="0" index="61" bw="16" slack="0"/>
<pin id="493" dir="0" index="62" bw="16" slack="0"/>
<pin id="494" dir="0" index="63" bw="16" slack="0"/>
<pin id="495" dir="0" index="64" bw="16" slack="0"/>
<pin id="496" dir="0" index="65" bw="16" slack="0"/>
<pin id="497" dir="0" index="66" bw="16" slack="0"/>
<pin id="498" dir="0" index="67" bw="16" slack="0"/>
<pin id="499" dir="0" index="68" bw="16" slack="0"/>
<pin id="500" dir="0" index="69" bw="16" slack="0"/>
<pin id="501" dir="0" index="70" bw="16" slack="0"/>
<pin id="502" dir="0" index="71" bw="16" slack="0"/>
<pin id="503" dir="0" index="72" bw="16" slack="0"/>
<pin id="504" dir="0" index="73" bw="16" slack="0"/>
<pin id="505" dir="0" index="74" bw="16" slack="0"/>
<pin id="506" dir="0" index="75" bw="16" slack="0"/>
<pin id="507" dir="0" index="76" bw="16" slack="0"/>
<pin id="508" dir="0" index="77" bw="16" slack="0"/>
<pin id="509" dir="0" index="78" bw="16" slack="0"/>
<pin id="510" dir="0" index="79" bw="16" slack="0"/>
<pin id="511" dir="0" index="80" bw="16" slack="0"/>
<pin id="512" dir="0" index="81" bw="16" slack="0"/>
<pin id="513" dir="0" index="82" bw="16" slack="0"/>
<pin id="514" dir="0" index="83" bw="16" slack="0"/>
<pin id="515" dir="0" index="84" bw="16" slack="0"/>
<pin id="516" dir="0" index="85" bw="16" slack="0"/>
<pin id="517" dir="0" index="86" bw="16" slack="0"/>
<pin id="518" dir="0" index="87" bw="16" slack="0"/>
<pin id="519" dir="0" index="88" bw="16" slack="0"/>
<pin id="520" dir="0" index="89" bw="16" slack="0"/>
<pin id="521" dir="0" index="90" bw="16" slack="0"/>
<pin id="522" dir="0" index="91" bw="16" slack="0"/>
<pin id="523" dir="0" index="92" bw="16" slack="0"/>
<pin id="524" dir="0" index="93" bw="16" slack="0"/>
<pin id="525" dir="0" index="94" bw="16" slack="0"/>
<pin id="526" dir="0" index="95" bw="16" slack="0"/>
<pin id="527" dir="0" index="96" bw="16" slack="0"/>
<pin id="528" dir="0" index="97" bw="16" slack="0"/>
<pin id="529" dir="0" index="98" bw="16" slack="0"/>
<pin id="530" dir="0" index="99" bw="16" slack="0"/>
<pin id="531" dir="0" index="100" bw="16" slack="0"/>
<pin id="532" dir="0" index="101" bw="16" slack="0"/>
<pin id="533" dir="0" index="102" bw="16" slack="0"/>
<pin id="534" dir="0" index="103" bw="16" slack="0"/>
<pin id="535" dir="0" index="104" bw="16" slack="0"/>
<pin id="536" dir="0" index="105" bw="16" slack="0"/>
<pin id="537" dir="0" index="106" bw="16" slack="0"/>
<pin id="538" dir="0" index="107" bw="16" slack="0"/>
<pin id="539" dir="0" index="108" bw="16" slack="0"/>
<pin id="540" dir="0" index="109" bw="16" slack="0"/>
<pin id="541" dir="0" index="110" bw="16" slack="0"/>
<pin id="542" dir="0" index="111" bw="16" slack="0"/>
<pin id="543" dir="0" index="112" bw="16" slack="0"/>
<pin id="544" dir="0" index="113" bw="16" slack="0"/>
<pin id="545" dir="0" index="114" bw="16" slack="0"/>
<pin id="546" dir="0" index="115" bw="16" slack="0"/>
<pin id="547" dir="0" index="116" bw="16" slack="0"/>
<pin id="548" dir="0" index="117" bw="16" slack="0"/>
<pin id="549" dir="0" index="118" bw="16" slack="0"/>
<pin id="550" dir="0" index="119" bw="16" slack="0"/>
<pin id="551" dir="0" index="120" bw="16" slack="0"/>
<pin id="552" dir="0" index="121" bw="16" slack="0"/>
<pin id="553" dir="0" index="122" bw="16" slack="0"/>
<pin id="554" dir="0" index="123" bw="16" slack="0"/>
<pin id="555" dir="0" index="124" bw="16" slack="0"/>
<pin id="556" dir="0" index="125" bw="16" slack="0"/>
<pin id="557" dir="0" index="126" bw="16" slack="0"/>
<pin id="558" dir="0" index="127" bw="16" slack="0"/>
<pin id="559" dir="0" index="128" bw="16" slack="0"/>
<pin id="560" dir="0" index="129" bw="16" slack="0"/>
<pin id="561" dir="0" index="130" bw="16" slack="0"/>
<pin id="562" dir="0" index="131" bw="16" slack="0"/>
<pin id="563" dir="0" index="132" bw="16" slack="0"/>
<pin id="564" dir="0" index="133" bw="16" slack="0"/>
<pin id="565" dir="0" index="134" bw="16" slack="0"/>
<pin id="566" dir="0" index="135" bw="16" slack="0"/>
<pin id="567" dir="0" index="136" bw="16" slack="0"/>
<pin id="568" dir="0" index="137" bw="16" slack="0"/>
<pin id="569" dir="0" index="138" bw="16" slack="0"/>
<pin id="570" dir="0" index="139" bw="16" slack="0"/>
<pin id="571" dir="0" index="140" bw="16" slack="0"/>
<pin id="572" dir="0" index="141" bw="16" slack="0"/>
<pin id="573" dir="0" index="142" bw="16" slack="0"/>
<pin id="574" dir="0" index="143" bw="16" slack="0"/>
<pin id="575" dir="0" index="144" bw="16" slack="0"/>
<pin id="576" dir="0" index="145" bw="16" slack="0"/>
<pin id="577" dir="0" index="146" bw="16" slack="0"/>
<pin id="578" dir="0" index="147" bw="16" slack="0"/>
<pin id="579" dir="0" index="148" bw="16" slack="0"/>
<pin id="580" dir="0" index="149" bw="16" slack="0"/>
<pin id="581" dir="0" index="150" bw="16" slack="0"/>
<pin id="582" dir="0" index="151" bw="16" slack="0"/>
<pin id="583" dir="0" index="152" bw="16" slack="0"/>
<pin id="584" dir="0" index="153" bw="16" slack="0"/>
<pin id="585" dir="0" index="154" bw="16" slack="0"/>
<pin id="586" dir="0" index="155" bw="16" slack="0"/>
<pin id="587" dir="0" index="156" bw="16" slack="0"/>
<pin id="588" dir="0" index="157" bw="16" slack="0"/>
<pin id="589" dir="0" index="158" bw="16" slack="0"/>
<pin id="590" dir="0" index="159" bw="16" slack="0"/>
<pin id="591" dir="0" index="160" bw="16" slack="0"/>
<pin id="592" dir="0" index="161" bw="16" slack="0"/>
<pin id="593" dir="0" index="162" bw="16" slack="0"/>
<pin id="594" dir="0" index="163" bw="16" slack="0"/>
<pin id="595" dir="0" index="164" bw="16" slack="0"/>
<pin id="596" dir="0" index="165" bw="16" slack="0"/>
<pin id="597" dir="0" index="166" bw="16" slack="0"/>
<pin id="598" dir="0" index="167" bw="16" slack="0"/>
<pin id="599" dir="0" index="168" bw="16" slack="0"/>
<pin id="600" dir="1" index="169" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_21/3 "/>
</bind>
</comp>

<comp id="768" class="1004" name="grp_store_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_13/2 StgValue_15/2 "/>
</bind>
</comp>

<comp id="774" class="1004" name="currentState_load_load_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="currentState_load/1 "/>
</bind>
</comp>

<comp id="778" class="1004" name="p_Val2_s_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="33" slack="0"/>
<pin id="780" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="782" class="1004" name="o_data_last_V_tmp_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="33" slack="0"/>
<pin id="784" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="o_data_last_V_tmp/3 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp_1_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="0"/>
<pin id="788" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="791" class="1004" name="StgValue_20_store_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="16" slack="0"/>
<pin id="793" dir="0" index="1" bw="16" slack="0"/>
<pin id="794" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_20/3 "/>
</bind>
</comp>

<comp id="797" class="1004" name="cond_i_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="4" slack="1"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond_i/3 "/>
</bind>
</comp>

<comp id="802" class="1004" name="cor_phaseClass0_V_15_load_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="16" slack="0"/>
<pin id="804" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_15/4 "/>
</bind>
</comp>

<comp id="806" class="1004" name="cor_phaseClass0_V_14_load_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="16" slack="0"/>
<pin id="808" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_14/4 "/>
</bind>
</comp>

<comp id="810" class="1004" name="cor_phaseClass0_V_13_load_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="16" slack="0"/>
<pin id="812" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_13/4 "/>
</bind>
</comp>

<comp id="814" class="1004" name="cor_phaseClass0_V_12_load_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="16" slack="0"/>
<pin id="816" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_12/4 "/>
</bind>
</comp>

<comp id="818" class="1004" name="cor_phaseClass0_V_11_load_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="16" slack="0"/>
<pin id="820" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_11/4 "/>
</bind>
</comp>

<comp id="822" class="1004" name="cor_phaseClass0_V_10_load_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="16" slack="0"/>
<pin id="824" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_10/4 "/>
</bind>
</comp>

<comp id="826" class="1004" name="cor_phaseClass0_V_9_s_load_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="16" slack="0"/>
<pin id="828" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_9_s/4 "/>
</bind>
</comp>

<comp id="830" class="1004" name="cor_phaseClass0_V_8_s_load_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="16" slack="0"/>
<pin id="832" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_8_s/4 "/>
</bind>
</comp>

<comp id="834" class="1004" name="cor_phaseClass0_V_7_s_load_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="16" slack="0"/>
<pin id="836" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_7_s/4 "/>
</bind>
</comp>

<comp id="838" class="1004" name="cor_phaseClass0_V_6_s_load_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="16" slack="0"/>
<pin id="840" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_6_s/4 "/>
</bind>
</comp>

<comp id="842" class="1004" name="cor_phaseClass0_V_5_s_load_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="16" slack="0"/>
<pin id="844" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_5_s/4 "/>
</bind>
</comp>

<comp id="846" class="1004" name="cor_phaseClass0_V_4_s_load_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="16" slack="0"/>
<pin id="848" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_4_s/4 "/>
</bind>
</comp>

<comp id="850" class="1004" name="cor_phaseClass0_V_3_s_load_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="16" slack="0"/>
<pin id="852" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_3_s/4 "/>
</bind>
</comp>

<comp id="854" class="1004" name="cor_phaseClass0_V_2_s_load_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="16" slack="0"/>
<pin id="856" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_2_s/4 "/>
</bind>
</comp>

<comp id="858" class="1004" name="cor_phaseClass0_V_1_s_load_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="16" slack="0"/>
<pin id="860" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_1_s/4 "/>
</bind>
</comp>

<comp id="862" class="1004" name="tmp1_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="16" slack="0"/>
<pin id="864" dir="0" index="1" bw="16" slack="0"/>
<pin id="865" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="868" class="1004" name="tmp2_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="16" slack="0"/>
<pin id="870" dir="0" index="1" bw="16" slack="0"/>
<pin id="871" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="16" slack="0"/>
<pin id="876" dir="0" index="1" bw="16" slack="0"/>
<pin id="877" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="880" class="1004" name="tmp4_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="16" slack="0"/>
<pin id="882" dir="0" index="1" bw="16" slack="0"/>
<pin id="883" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/4 "/>
</bind>
</comp>

<comp id="886" class="1004" name="tmp5_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="16" slack="0"/>
<pin id="888" dir="0" index="1" bw="16" slack="0"/>
<pin id="889" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/4 "/>
</bind>
</comp>

<comp id="892" class="1004" name="tmp3_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="16" slack="0"/>
<pin id="894" dir="0" index="1" bw="16" slack="0"/>
<pin id="895" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/4 "/>
</bind>
</comp>

<comp id="898" class="1004" name="p_Val2_5_2_i_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="16" slack="0"/>
<pin id="900" dir="0" index="1" bw="16" slack="0"/>
<pin id="901" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_5_2_i/4 "/>
</bind>
</comp>

<comp id="904" class="1004" name="cor_phaseClass0_V_0_s_load_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="16" slack="0"/>
<pin id="906" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cor_phaseClass0_V_0_s/4 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp7_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="16" slack="0"/>
<pin id="910" dir="0" index="1" bw="16" slack="0"/>
<pin id="911" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/4 "/>
</bind>
</comp>

<comp id="914" class="1004" name="tmp8_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="16" slack="0"/>
<pin id="916" dir="0" index="1" bw="16" slack="0"/>
<pin id="917" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/4 "/>
</bind>
</comp>

<comp id="920" class="1004" name="tmp6_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="16" slack="0"/>
<pin id="922" dir="0" index="1" bw="16" slack="0"/>
<pin id="923" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/4 "/>
</bind>
</comp>

<comp id="926" class="1004" name="tmp10_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="16" slack="0"/>
<pin id="928" dir="0" index="1" bw="16" slack="0"/>
<pin id="929" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10/4 "/>
</bind>
</comp>

<comp id="932" class="1004" name="tmp11_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="16" slack="0"/>
<pin id="934" dir="0" index="1" bw="16" slack="0"/>
<pin id="935" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11/4 "/>
</bind>
</comp>

<comp id="938" class="1004" name="tmp9_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="16" slack="0"/>
<pin id="940" dir="0" index="1" bw="16" slack="0"/>
<pin id="941" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/4 "/>
</bind>
</comp>

<comp id="944" class="1004" name="p_Val2_2_5_i_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="16" slack="0"/>
<pin id="946" dir="0" index="1" bw="16" slack="0"/>
<pin id="947" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2_5_i/4 "/>
</bind>
</comp>

<comp id="950" class="1004" name="p_Val2_1_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="1"/>
<pin id="952" dir="0" index="1" bw="16" slack="0"/>
<pin id="953" dir="0" index="2" bw="1" slack="0"/>
<pin id="954" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="957" class="1004" name="p_Val2_2_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="1"/>
<pin id="959" dir="0" index="1" bw="16" slack="0"/>
<pin id="960" dir="0" index="2" bw="1" slack="0"/>
<pin id="961" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_2/4 "/>
</bind>
</comp>

<comp id="964" class="1004" name="tmp_i_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="16" slack="0"/>
<pin id="966" dir="0" index="1" bw="16" slack="0"/>
<pin id="967" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/4 "/>
</bind>
</comp>

<comp id="970" class="1004" name="p_Val2_9_i_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="16" slack="0"/>
<pin id="972" dir="0" index="1" bw="16" slack="0"/>
<pin id="973" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_9_i/4 "/>
</bind>
</comp>

<comp id="976" class="1004" name="p_Val2_8_i_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="16" slack="0"/>
<pin id="978" dir="0" index="1" bw="16" slack="0"/>
<pin id="979" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_8_i/4 "/>
</bind>
</comp>

<comp id="982" class="1004" name="tmp_1_i_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="1"/>
<pin id="984" dir="0" index="1" bw="16" slack="1"/>
<pin id="985" dir="0" index="2" bw="16" slack="1"/>
<pin id="986" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1_i/5 "/>
</bind>
</comp>

<comp id="987" class="1004" name="OP1_V_cast_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="16" slack="0"/>
<pin id="989" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast/5 "/>
</bind>
</comp>

<comp id="991" class="1004" name="res_V_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="16" slack="0"/>
<pin id="993" dir="0" index="1" bw="21" slack="0"/>
<pin id="994" dir="0" index="2" bw="4" slack="0"/>
<pin id="995" dir="0" index="3" bw="6" slack="0"/>
<pin id="996" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_V/5 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="loadCount_V_load_load_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="32" slack="0"/>
<pin id="1002" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loadCount_V_load/6 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="StgValue_63_store_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="0"/>
<pin id="1006" dir="0" index="1" bw="32" slack="0"/>
<pin id="1007" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_63/6 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="tmp_2_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="7" slack="0"/>
<pin id="1012" dir="0" index="1" bw="32" slack="0"/>
<pin id="1013" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="StgValue_65_store_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="32" slack="0"/>
<pin id="1018" dir="0" index="1" bw="32" slack="0"/>
<pin id="1019" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_65/6 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="tmp_3_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="16" slack="1"/>
<pin id="1024" dir="0" index="1" bw="14" slack="0"/>
<pin id="1025" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="o_data_data_V_tmp_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="0"/>
<pin id="1029" dir="0" index="1" bw="32" slack="0"/>
<pin id="1030" dir="0" index="2" bw="1" slack="0"/>
<pin id="1031" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="o_data_data_V_tmp/6 "/>
</bind>
</comp>

<comp id="1036" class="1007" name="p_Val2_3_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="16" slack="0"/>
<pin id="1038" dir="0" index="1" bw="16" slack="0"/>
<pin id="1039" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/5 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="currentState_load_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="1" slack="1"/>
<pin id="1045" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="currentState_load "/>
</bind>
</comp>

<comp id="1047" class="1005" name="phaseClass_V_read_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="4" slack="1"/>
<pin id="1049" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="phaseClass_V_read "/>
</bind>
</comp>

<comp id="1053" class="1005" name="start_V_read_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="4"/>
<pin id="1055" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="start_V_read "/>
</bind>
</comp>

<comp id="1057" class="1005" name="o_data_last_V_tmp_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="3"/>
<pin id="1059" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="o_data_last_V_tmp "/>
</bind>
</comp>

<comp id="1062" class="1005" name="cond_i_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="1" slack="1"/>
<pin id="1064" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond_i "/>
</bind>
</comp>

<comp id="1068" class="1005" name="tmp_i_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="1"/>
<pin id="1070" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="1073" class="1005" name="p_Val2_9_i_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="16" slack="1"/>
<pin id="1075" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9_i "/>
</bind>
</comp>

<comp id="1078" class="1005" name="p_Val2_8_i_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="16" slack="1"/>
<pin id="1080" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8_i "/>
</bind>
</comp>

<comp id="1083" class="1005" name="res_V_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="16" slack="1"/>
<pin id="1085" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_V "/>
</bind>
</comp>

<comp id="1088" class="1005" name="o_data_data_V_tmp_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="32" slack="1"/>
<pin id="1090" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o_data_data_V_tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="404"><net_src comp="350" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="10" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="352" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="8" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="417"><net_src comp="356" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="0" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="2" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="427"><net_src comp="376" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="4" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="6" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="601"><net_src comp="358" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="602"><net_src comp="18" pin="0"/><net_sink comp="430" pin=3"/></net>

<net id="603"><net_src comp="20" pin="0"/><net_sink comp="430" pin=4"/></net>

<net id="604"><net_src comp="22" pin="0"/><net_sink comp="430" pin=5"/></net>

<net id="605"><net_src comp="24" pin="0"/><net_sink comp="430" pin=6"/></net>

<net id="606"><net_src comp="26" pin="0"/><net_sink comp="430" pin=7"/></net>

<net id="607"><net_src comp="28" pin="0"/><net_sink comp="430" pin=8"/></net>

<net id="608"><net_src comp="30" pin="0"/><net_sink comp="430" pin=9"/></net>

<net id="609"><net_src comp="32" pin="0"/><net_sink comp="430" pin=10"/></net>

<net id="610"><net_src comp="34" pin="0"/><net_sink comp="430" pin=11"/></net>

<net id="611"><net_src comp="36" pin="0"/><net_sink comp="430" pin=12"/></net>

<net id="612"><net_src comp="38" pin="0"/><net_sink comp="430" pin=13"/></net>

<net id="613"><net_src comp="40" pin="0"/><net_sink comp="430" pin=14"/></net>

<net id="614"><net_src comp="42" pin="0"/><net_sink comp="430" pin=15"/></net>

<net id="615"><net_src comp="44" pin="0"/><net_sink comp="430" pin=16"/></net>

<net id="616"><net_src comp="46" pin="0"/><net_sink comp="430" pin=17"/></net>

<net id="617"><net_src comp="48" pin="0"/><net_sink comp="430" pin=18"/></net>

<net id="618"><net_src comp="50" pin="0"/><net_sink comp="430" pin=19"/></net>

<net id="619"><net_src comp="52" pin="0"/><net_sink comp="430" pin=20"/></net>

<net id="620"><net_src comp="54" pin="0"/><net_sink comp="430" pin=21"/></net>

<net id="621"><net_src comp="56" pin="0"/><net_sink comp="430" pin=22"/></net>

<net id="622"><net_src comp="58" pin="0"/><net_sink comp="430" pin=23"/></net>

<net id="623"><net_src comp="60" pin="0"/><net_sink comp="430" pin=24"/></net>

<net id="624"><net_src comp="62" pin="0"/><net_sink comp="430" pin=25"/></net>

<net id="625"><net_src comp="64" pin="0"/><net_sink comp="430" pin=26"/></net>

<net id="626"><net_src comp="66" pin="0"/><net_sink comp="430" pin=27"/></net>

<net id="627"><net_src comp="68" pin="0"/><net_sink comp="430" pin=28"/></net>

<net id="628"><net_src comp="70" pin="0"/><net_sink comp="430" pin=29"/></net>

<net id="629"><net_src comp="72" pin="0"/><net_sink comp="430" pin=30"/></net>

<net id="630"><net_src comp="74" pin="0"/><net_sink comp="430" pin=31"/></net>

<net id="631"><net_src comp="76" pin="0"/><net_sink comp="430" pin=32"/></net>

<net id="632"><net_src comp="78" pin="0"/><net_sink comp="430" pin=33"/></net>

<net id="633"><net_src comp="80" pin="0"/><net_sink comp="430" pin=34"/></net>

<net id="634"><net_src comp="82" pin="0"/><net_sink comp="430" pin=35"/></net>

<net id="635"><net_src comp="84" pin="0"/><net_sink comp="430" pin=36"/></net>

<net id="636"><net_src comp="86" pin="0"/><net_sink comp="430" pin=37"/></net>

<net id="637"><net_src comp="88" pin="0"/><net_sink comp="430" pin=38"/></net>

<net id="638"><net_src comp="90" pin="0"/><net_sink comp="430" pin=39"/></net>

<net id="639"><net_src comp="92" pin="0"/><net_sink comp="430" pin=40"/></net>

<net id="640"><net_src comp="94" pin="0"/><net_sink comp="430" pin=41"/></net>

<net id="641"><net_src comp="96" pin="0"/><net_sink comp="430" pin=42"/></net>

<net id="642"><net_src comp="98" pin="0"/><net_sink comp="430" pin=43"/></net>

<net id="643"><net_src comp="100" pin="0"/><net_sink comp="430" pin=44"/></net>

<net id="644"><net_src comp="102" pin="0"/><net_sink comp="430" pin=45"/></net>

<net id="645"><net_src comp="104" pin="0"/><net_sink comp="430" pin=46"/></net>

<net id="646"><net_src comp="106" pin="0"/><net_sink comp="430" pin=47"/></net>

<net id="647"><net_src comp="108" pin="0"/><net_sink comp="430" pin=48"/></net>

<net id="648"><net_src comp="110" pin="0"/><net_sink comp="430" pin=49"/></net>

<net id="649"><net_src comp="112" pin="0"/><net_sink comp="430" pin=50"/></net>

<net id="650"><net_src comp="114" pin="0"/><net_sink comp="430" pin=51"/></net>

<net id="651"><net_src comp="116" pin="0"/><net_sink comp="430" pin=52"/></net>

<net id="652"><net_src comp="118" pin="0"/><net_sink comp="430" pin=53"/></net>

<net id="653"><net_src comp="120" pin="0"/><net_sink comp="430" pin=54"/></net>

<net id="654"><net_src comp="122" pin="0"/><net_sink comp="430" pin=55"/></net>

<net id="655"><net_src comp="124" pin="0"/><net_sink comp="430" pin=56"/></net>

<net id="656"><net_src comp="126" pin="0"/><net_sink comp="430" pin=57"/></net>

<net id="657"><net_src comp="128" pin="0"/><net_sink comp="430" pin=58"/></net>

<net id="658"><net_src comp="130" pin="0"/><net_sink comp="430" pin=59"/></net>

<net id="659"><net_src comp="132" pin="0"/><net_sink comp="430" pin=60"/></net>

<net id="660"><net_src comp="134" pin="0"/><net_sink comp="430" pin=61"/></net>

<net id="661"><net_src comp="136" pin="0"/><net_sink comp="430" pin=62"/></net>

<net id="662"><net_src comp="138" pin="0"/><net_sink comp="430" pin=63"/></net>

<net id="663"><net_src comp="140" pin="0"/><net_sink comp="430" pin=64"/></net>

<net id="664"><net_src comp="142" pin="0"/><net_sink comp="430" pin=65"/></net>

<net id="665"><net_src comp="144" pin="0"/><net_sink comp="430" pin=66"/></net>

<net id="666"><net_src comp="146" pin="0"/><net_sink comp="430" pin=67"/></net>

<net id="667"><net_src comp="148" pin="0"/><net_sink comp="430" pin=68"/></net>

<net id="668"><net_src comp="150" pin="0"/><net_sink comp="430" pin=69"/></net>

<net id="669"><net_src comp="152" pin="0"/><net_sink comp="430" pin=70"/></net>

<net id="670"><net_src comp="154" pin="0"/><net_sink comp="430" pin=71"/></net>

<net id="671"><net_src comp="156" pin="0"/><net_sink comp="430" pin=72"/></net>

<net id="672"><net_src comp="158" pin="0"/><net_sink comp="430" pin=73"/></net>

<net id="673"><net_src comp="160" pin="0"/><net_sink comp="430" pin=74"/></net>

<net id="674"><net_src comp="162" pin="0"/><net_sink comp="430" pin=75"/></net>

<net id="675"><net_src comp="164" pin="0"/><net_sink comp="430" pin=76"/></net>

<net id="676"><net_src comp="166" pin="0"/><net_sink comp="430" pin=77"/></net>

<net id="677"><net_src comp="168" pin="0"/><net_sink comp="430" pin=78"/></net>

<net id="678"><net_src comp="170" pin="0"/><net_sink comp="430" pin=79"/></net>

<net id="679"><net_src comp="172" pin="0"/><net_sink comp="430" pin=80"/></net>

<net id="680"><net_src comp="174" pin="0"/><net_sink comp="430" pin=81"/></net>

<net id="681"><net_src comp="176" pin="0"/><net_sink comp="430" pin=82"/></net>

<net id="682"><net_src comp="178" pin="0"/><net_sink comp="430" pin=83"/></net>

<net id="683"><net_src comp="180" pin="0"/><net_sink comp="430" pin=84"/></net>

<net id="684"><net_src comp="182" pin="0"/><net_sink comp="430" pin=85"/></net>

<net id="685"><net_src comp="184" pin="0"/><net_sink comp="430" pin=86"/></net>

<net id="686"><net_src comp="186" pin="0"/><net_sink comp="430" pin=87"/></net>

<net id="687"><net_src comp="188" pin="0"/><net_sink comp="430" pin=88"/></net>

<net id="688"><net_src comp="190" pin="0"/><net_sink comp="430" pin=89"/></net>

<net id="689"><net_src comp="192" pin="0"/><net_sink comp="430" pin=90"/></net>

<net id="690"><net_src comp="194" pin="0"/><net_sink comp="430" pin=91"/></net>

<net id="691"><net_src comp="196" pin="0"/><net_sink comp="430" pin=92"/></net>

<net id="692"><net_src comp="198" pin="0"/><net_sink comp="430" pin=93"/></net>

<net id="693"><net_src comp="200" pin="0"/><net_sink comp="430" pin=94"/></net>

<net id="694"><net_src comp="202" pin="0"/><net_sink comp="430" pin=95"/></net>

<net id="695"><net_src comp="204" pin="0"/><net_sink comp="430" pin=96"/></net>

<net id="696"><net_src comp="206" pin="0"/><net_sink comp="430" pin=97"/></net>

<net id="697"><net_src comp="208" pin="0"/><net_sink comp="430" pin=98"/></net>

<net id="698"><net_src comp="210" pin="0"/><net_sink comp="430" pin=99"/></net>

<net id="699"><net_src comp="212" pin="0"/><net_sink comp="430" pin=100"/></net>

<net id="700"><net_src comp="214" pin="0"/><net_sink comp="430" pin=101"/></net>

<net id="701"><net_src comp="216" pin="0"/><net_sink comp="430" pin=102"/></net>

<net id="702"><net_src comp="218" pin="0"/><net_sink comp="430" pin=103"/></net>

<net id="703"><net_src comp="220" pin="0"/><net_sink comp="430" pin=104"/></net>

<net id="704"><net_src comp="222" pin="0"/><net_sink comp="430" pin=105"/></net>

<net id="705"><net_src comp="224" pin="0"/><net_sink comp="430" pin=106"/></net>

<net id="706"><net_src comp="226" pin="0"/><net_sink comp="430" pin=107"/></net>

<net id="707"><net_src comp="228" pin="0"/><net_sink comp="430" pin=108"/></net>

<net id="708"><net_src comp="230" pin="0"/><net_sink comp="430" pin=109"/></net>

<net id="709"><net_src comp="232" pin="0"/><net_sink comp="430" pin=110"/></net>

<net id="710"><net_src comp="234" pin="0"/><net_sink comp="430" pin=111"/></net>

<net id="711"><net_src comp="236" pin="0"/><net_sink comp="430" pin=112"/></net>

<net id="712"><net_src comp="238" pin="0"/><net_sink comp="430" pin=113"/></net>

<net id="713"><net_src comp="240" pin="0"/><net_sink comp="430" pin=114"/></net>

<net id="714"><net_src comp="242" pin="0"/><net_sink comp="430" pin=115"/></net>

<net id="715"><net_src comp="244" pin="0"/><net_sink comp="430" pin=116"/></net>

<net id="716"><net_src comp="246" pin="0"/><net_sink comp="430" pin=117"/></net>

<net id="717"><net_src comp="248" pin="0"/><net_sink comp="430" pin=118"/></net>

<net id="718"><net_src comp="250" pin="0"/><net_sink comp="430" pin=119"/></net>

<net id="719"><net_src comp="252" pin="0"/><net_sink comp="430" pin=120"/></net>

<net id="720"><net_src comp="254" pin="0"/><net_sink comp="430" pin=121"/></net>

<net id="721"><net_src comp="256" pin="0"/><net_sink comp="430" pin=122"/></net>

<net id="722"><net_src comp="258" pin="0"/><net_sink comp="430" pin=123"/></net>

<net id="723"><net_src comp="260" pin="0"/><net_sink comp="430" pin=124"/></net>

<net id="724"><net_src comp="262" pin="0"/><net_sink comp="430" pin=125"/></net>

<net id="725"><net_src comp="264" pin="0"/><net_sink comp="430" pin=126"/></net>

<net id="726"><net_src comp="266" pin="0"/><net_sink comp="430" pin=127"/></net>

<net id="727"><net_src comp="268" pin="0"/><net_sink comp="430" pin=128"/></net>

<net id="728"><net_src comp="270" pin="0"/><net_sink comp="430" pin=129"/></net>

<net id="729"><net_src comp="272" pin="0"/><net_sink comp="430" pin=130"/></net>

<net id="730"><net_src comp="274" pin="0"/><net_sink comp="430" pin=131"/></net>

<net id="731"><net_src comp="276" pin="0"/><net_sink comp="430" pin=132"/></net>

<net id="732"><net_src comp="278" pin="0"/><net_sink comp="430" pin=133"/></net>

<net id="733"><net_src comp="280" pin="0"/><net_sink comp="430" pin=134"/></net>

<net id="734"><net_src comp="282" pin="0"/><net_sink comp="430" pin=135"/></net>

<net id="735"><net_src comp="284" pin="0"/><net_sink comp="430" pin=136"/></net>

<net id="736"><net_src comp="286" pin="0"/><net_sink comp="430" pin=137"/></net>

<net id="737"><net_src comp="288" pin="0"/><net_sink comp="430" pin=138"/></net>

<net id="738"><net_src comp="290" pin="0"/><net_sink comp="430" pin=139"/></net>

<net id="739"><net_src comp="292" pin="0"/><net_sink comp="430" pin=140"/></net>

<net id="740"><net_src comp="294" pin="0"/><net_sink comp="430" pin=141"/></net>

<net id="741"><net_src comp="296" pin="0"/><net_sink comp="430" pin=142"/></net>

<net id="742"><net_src comp="298" pin="0"/><net_sink comp="430" pin=143"/></net>

<net id="743"><net_src comp="300" pin="0"/><net_sink comp="430" pin=144"/></net>

<net id="744"><net_src comp="302" pin="0"/><net_sink comp="430" pin=145"/></net>

<net id="745"><net_src comp="304" pin="0"/><net_sink comp="430" pin=146"/></net>

<net id="746"><net_src comp="306" pin="0"/><net_sink comp="430" pin=147"/></net>

<net id="747"><net_src comp="308" pin="0"/><net_sink comp="430" pin=148"/></net>

<net id="748"><net_src comp="310" pin="0"/><net_sink comp="430" pin=149"/></net>

<net id="749"><net_src comp="312" pin="0"/><net_sink comp="430" pin=150"/></net>

<net id="750"><net_src comp="314" pin="0"/><net_sink comp="430" pin=151"/></net>

<net id="751"><net_src comp="316" pin="0"/><net_sink comp="430" pin=152"/></net>

<net id="752"><net_src comp="318" pin="0"/><net_sink comp="430" pin=153"/></net>

<net id="753"><net_src comp="320" pin="0"/><net_sink comp="430" pin=154"/></net>

<net id="754"><net_src comp="322" pin="0"/><net_sink comp="430" pin=155"/></net>

<net id="755"><net_src comp="324" pin="0"/><net_sink comp="430" pin=156"/></net>

<net id="756"><net_src comp="326" pin="0"/><net_sink comp="430" pin=157"/></net>

<net id="757"><net_src comp="328" pin="0"/><net_sink comp="430" pin=158"/></net>

<net id="758"><net_src comp="330" pin="0"/><net_sink comp="430" pin=159"/></net>

<net id="759"><net_src comp="332" pin="0"/><net_sink comp="430" pin=160"/></net>

<net id="760"><net_src comp="334" pin="0"/><net_sink comp="430" pin=161"/></net>

<net id="761"><net_src comp="336" pin="0"/><net_sink comp="430" pin=162"/></net>

<net id="762"><net_src comp="338" pin="0"/><net_sink comp="430" pin=163"/></net>

<net id="763"><net_src comp="340" pin="0"/><net_sink comp="430" pin=164"/></net>

<net id="764"><net_src comp="342" pin="0"/><net_sink comp="430" pin=165"/></net>

<net id="765"><net_src comp="344" pin="0"/><net_sink comp="430" pin=166"/></net>

<net id="766"><net_src comp="346" pin="0"/><net_sink comp="430" pin=167"/></net>

<net id="767"><net_src comp="348" pin="0"/><net_sink comp="430" pin=168"/></net>

<net id="772"><net_src comp="354" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="12" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="777"><net_src comp="12" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="412" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="785"><net_src comp="412" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="789"><net_src comp="778" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="795"><net_src comp="786" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="16" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="801"><net_src comp="360" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="805"><net_src comp="20" pin="0"/><net_sink comp="802" pin=0"/></net>

<net id="809"><net_src comp="18" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="813"><net_src comp="22" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="817"><net_src comp="24" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="821"><net_src comp="26" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="825"><net_src comp="28" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="829"><net_src comp="30" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="32" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="837"><net_src comp="34" pin="0"/><net_sink comp="834" pin=0"/></net>

<net id="841"><net_src comp="36" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="845"><net_src comp="38" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="849"><net_src comp="40" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="853"><net_src comp="42" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="857"><net_src comp="44" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="861"><net_src comp="46" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="866"><net_src comp="818" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="822" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="872"><net_src comp="830" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="826" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="878"><net_src comp="862" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="868" pin="2"/><net_sink comp="874" pin=1"/></net>

<net id="884"><net_src comp="846" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="838" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="890"><net_src comp="858" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="850" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="896"><net_src comp="880" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="897"><net_src comp="886" pin="2"/><net_sink comp="892" pin=1"/></net>

<net id="902"><net_src comp="874" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="892" pin="2"/><net_sink comp="898" pin=1"/></net>

<net id="907"><net_src comp="48" pin="0"/><net_sink comp="904" pin=0"/></net>

<net id="912"><net_src comp="802" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="806" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="918"><net_src comp="814" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="919"><net_src comp="810" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="924"><net_src comp="908" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="914" pin="2"/><net_sink comp="920" pin=1"/></net>

<net id="930"><net_src comp="842" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="834" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="936"><net_src comp="904" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="854" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="942"><net_src comp="926" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="932" pin="2"/><net_sink comp="938" pin=1"/></net>

<net id="948"><net_src comp="920" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="938" pin="2"/><net_sink comp="944" pin=1"/></net>

<net id="955"><net_src comp="944" pin="2"/><net_sink comp="950" pin=1"/></net>

<net id="956"><net_src comp="362" pin="0"/><net_sink comp="950" pin=2"/></net>

<net id="962"><net_src comp="898" pin="2"/><net_sink comp="957" pin=1"/></net>

<net id="963"><net_src comp="362" pin="0"/><net_sink comp="957" pin=2"/></net>

<net id="968"><net_src comp="957" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="969"><net_src comp="950" pin="3"/><net_sink comp="964" pin=1"/></net>

<net id="974"><net_src comp="950" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="957" pin="3"/><net_sink comp="970" pin=1"/></net>

<net id="980"><net_src comp="957" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="981"><net_src comp="950" pin="3"/><net_sink comp="976" pin=1"/></net>

<net id="990"><net_src comp="982" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="997"><net_src comp="364" pin="0"/><net_sink comp="991" pin=0"/></net>

<net id="998"><net_src comp="366" pin="0"/><net_sink comp="991" pin=2"/></net>

<net id="999"><net_src comp="368" pin="0"/><net_sink comp="991" pin=3"/></net>

<net id="1003"><net_src comp="14" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1008"><net_src comp="370" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="14" pin="0"/><net_sink comp="1004" pin=1"/></net>

<net id="1014"><net_src comp="372" pin="0"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="1000" pin="1"/><net_sink comp="1010" pin=1"/></net>

<net id="1020"><net_src comp="1010" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1021"><net_src comp="14" pin="0"/><net_sink comp="1016" pin=1"/></net>

<net id="1026"><net_src comp="374" pin="0"/><net_sink comp="1022" pin=1"/></net>

<net id="1032"><net_src comp="1022" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1033"><net_src comp="1010" pin="2"/><net_sink comp="1027" pin=1"/></net>

<net id="1034"><net_src comp="370" pin="0"/><net_sink comp="1027" pin=2"/></net>

<net id="1035"><net_src comp="1027" pin="3"/><net_sink comp="420" pin=3"/></net>

<net id="1040"><net_src comp="987" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="987" pin="1"/><net_sink comp="1036" pin=1"/></net>

<net id="1042"><net_src comp="1036" pin="2"/><net_sink comp="991" pin=1"/></net>

<net id="1046"><net_src comp="774" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1050"><net_src comp="400" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="1052"><net_src comp="1047" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1056"><net_src comp="406" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1060"><net_src comp="782" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="420" pin=4"/></net>

<net id="1065"><net_src comp="797" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="1067"><net_src comp="1062" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="1071"><net_src comp="964" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="1076"><net_src comp="970" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="982" pin=2"/></net>

<net id="1081"><net_src comp="976" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="982" pin=1"/></net>

<net id="1086"><net_src comp="991" pin="4"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1091"><net_src comp="1027" pin="3"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="420" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: o_data_data_V | {7 }
	Port: o_data_last_V | {7 }
	Port: currentState | {2 }
	Port: loadCount_V | {6 }
	Port: newVal_V | {3 }
	Port: cor_phaseClass0_V_14 | {3 }
	Port: cor_phaseClass0_V_15 | {3 }
	Port: cor_phaseClass0_V_13 | {3 }
	Port: cor_phaseClass0_V_12 | {3 }
	Port: cor_phaseClass0_V_11 | {3 }
	Port: cor_phaseClass0_V_10 | {3 }
	Port: cor_phaseClass0_V_9 | {3 }
	Port: cor_phaseClass0_V_8 | {3 }
	Port: cor_phaseClass0_V_7 | {3 }
	Port: cor_phaseClass0_V_6 | {3 }
	Port: cor_phaseClass0_V_5 | {3 }
	Port: cor_phaseClass0_V_4 | {3 }
	Port: cor_phaseClass0_V_3 | {3 }
	Port: cor_phaseClass0_V_2 | {3 }
	Port: cor_phaseClass0_V_1 | {3 }
	Port: cor_phaseClass0_V_0 | {3 }
	Port: cor_phaseClass1_V_8 | {3 }
	Port: cor_phaseClass1_V_9 | {3 }
	Port: cor_phaseClass1_V_7 | {3 }
	Port: cor_phaseClass1_V_6 | {3 }
	Port: cor_phaseClass1_V_5 | {3 }
	Port: cor_phaseClass1_V_4 | {3 }
	Port: cor_phaseClass1_V_3 | {3 }
	Port: cor_phaseClass1_V_2 | {3 }
	Port: cor_phaseClass1_V_1 | {3 }
	Port: cor_phaseClass1_V_0 | {3 }
	Port: cor_phaseClass2_V_8 | {3 }
	Port: cor_phaseClass2_V_9 | {3 }
	Port: cor_phaseClass2_V_7 | {3 }
	Port: cor_phaseClass2_V_6 | {3 }
	Port: cor_phaseClass2_V_5 | {3 }
	Port: cor_phaseClass2_V_4 | {3 }
	Port: cor_phaseClass2_V_3 | {3 }
	Port: cor_phaseClass2_V_2 | {3 }
	Port: cor_phaseClass2_V_1 | {3 }
	Port: cor_phaseClass2_V_0 | {3 }
	Port: cor_phaseClass3_V_8 | {3 }
	Port: cor_phaseClass3_V_9 | {3 }
	Port: cor_phaseClass3_V_7 | {3 }
	Port: cor_phaseClass3_V_6 | {3 }
	Port: cor_phaseClass3_V_5 | {3 }
	Port: cor_phaseClass3_V_4 | {3 }
	Port: cor_phaseClass3_V_3 | {3 }
	Port: cor_phaseClass3_V_2 | {3 }
	Port: cor_phaseClass3_V_1 | {3 }
	Port: cor_phaseClass3_V_0 | {3 }
	Port: cor_phaseClass4_V_8 | {3 }
	Port: cor_phaseClass4_V_9 | {3 }
	Port: cor_phaseClass4_V_7 | {3 }
	Port: cor_phaseClass4_V_6 | {3 }
	Port: cor_phaseClass4_V_5 | {3 }
	Port: cor_phaseClass4_V_4 | {3 }
	Port: cor_phaseClass4_V_3 | {3 }
	Port: cor_phaseClass4_V_2 | {3 }
	Port: cor_phaseClass4_V_1 | {3 }
	Port: cor_phaseClass4_V_0 | {3 }
	Port: cor_phaseClass5_V_8 | {3 }
	Port: cor_phaseClass5_V_9 | {3 }
	Port: cor_phaseClass5_V_7 | {3 }
	Port: cor_phaseClass5_V_6 | {3 }
	Port: cor_phaseClass5_V_5 | {3 }
	Port: cor_phaseClass5_V_4 | {3 }
	Port: cor_phaseClass5_V_3 | {3 }
	Port: cor_phaseClass5_V_2 | {3 }
	Port: cor_phaseClass5_V_1 | {3 }
	Port: cor_phaseClass5_V_0 | {3 }
	Port: cor_phaseClass6_V_8 | {3 }
	Port: cor_phaseClass6_V_9 | {3 }
	Port: cor_phaseClass6_V_7 | {3 }
	Port: cor_phaseClass6_V_6 | {3 }
	Port: cor_phaseClass6_V_5 | {3 }
	Port: cor_phaseClass6_V_4 | {3 }
	Port: cor_phaseClass6_V_3 | {3 }
	Port: cor_phaseClass6_V_2 | {3 }
	Port: cor_phaseClass6_V_1 | {3 }
	Port: cor_phaseClass6_V_0 | {3 }
	Port: cor_phaseClass7_V_8 | {3 }
	Port: cor_phaseClass7_V_9 | {3 }
	Port: cor_phaseClass7_V_7 | {3 }
	Port: cor_phaseClass7_V_6 | {3 }
	Port: cor_phaseClass7_V_5 | {3 }
	Port: cor_phaseClass7_V_4 | {3 }
	Port: cor_phaseClass7_V_3 | {3 }
	Port: cor_phaseClass7_V_2 | {3 }
	Port: cor_phaseClass7_V_1 | {3 }
	Port: cor_phaseClass7_V_0 | {3 }
	Port: cor_phaseClass8_V_8 | {3 }
	Port: cor_phaseClass8_V_9 | {3 }
	Port: cor_phaseClass8_V_7 | {3 }
	Port: cor_phaseClass8_V_6 | {3 }
	Port: cor_phaseClass8_V_5 | {3 }
	Port: cor_phaseClass8_V_4 | {3 }
	Port: cor_phaseClass8_V_3 | {3 }
	Port: cor_phaseClass8_V_2 | {3 }
	Port: cor_phaseClass8_V_1 | {3 }
	Port: cor_phaseClass8_V_0 | {3 }
	Port: cor_phaseClass9_V_8 | {3 }
	Port: cor_phaseClass9_V_9 | {3 }
	Port: cor_phaseClass9_V_7 | {3 }
	Port: cor_phaseClass9_V_6 | {3 }
	Port: cor_phaseClass9_V_5 | {3 }
	Port: cor_phaseClass9_V_4 | {3 }
	Port: cor_phaseClass9_V_3 | {3 }
	Port: cor_phaseClass9_V_2 | {3 }
	Port: cor_phaseClass9_V_1 | {3 }
	Port: cor_phaseClass9_V_0 | {3 }
	Port: cor_phaseClass10_V_8 | {3 }
	Port: cor_phaseClass10_V_9 | {3 }
	Port: cor_phaseClass10_V_7 | {3 }
	Port: cor_phaseClass10_V_6 | {3 }
	Port: cor_phaseClass10_V_5 | {3 }
	Port: cor_phaseClass10_V_4 | {3 }
	Port: cor_phaseClass10_V_3 | {3 }
	Port: cor_phaseClass10_V_2 | {3 }
	Port: cor_phaseClass10_V_1 | {3 }
	Port: cor_phaseClass10_V_0 | {3 }
	Port: cor_phaseClass11_V_8 | {3 }
	Port: cor_phaseClass11_V_9 | {3 }
	Port: cor_phaseClass11_V_7 | {3 }
	Port: cor_phaseClass11_V_6 | {3 }
	Port: cor_phaseClass11_V_5 | {3 }
	Port: cor_phaseClass11_V_4 | {3 }
	Port: cor_phaseClass11_V_3 | {3 }
	Port: cor_phaseClass11_V_2 | {3 }
	Port: cor_phaseClass11_V_1 | {3 }
	Port: cor_phaseClass11_V_0 | {3 }
	Port: cor_phaseClass12_V_8 | {3 }
	Port: cor_phaseClass12_V_9 | {3 }
	Port: cor_phaseClass12_V_7 | {3 }
	Port: cor_phaseClass12_V_6 | {3 }
	Port: cor_phaseClass12_V_5 | {3 }
	Port: cor_phaseClass12_V_4 | {3 }
	Port: cor_phaseClass12_V_3 | {3 }
	Port: cor_phaseClass12_V_2 | {3 }
	Port: cor_phaseClass12_V_1 | {3 }
	Port: cor_phaseClass12_V_0 | {3 }
	Port: cor_phaseClass13_V_8 | {3 }
	Port: cor_phaseClass13_V_9 | {3 }
	Port: cor_phaseClass13_V_7 | {3 }
	Port: cor_phaseClass13_V_6 | {3 }
	Port: cor_phaseClass13_V_5 | {3 }
	Port: cor_phaseClass13_V_4 | {3 }
	Port: cor_phaseClass13_V_3 | {3 }
	Port: cor_phaseClass13_V_2 | {3 }
	Port: cor_phaseClass13_V_1 | {3 }
	Port: cor_phaseClass13_V_0 | {3 }
	Port: cor_phaseClass14_V_8 | {3 }
	Port: cor_phaseClass14_V_9 | {3 }
	Port: cor_phaseClass14_V_7 | {3 }
	Port: cor_phaseClass14_V_6 | {3 }
	Port: cor_phaseClass14_V_5 | {3 }
	Port: cor_phaseClass14_V_4 | {3 }
	Port: cor_phaseClass14_V_3 | {3 }
	Port: cor_phaseClass14_V_2 | {3 }
	Port: cor_phaseClass14_V_1 | {3 }
	Port: cor_phaseClass14_V_0 | {3 }
	Port: cor_phaseClass15_V_8 | {3 }
	Port: cor_phaseClass15_V_9 | {3 }
	Port: cor_phaseClass15_V_7 | {3 }
	Port: cor_phaseClass15_V_6 | {3 }
	Port: cor_phaseClass15_V_5 | {3 }
	Port: cor_phaseClass15_V_4 | {3 }
	Port: cor_phaseClass15_V_3 | {3 }
	Port: cor_phaseClass15_V_2 | {3 }
	Port: cor_phaseClass15_V_1 | {3 }
	Port: cor_phaseClass15_V_0 | {3 }
 - Input state : 
	Port: correlateTop : i_data_data_V | {2 }
	Port: correlateTop : i_data_last_V | {2 }
	Port: correlateTop : start_V | {2 }
	Port: correlateTop : phaseClass_V | {2 }
	Port: correlateTop : currentState | {1 }
	Port: correlateTop : loadCount_V | {6 }
	Port: correlateTop : cor_phaseClass0_V_14 | {3 4 }
	Port: correlateTop : cor_phaseClass0_V_15 | {4 }
	Port: correlateTop : cor_phaseClass0_V_13 | {3 4 }
	Port: correlateTop : cor_phaseClass0_V_12 | {3 4 }
	Port: correlateTop : cor_phaseClass0_V_11 | {3 4 }
	Port: correlateTop : cor_phaseClass0_V_10 | {3 4 }
	Port: correlateTop : cor_phaseClass0_V_9 | {3 4 }
	Port: correlateTop : cor_phaseClass0_V_8 | {3 4 }
	Port: correlateTop : cor_phaseClass0_V_7 | {3 4 }
	Port: correlateTop : cor_phaseClass0_V_6 | {3 4 }
	Port: correlateTop : cor_phaseClass0_V_5 | {3 4 }
	Port: correlateTop : cor_phaseClass0_V_4 | {3 4 }
	Port: correlateTop : cor_phaseClass0_V_3 | {3 4 }
	Port: correlateTop : cor_phaseClass0_V_2 | {3 4 }
	Port: correlateTop : cor_phaseClass0_V_1 | {3 4 }
	Port: correlateTop : cor_phaseClass0_V_0 | {3 4 }
	Port: correlateTop : cor_phaseClass1_V_8 | {3 }
	Port: correlateTop : cor_phaseClass1_V_7 | {3 }
	Port: correlateTop : cor_phaseClass1_V_6 | {3 }
	Port: correlateTop : cor_phaseClass1_V_5 | {3 }
	Port: correlateTop : cor_phaseClass1_V_4 | {3 }
	Port: correlateTop : cor_phaseClass1_V_3 | {3 }
	Port: correlateTop : cor_phaseClass1_V_2 | {3 }
	Port: correlateTop : cor_phaseClass1_V_1 | {3 }
	Port: correlateTop : cor_phaseClass1_V_0 | {3 }
	Port: correlateTop : cor_phaseClass2_V_8 | {3 }
	Port: correlateTop : cor_phaseClass2_V_7 | {3 }
	Port: correlateTop : cor_phaseClass2_V_6 | {3 }
	Port: correlateTop : cor_phaseClass2_V_5 | {3 }
	Port: correlateTop : cor_phaseClass2_V_4 | {3 }
	Port: correlateTop : cor_phaseClass2_V_3 | {3 }
	Port: correlateTop : cor_phaseClass2_V_2 | {3 }
	Port: correlateTop : cor_phaseClass2_V_1 | {3 }
	Port: correlateTop : cor_phaseClass2_V_0 | {3 }
	Port: correlateTop : cor_phaseClass3_V_8 | {3 }
	Port: correlateTop : cor_phaseClass3_V_7 | {3 }
	Port: correlateTop : cor_phaseClass3_V_6 | {3 }
	Port: correlateTop : cor_phaseClass3_V_5 | {3 }
	Port: correlateTop : cor_phaseClass3_V_4 | {3 }
	Port: correlateTop : cor_phaseClass3_V_3 | {3 }
	Port: correlateTop : cor_phaseClass3_V_2 | {3 }
	Port: correlateTop : cor_phaseClass3_V_1 | {3 }
	Port: correlateTop : cor_phaseClass3_V_0 | {3 }
	Port: correlateTop : cor_phaseClass4_V_8 | {3 }
	Port: correlateTop : cor_phaseClass4_V_7 | {3 }
	Port: correlateTop : cor_phaseClass4_V_6 | {3 }
	Port: correlateTop : cor_phaseClass4_V_5 | {3 }
	Port: correlateTop : cor_phaseClass4_V_4 | {3 }
	Port: correlateTop : cor_phaseClass4_V_3 | {3 }
	Port: correlateTop : cor_phaseClass4_V_2 | {3 }
	Port: correlateTop : cor_phaseClass4_V_1 | {3 }
	Port: correlateTop : cor_phaseClass4_V_0 | {3 }
	Port: correlateTop : cor_phaseClass5_V_8 | {3 }
	Port: correlateTop : cor_phaseClass5_V_7 | {3 }
	Port: correlateTop : cor_phaseClass5_V_6 | {3 }
	Port: correlateTop : cor_phaseClass5_V_5 | {3 }
	Port: correlateTop : cor_phaseClass5_V_4 | {3 }
	Port: correlateTop : cor_phaseClass5_V_3 | {3 }
	Port: correlateTop : cor_phaseClass5_V_2 | {3 }
	Port: correlateTop : cor_phaseClass5_V_1 | {3 }
	Port: correlateTop : cor_phaseClass5_V_0 | {3 }
	Port: correlateTop : cor_phaseClass6_V_8 | {3 }
	Port: correlateTop : cor_phaseClass6_V_7 | {3 }
	Port: correlateTop : cor_phaseClass6_V_6 | {3 }
	Port: correlateTop : cor_phaseClass6_V_5 | {3 }
	Port: correlateTop : cor_phaseClass6_V_4 | {3 }
	Port: correlateTop : cor_phaseClass6_V_3 | {3 }
	Port: correlateTop : cor_phaseClass6_V_2 | {3 }
	Port: correlateTop : cor_phaseClass6_V_1 | {3 }
	Port: correlateTop : cor_phaseClass6_V_0 | {3 }
	Port: correlateTop : cor_phaseClass7_V_8 | {3 }
	Port: correlateTop : cor_phaseClass7_V_7 | {3 }
	Port: correlateTop : cor_phaseClass7_V_6 | {3 }
	Port: correlateTop : cor_phaseClass7_V_5 | {3 }
	Port: correlateTop : cor_phaseClass7_V_4 | {3 }
	Port: correlateTop : cor_phaseClass7_V_3 | {3 }
	Port: correlateTop : cor_phaseClass7_V_2 | {3 }
	Port: correlateTop : cor_phaseClass7_V_1 | {3 }
	Port: correlateTop : cor_phaseClass7_V_0 | {3 }
	Port: correlateTop : cor_phaseClass8_V_8 | {3 }
	Port: correlateTop : cor_phaseClass8_V_7 | {3 }
	Port: correlateTop : cor_phaseClass8_V_6 | {3 }
	Port: correlateTop : cor_phaseClass8_V_5 | {3 }
	Port: correlateTop : cor_phaseClass8_V_4 | {3 }
	Port: correlateTop : cor_phaseClass8_V_3 | {3 }
	Port: correlateTop : cor_phaseClass8_V_2 | {3 }
	Port: correlateTop : cor_phaseClass8_V_1 | {3 }
	Port: correlateTop : cor_phaseClass8_V_0 | {3 }
	Port: correlateTop : cor_phaseClass9_V_8 | {3 }
	Port: correlateTop : cor_phaseClass9_V_7 | {3 }
	Port: correlateTop : cor_phaseClass9_V_6 | {3 }
	Port: correlateTop : cor_phaseClass9_V_5 | {3 }
	Port: correlateTop : cor_phaseClass9_V_4 | {3 }
	Port: correlateTop : cor_phaseClass9_V_3 | {3 }
	Port: correlateTop : cor_phaseClass9_V_2 | {3 }
	Port: correlateTop : cor_phaseClass9_V_1 | {3 }
	Port: correlateTop : cor_phaseClass9_V_0 | {3 }
	Port: correlateTop : cor_phaseClass10_V_8 | {3 }
	Port: correlateTop : cor_phaseClass10_V_7 | {3 }
	Port: correlateTop : cor_phaseClass10_V_6 | {3 }
	Port: correlateTop : cor_phaseClass10_V_5 | {3 }
	Port: correlateTop : cor_phaseClass10_V_4 | {3 }
	Port: correlateTop : cor_phaseClass10_V_3 | {3 }
	Port: correlateTop : cor_phaseClass10_V_2 | {3 }
	Port: correlateTop : cor_phaseClass10_V_1 | {3 }
	Port: correlateTop : cor_phaseClass10_V_0 | {3 }
	Port: correlateTop : cor_phaseClass11_V_8 | {3 }
	Port: correlateTop : cor_phaseClass11_V_7 | {3 }
	Port: correlateTop : cor_phaseClass11_V_6 | {3 }
	Port: correlateTop : cor_phaseClass11_V_5 | {3 }
	Port: correlateTop : cor_phaseClass11_V_4 | {3 }
	Port: correlateTop : cor_phaseClass11_V_3 | {3 }
	Port: correlateTop : cor_phaseClass11_V_2 | {3 }
	Port: correlateTop : cor_phaseClass11_V_1 | {3 }
	Port: correlateTop : cor_phaseClass11_V_0 | {3 }
	Port: correlateTop : cor_phaseClass12_V_8 | {3 }
	Port: correlateTop : cor_phaseClass12_V_7 | {3 }
	Port: correlateTop : cor_phaseClass12_V_6 | {3 }
	Port: correlateTop : cor_phaseClass12_V_5 | {3 }
	Port: correlateTop : cor_phaseClass12_V_4 | {3 }
	Port: correlateTop : cor_phaseClass12_V_3 | {3 }
	Port: correlateTop : cor_phaseClass12_V_2 | {3 }
	Port: correlateTop : cor_phaseClass12_V_1 | {3 }
	Port: correlateTop : cor_phaseClass12_V_0 | {3 }
	Port: correlateTop : cor_phaseClass13_V_8 | {3 }
	Port: correlateTop : cor_phaseClass13_V_7 | {3 }
	Port: correlateTop : cor_phaseClass13_V_6 | {3 }
	Port: correlateTop : cor_phaseClass13_V_5 | {3 }
	Port: correlateTop : cor_phaseClass13_V_4 | {3 }
	Port: correlateTop : cor_phaseClass13_V_3 | {3 }
	Port: correlateTop : cor_phaseClass13_V_2 | {3 }
	Port: correlateTop : cor_phaseClass13_V_1 | {3 }
	Port: correlateTop : cor_phaseClass13_V_0 | {3 }
	Port: correlateTop : cor_phaseClass14_V_8 | {3 }
	Port: correlateTop : cor_phaseClass14_V_7 | {3 }
	Port: correlateTop : cor_phaseClass14_V_6 | {3 }
	Port: correlateTop : cor_phaseClass14_V_5 | {3 }
	Port: correlateTop : cor_phaseClass14_V_4 | {3 }
	Port: correlateTop : cor_phaseClass14_V_3 | {3 }
	Port: correlateTop : cor_phaseClass14_V_2 | {3 }
	Port: correlateTop : cor_phaseClass14_V_1 | {3 }
	Port: correlateTop : cor_phaseClass14_V_0 | {3 }
	Port: correlateTop : cor_phaseClass15_V_8 | {3 }
	Port: correlateTop : cor_phaseClass15_V_7 | {3 }
	Port: correlateTop : cor_phaseClass15_V_6 | {3 }
	Port: correlateTop : cor_phaseClass15_V_5 | {3 }
	Port: correlateTop : cor_phaseClass15_V_4 | {3 }
	Port: correlateTop : cor_phaseClass15_V_3 | {3 }
	Port: correlateTop : cor_phaseClass15_V_2 | {3 }
	Port: correlateTop : cor_phaseClass15_V_1 | {3 }
	Port: correlateTop : cor_phaseClass15_V_0 | {3 }
  - Chain level:
	State 1
		StgValue_9 : 1
	State 2
	State 3
		tmp_1 : 1
		StgValue_20 : 2
		StgValue_21 : 2
	State 4
		tmp1 : 1
		tmp2 : 1
		tmp : 2
		tmp4 : 1
		tmp5 : 1
		tmp3 : 2
		p_Val2_5_2_i : 3
		tmp7 : 1
		tmp8 : 1
		tmp6 : 2
		tmp10 : 1
		tmp11 : 1
		tmp9 : 2
		p_Val2_2_5_i : 3
		p_Val2_1 : 4
		p_Val2_2 : 4
		tmp_i : 5
		p_Val2_9_i : 5
		p_Val2_8_i : 5
	State 5
		OP1_V_cast : 1
		p_Val2_3 : 2
		res_V : 3
	State 6
		tmp_2 : 1
		StgValue_65 : 2
		o_data_data_V_tmp : 2
		StgValue_68 : 3
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          |             tmp1_fu_862            |    0    |    53   |    21   |
|          |             tmp2_fu_868            |    0    |    0    |    16   |
|          |             tmp_fu_874             |    0    |    0    |    16   |
|          |             tmp4_fu_880            |    0    |    53   |    21   |
|          |             tmp5_fu_886            |    0    |    53   |    21   |
|          |             tmp3_fu_892            |    0    |    0    |    16   |
|          |         p_Val2_5_2_i_fu_898        |    0    |    0    |    16   |
|    add   |             tmp7_fu_908            |    0    |    53   |    21   |
|          |             tmp8_fu_914            |    0    |    0    |    16   |
|          |             tmp6_fu_920            |    0    |    0    |    16   |
|          |            tmp10_fu_926            |    0    |    53   |    21   |
|          |            tmp11_fu_932            |    0    |    53   |    21   |
|          |             tmp9_fu_938            |    0    |    0    |    16   |
|          |         p_Val2_2_5_i_fu_944        |    0    |    0    |    16   |
|          |            tmp_2_fu_1010           |    0    |   101   |    37   |
|----------|------------------------------------|---------|---------|---------|
|    sub   |          p_Val2_9_i_fu_970         |    0    |    53   |    21   |
|          |          p_Val2_8_i_fu_976         |    0    |    53   |    21   |
|----------|------------------------------------|---------|---------|---------|
|          |           p_Val2_1_fu_950          |    0    |    0    |    16   |
|  select  |           p_Val2_2_fu_957          |    0    |    0    |    16   |
|          |           tmp_1_i_fu_982           |    0    |    0    |    16   |
|          |      o_data_data_V_tmp_fu_1027     |    0    |    0    |    32   |
|----------|------------------------------------|---------|---------|---------|
|          |            cond_i_fu_797           |    0    |    0    |    2    |
|   icmp   |            tmp_i_fu_964            |    0    |    0    |    8    |
|          |            tmp_3_fu_1022           |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|
|    mul   |          p_Val2_3_fu_1036          |    1    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |    phaseClass_V_read_read_fu_400   |    0    |    0    |    0    |
|   read   |      start_V_read_read_fu_406      |    0    |    0    |    0    |
|          |           grp_read_fu_412          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   write  |          grp_write_fu_420          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   call   | StgValue_21_shiftPhaseClass_fu_430 |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|extractvalue|           p_Val2_s_fu_778          |    0    |    0    |    0    |
|          |      o_data_last_V_tmp_fu_782      |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   trunc  |            tmp_1_fu_786            |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   sext   |          OP1_V_cast_fu_987         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|partselect|            res_V_fu_991            |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    1    |   525   |   431   |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|      cond_i_reg_1062     |    1   |
|currentState_load_reg_1043|    1   |
|o_data_data_V_tmp_reg_1088|   32   |
|o_data_last_V_tmp_reg_1057|    1   |
|    p_Val2_8_i_reg_1078   |   16   |
|    p_Val2_9_i_reg_1073   |   16   |
|phaseClass_V_read_reg_1047|    4   |
|      res_V_reg_1083      |   16   |
|   start_V_read_reg_1053  |    1   |
|      tmp_i_reg_1068      |    1   |
+--------------------------+--------+
|           Total          |   89   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_420 |  p3  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  1.029  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   525  |   431  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   89   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   614  |   440  |
+-----------+--------+--------+--------+--------+
