;redcode
;assert 1
	SPL 0, <405
	CMP -207, <-100
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	JMZ 0, 190
	JMZ 0, 190
	CMP <0, @2
	MOV -1, <-20
	JMN <116, 20
	SUB @6, @52
	SUB <0, @2
	SUB <0, @2
	CMP <0, @2
	CMP @0, @2
	JMN <6, #52
	JMN 210, @32
	JMN 210, 30
	ADD 210, 30
	SUB @124, 106
	ADD 210, 30
	ADD #16, 20
	SUB <0, @2
	MOV @194, @886
	DJN 160, 200
	ADD -40, <20
	ADD #16, 20
	MOV #-0, 9
	MOV @6, @52
	SLT 210, 30
	MOV <-474, @-20
	SUB @-127, -100
	MOV @6, @52
	MOV @6, @52
	SUB @-127, -100
	CMP @-127, -100
	SUB @6, @-52
	MOV -474, -20
	SUB <0, @2
	CMP <0, @2
	JMN <116, 20
	JMN <116, 20
	MOV -507, <-120
	JMP -0, @20
	JMP -0, @20
	CMP -507, <-120
	CMP -507, <-120
	CMP <0, @2
	SPL 0, <405
	CMP -207, <-100
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
