Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Feb 11 01:37:29 2022
| Host         : BrooksRig running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NARNet_SmallCache_timing_summary_routed.rpt -pb NARNet_SmallCache_timing_summary_routed.pb -rpx NARNet_SmallCache_timing_summary_routed.rpx -warn_on_violation
| Design       : NARNet_SmallCache
| Device       : 7s6-cpga196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.291        0.000                      0                 1509        0.152        0.000                      0                 1509        4.500        0.000                       0                   413  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.291        0.000                      0                 1509        0.152        0.000                      0                 1509        4.500        0.000                       0                   413  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 wrom/rom_reg_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n2/acc1/C[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        4.498ns  (logic 2.125ns (47.242%)  route 2.373ns (52.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 13.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.953ns = ( 8.953 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    G12                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851     5.851 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630     7.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     7.562 f  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.391     8.953    wrom/rom_reg_reg_0
    RAMB18_X0Y8          RAMB18E1                                     r  wrom/rom_reg_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.125    11.078 r  wrom/rom_reg_reg/DOADO[9]
                         net (fo=175, routed)         2.373    13.451    n2/acc1_6[9]
    DSP48_X0Y2           DSP48E1                                      r  n2/acc1/C[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    G12                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.720    10.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.541    12.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.342    13.681    n2/clk_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  n2/acc1/CLK
                         clock pessimism              0.289    13.970    
                         clock uncertainty           -0.035    13.935    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_C[19])
                                                     -0.192    13.743    n2/acc1
  -------------------------------------------------------------------
                         required time                         13.743    
                         arrival time                         -13.451    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 wrom/rom_reg_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n2/acc1/C[47]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        4.498ns  (logic 2.125ns (47.242%)  route 2.373ns (52.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 13.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.953ns = ( 8.953 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    G12                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851     5.851 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630     7.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     7.562 f  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.391     8.953    wrom/rom_reg_reg_0
    RAMB18_X0Y8          RAMB18E1                                     r  wrom/rom_reg_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.125    11.078 r  wrom/rom_reg_reg/DOADO[9]
                         net (fo=175, routed)         2.373    13.451    n2/acc1_6[9]
    DSP48_X0Y2           DSP48E1                                      r  n2/acc1/C[47]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    G12                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.720    10.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.541    12.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.342    13.681    n2/clk_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  n2/acc1/CLK
                         clock pessimism              0.289    13.970    
                         clock uncertainty           -0.035    13.935    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_C[47])
                                                     -0.192    13.743    n2/acc1
  -------------------------------------------------------------------
                         required time                         13.743    
                         arrival time                         -13.451    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 wrom/rom_reg_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n2/acc1/C[34]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        4.453ns  (logic 2.125ns (47.716%)  route 2.328ns (52.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 13.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.953ns = ( 8.953 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    G12                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851     5.851 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630     7.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     7.562 f  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.391     8.953    wrom/rom_reg_reg_0
    RAMB18_X0Y8          RAMB18E1                                     r  wrom/rom_reg_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.125    11.078 r  wrom/rom_reg_reg/DOADO[9]
                         net (fo=175, routed)         2.328    13.407    n2/acc1_6[9]
    DSP48_X0Y2           DSP48E1                                      r  n2/acc1/C[34]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    G12                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.720    10.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.541    12.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.342    13.681    n2/clk_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  n2/acc1/CLK
                         clock pessimism              0.289    13.970    
                         clock uncertainty           -0.035    13.935    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_C[34])
                                                     -0.192    13.743    n2/acc1
  -------------------------------------------------------------------
                         required time                         13.743    
                         arrival time                         -13.407    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 wrom/rom_reg_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n2/acc1/C[33]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        4.447ns  (logic 2.125ns (47.790%)  route 2.322ns (52.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 13.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.953ns = ( 8.953 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    G12                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851     5.851 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630     7.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     7.562 f  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.391     8.953    wrom/rom_reg_reg_0
    RAMB18_X0Y8          RAMB18E1                                     r  wrom/rom_reg_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.125    11.078 r  wrom/rom_reg_reg/DOADO[9]
                         net (fo=175, routed)         2.322    13.400    n2/acc1_6[9]
    DSP48_X0Y2           DSP48E1                                      r  n2/acc1/C[33]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    G12                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.720    10.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.541    12.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.342    13.681    n2/clk_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  n2/acc1/CLK
                         clock pessimism              0.289    13.970    
                         clock uncertainty           -0.035    13.935    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_C[33])
                                                     -0.192    13.743    n2/acc1
  -------------------------------------------------------------------
                         required time                         13.743    
                         arrival time                         -13.400    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 wrom/rom_reg_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            param_cache_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        4.572ns  (logic 2.230ns (48.772%)  route 2.342ns (51.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.598ns = ( 13.598 - 10.000 ) 
    Source Clock Delay      (SCD):    3.953ns = ( 8.953 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    G12                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851     5.851 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630     7.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     7.562 f  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.391     8.953    wrom/rom_reg_reg_0
    RAMB18_X0Y8          RAMB18E1                                     r  wrom/rom_reg_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.125    11.078 r  wrom/rom_reg_reg/DOADO[9]
                         net (fo=175, routed)         2.342    13.420    n2/acc1_6[9]
    SLICE_X29Y9          LUT5 (Prop_lut5_I3_O)        0.105    13.525 r  n2/param_cache[1][9]_i_1/O
                         net (fo=1, routed)           0.000    13.525    n2_n_0
    SLICE_X29Y9          FDRE                                         r  param_cache_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    G12                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.720    10.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.541    12.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.260    13.598    clk_IBUF_BUFG
    SLICE_X29Y9          FDRE                                         r  param_cache_reg[1][9]/C
                         clock pessimism              0.289    13.887    
                         clock uncertainty           -0.035    13.852    
    SLICE_X29Y9          FDRE (Setup_fdre_C_D)        0.030    13.882    param_cache_reg[1][9]
  -------------------------------------------------------------------
                         required time                         13.882    
                         arrival time                         -13.525    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 wrom/rom_reg_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n2/acc1/C[37]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        4.430ns  (logic 2.125ns (47.971%)  route 2.305ns (52.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 13.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.953ns = ( 8.953 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    G12                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851     5.851 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630     7.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     7.562 f  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.391     8.953    wrom/rom_reg_reg_0
    RAMB18_X0Y8          RAMB18E1                                     r  wrom/rom_reg_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.125    11.078 r  wrom/rom_reg_reg/DOADO[9]
                         net (fo=175, routed)         2.305    13.383    n2/acc1_6[9]
    DSP48_X0Y2           DSP48E1                                      r  n2/acc1/C[37]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    G12                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.720    10.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.541    12.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.342    13.681    n2/clk_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  n2/acc1/CLK
                         clock pessimism              0.289    13.970    
                         clock uncertainty           -0.035    13.935    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_C[37])
                                                     -0.192    13.743    n2/acc1
  -------------------------------------------------------------------
                         required time                         13.743    
                         arrival time                         -13.383    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 tanhlut/tanh_out_reg_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n5/acc1/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        4.094ns  (logic 2.251ns (54.987%)  route 1.843ns (45.013%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 13.675 - 10.000 ) 
    Source Clock Delay      (SCD):    3.953ns = ( 8.953 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    G12                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851     5.851 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630     7.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     7.562 f  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.391     8.953    tanhlut/tanh_out_reg_reg_0
    RAMB18_X0Y9          RAMB18E1                                     r  tanhlut/tanh_out_reg_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125    11.078 r  tanhlut/tanh_out_reg_reg/DOADO[8]
                         net (fo=25, routed)          0.952    12.031    n5/DOADO[8]
    SLICE_X29Y28         LUT5 (Prop_lut5_I1_O)        0.126    12.157 r  n5/acc1_i_5/O
                         net (fo=10, routed)          0.890    13.047    n5/acc1_i_5_n_0
    DSP48_X0Y6           DSP48E1                                      r  n5/acc1/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    G12                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.720    10.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.541    12.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.336    13.675    n5/clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  n5/acc1/CLK
                         clock pessimism              0.289    13.964    
                         clock uncertainty           -0.035    13.929    
    DSP48_X0Y6           DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -0.467    13.462    n5/acc1
  -------------------------------------------------------------------
                         required time                         13.462    
                         arrival time                         -13.047    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 wrom/rom_reg_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n2/acc1/C[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        4.345ns  (logic 2.125ns (48.902%)  route 2.220ns (51.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 13.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.953ns = ( 8.953 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    G12                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851     5.851 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630     7.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     7.562 f  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.391     8.953    wrom/rom_reg_reg_0
    RAMB18_X0Y8          RAMB18E1                                     r  wrom/rom_reg_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.125    11.078 r  wrom/rom_reg_reg/DOADO[9]
                         net (fo=175, routed)         2.220    13.299    n2/acc1_6[9]
    DSP48_X0Y2           DSP48E1                                      r  n2/acc1/C[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    G12                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.720    10.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.541    12.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.342    13.681    n2/clk_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  n2/acc1/CLK
                         clock pessimism              0.289    13.970    
                         clock uncertainty           -0.035    13.935    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_C[18])
                                                     -0.192    13.743    n2/acc1
  -------------------------------------------------------------------
                         required time                         13.743    
                         arrival time                         -13.299    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 wrom/rom_reg_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n2/acc1/C[36]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        4.345ns  (logic 2.125ns (48.902%)  route 2.220ns (51.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 13.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.953ns = ( 8.953 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    G12                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851     5.851 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630     7.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     7.562 f  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.391     8.953    wrom/rom_reg_reg_0
    RAMB18_X0Y8          RAMB18E1                                     r  wrom/rom_reg_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.125    11.078 r  wrom/rom_reg_reg/DOADO[9]
                         net (fo=175, routed)         2.220    13.299    n2/acc1_6[9]
    DSP48_X0Y2           DSP48E1                                      r  n2/acc1/C[36]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    G12                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.720    10.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.541    12.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.342    13.681    n2/clk_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  n2/acc1/CLK
                         clock pessimism              0.289    13.970    
                         clock uncertainty           -0.035    13.935    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_C[36])
                                                     -0.192    13.743    n2/acc1
  -------------------------------------------------------------------
                         required time                         13.743    
                         arrival time                         -13.299    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 wrom/rom_reg_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n2/acc1/C[45]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        4.345ns  (logic 2.125ns (48.902%)  route 2.220ns (51.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.681ns = ( 13.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.953ns = ( 8.953 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    G12                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.851     5.851 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.630     7.481    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     7.562 f  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.391     8.953    wrom/rom_reg_reg_0
    RAMB18_X0Y8          RAMB18E1                                     r  wrom/rom_reg_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.125    11.078 r  wrom/rom_reg_reg/DOADO[9]
                         net (fo=175, routed)         2.220    13.299    n2/acc1_6[9]
    DSP48_X0Y2           DSP48E1                                      r  n2/acc1/C[45]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    G12                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.720    10.720 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.541    12.261    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.342    13.681    n2/clk_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  n2/acc1/CLK
                         clock pessimism              0.289    13.970    
                         clock uncertainty           -0.035    13.935    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_C[45])
                                                     -0.192    13.743    n2/acc1
  -------------------------------------------------------------------
                         required time                         13.743    
                         arrival time                         -13.299    
  -------------------------------------------------------------------
                         slack                                  0.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 param_cache_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg5_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.500%)  route 0.121ns (39.500%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.755    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.781 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.562     1.343    clk_IBUF_BUFG
    SLICE_X29Y13         FDRE                                         r  param_cache_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.141     1.484 r  param_cache_reg[4][8]/Q
                         net (fo=2, routed)           0.121     1.605    tdc3/n_reg5_reg[9][8]
    SLICE_X30Y13         LUT5 (Prop_lut5_I4_O)        0.045     1.650 r  tdc3/n_reg5[8]_i_1/O
                         net (fo=1, routed)           0.000     1.650    tdc3_n_41
    SLICE_X30Y13         FDSE                                         r  n_reg5_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     0.996    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.025 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.830     1.855    clk_IBUF_BUFG
    SLICE_X30Y13         FDSE                                         r  n_reg5_reg[8]/C
                         clock pessimism             -0.478     1.377    
    SLICE_X30Y13         FDSE (Hold_fdse_C_D)         0.121     1.498    n_reg5_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 param_cache_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg4_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.443%)  route 0.127ns (40.557%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.755    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.781 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.563     1.344    clk_IBUF_BUFG
    SLICE_X29Y12         FDRE                                         r  param_cache_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.141     1.485 r  param_cache_reg[3][9]/Q
                         net (fo=2, routed)           0.127     1.612    tdc3/n_reg4_reg[9][9]
    SLICE_X30Y12         LUT5 (Prop_lut5_I4_O)        0.045     1.657 r  tdc3/n_reg4[9]_i_1/O
                         net (fo=1, routed)           0.000     1.657    tdc3_n_30
    SLICE_X30Y12         FDSE                                         r  n_reg4_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     0.996    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.025 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.831     1.856    clk_IBUF_BUFG
    SLICE_X30Y12         FDSE                                         r  n_reg4_reg[9]/C
                         clock pessimism             -0.478     1.378    
    SLICE_X30Y12         FDSE (Hold_fdse_C_D)         0.121     1.499    n_reg4_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 param_cache_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg2_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.039%)  route 0.129ns (40.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.755    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.781 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.565     1.346    clk_IBUF_BUFG
    SLICE_X29Y9          FDRE                                         r  param_cache_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDRE (Prop_fdre_C_Q)         0.141     1.487 r  param_cache_reg[1][9]/Q
                         net (fo=2, routed)           0.129     1.616    tdc3/n_reg2_reg[9][9]
    SLICE_X30Y9          LUT5 (Prop_lut5_I4_O)        0.045     1.661 r  tdc3/n_reg2[9]_i_1/O
                         net (fo=1, routed)           0.000     1.661    tdc3_n_10
    SLICE_X30Y9          FDSE                                         r  n_reg2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     0.996    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.025 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.834     1.859    clk_IBUF_BUFG
    SLICE_X30Y9          FDSE                                         r  n_reg2_reg[9]/C
                         clock pessimism             -0.478     1.381    
    SLICE_X30Y9          FDSE (Hold_fdse_C_D)         0.121     1.502    n_reg2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 x_in_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdl_reg[13][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.214%)  route 0.359ns (71.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.755    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.781 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.564     1.345    clk_IBUF_BUFG
    SLICE_X16Y2          FDRE                                         r  x_in_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y2          FDRE (Prop_fdre_C_Q)         0.141     1.486 r  x_in_reg_reg[0]/Q
                         net (fo=17, routed)          0.359     1.845    x_in_reg_reg_n_0_[0]
    SLICE_X21Y0          FDRE                                         r  xdl_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     0.996    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.025 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.832     1.857    clk_IBUF_BUFG
    SLICE_X21Y0          FDRE                                         r  xdl_reg[13][0]/C
                         clock pessimism             -0.249     1.608    
    SLICE_X21Y0          FDRE (Hold_fdre_C_D)         0.070     1.678    xdl_reg[13][0]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 x_in_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdl_reg[9][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.429%)  route 0.373ns (72.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.755    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.781 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.563     1.344    clk_IBUF_BUFG
    SLICE_X16Y3          FDRE                                         r  x_in_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y3          FDRE (Prop_fdre_C_Q)         0.141     1.485 r  x_in_reg_reg[3]/Q
                         net (fo=17, routed)          0.373     1.858    x_in_reg_reg_n_0_[3]
    SLICE_X22Y2          FDRE                                         r  xdl_reg[9][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     0.996    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.025 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.835     1.860    clk_IBUF_BUFG
    SLICE_X22Y2          FDRE                                         r  xdl_reg[9][3]/C
                         clock pessimism             -0.249     1.611    
    SLICE_X22Y2          FDRE (Hold_fdre_C_D)         0.076     1.687    xdl_reg[9][3]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 x_in_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdl_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.141ns (27.341%)  route 0.375ns (72.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.755    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.781 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.563     1.344    clk_IBUF_BUFG
    SLICE_X16Y5          FDRE                                         r  x_in_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.141     1.485 r  x_in_reg_reg[9]/Q
                         net (fo=17, routed)          0.375     1.860    x_in_reg_reg_n_0_[9]
    SLICE_X23Y0          FDRE                                         r  xdl_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     0.996    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.025 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.835     1.860    clk_IBUF_BUFG
    SLICE_X23Y0          FDRE                                         r  xdl_reg[3][9]/C
                         clock pessimism             -0.249     1.611    
    SLICE_X23Y0          FDRE (Hold_fdre_C_D)         0.072     1.683    xdl_reg[3][9]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 x_in_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdl_reg[10][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.234%)  route 0.358ns (71.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.755    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.781 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.563     1.344    clk_IBUF_BUFG
    SLICE_X16Y4          FDRE                                         r  x_in_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y4          FDRE (Prop_fdre_C_Q)         0.141     1.485 r  x_in_reg_reg[4]/Q
                         net (fo=17, routed)          0.358     1.843    x_in_reg_reg_n_0_[4]
    SLICE_X18Y4          FDRE                                         r  xdl_reg[10][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     0.996    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.025 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.831     1.856    clk_IBUF_BUFG
    SLICE_X18Y4          FDRE                                         r  xdl_reg[10][4]/C
                         clock pessimism             -0.249     1.607    
    SLICE_X18Y4          FDRE (Hold_fdre_C_D)         0.059     1.666    xdl_reg[10][4]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 param_cache_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_reg1_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.244%)  route 0.127ns (37.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.755    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.781 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.562     1.343    clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  param_cache_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.164     1.507 r  param_cache_reg[0][2]/Q
                         net (fo=2, routed)           0.127     1.634    tdc3/n_reg1_reg[9]_0[2]
    SLICE_X30Y12         LUT5 (Prop_lut5_I4_O)        0.045     1.679 r  tdc3/n_reg1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.679    tdc3_n_7
    SLICE_X30Y12         FDSE                                         r  n_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     0.996    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.025 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.831     1.856    clk_IBUF_BUFG
    SLICE_X30Y12         FDSE                                         r  n_reg1_reg[2]/C
                         clock pessimism             -0.478     1.378    
    SLICE_X30Y12         FDSE (Hold_fdse_C_D)         0.120     1.498    n_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 x_in_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xdl_reg[12][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.645%)  route 0.369ns (72.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.755    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.781 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.563     1.344    clk_IBUF_BUFG
    SLICE_X16Y6          FDRE                                         r  x_in_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y6          FDRE (Prop_fdre_C_Q)         0.141     1.485 r  x_in_reg_reg[6]/Q
                         net (fo=17, routed)          0.369     1.854    x_in_reg_reg_n_0_[6]
    SLICE_X19Y3          FDRE                                         r  xdl_reg[12][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     0.996    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.025 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.831     1.856    clk_IBUF_BUFG
    SLICE_X19Y3          FDRE                                         r  xdl_reg[12][6]/C
                         clock pessimism             -0.249     1.607    
    SLICE_X19Y3          FDRE (Hold_fdre_C_D)         0.066     1.673    xdl_reg[12][6]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 w_ind_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_ind_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.963%)  route 0.129ns (41.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.755    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.781 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.565     1.346    clk_IBUF_BUFG
    SLICE_X29Y7          FDRE                                         r  w_ind_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.141     1.487 f  w_ind_reg[2]/Q
                         net (fo=20, routed)          0.129     1.616    w_ind_reg_n_0_[2]
    SLICE_X28Y7          LUT6 (Prop_lut6_I3_O)        0.045     1.661 r  w_ind[1]_i_1/O
                         net (fo=1, routed)           0.000     1.661    w_ind[1]_i_1_n_0
    SLICE_X28Y7          FDRE                                         r  w_ind_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G12                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.660     0.996    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.025 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.834     1.859    clk_IBUF_BUFG
    SLICE_X28Y7          FDRE                                         r  w_ind_reg[1]/C
                         clock pessimism             -0.500     1.359    
    SLICE_X28Y7          FDRE (Hold_fdre_C_D)         0.120     1.479    w_ind_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y9    tanhlut/tanh_out_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y8    wrom/rom_reg_reg/CLKARDCLK
Min Period        n/a     DSP48E1/CLK         n/a            1.816         10.000      8.184      DSP48_X0Y9     n1/acc_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.816         10.000      8.184      DSP48_X0Y3     n2/acc_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.816         10.000      8.184      DSP48_X0Y11    n3/acc_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.816         10.000      8.184      DSP48_X0Y5     n4/acc_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.816         10.000      8.184      DSP48_X0Y7     n5/acc_reg/CLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X27Y5    FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X26Y6    FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y5    FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y6    FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y6    FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y18   n1/biasAdded_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y9    n2/biasAdded_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y18   n3/biasAdded_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y9    n4/biasAdded_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y8    nReady_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y6    nReset_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X28Y11   n_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y5    FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y6    FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y6    FSM_sequential_current_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y18   n1/biasAdded_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y9    n2/biasAdded_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y18   n3/biasAdded_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y9    n4/biasAdded_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y26   n5/biasAdded_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y26   n5/biasAdded_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y8    nReady_reg/C



