// Seed: 2249649514
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd98,
    parameter id_4 = 32'd13
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5
);
  inout wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  output wire _id_4;
  output wire id_3;
  inout wire _id_2;
  input wire id_1;
  logic id_6;
  assign id_3 = id_5;
  integer [id_4 : id_2] id_7;
  ;
  logic id_8;
  ;
endmodule
