<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: PACT 2007</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/IEEEpact/IEEEpact2007">PACT 2007:
Brasov, Romania</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/IEEEpact/IEEEpact2007">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/IEEEpact/IEEEpact2007">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/IEEEpact/IEEEpact2007">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/IEEEpact/IEEEpact2007">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/IEEEpact/index.html">back to PACT</a></p> 
<ul>
</ul>

 

<h2>Hardware Track (Session 1):
Systems</h2>
 

<ul>
<li id="GummarajuECRD07"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gummaraju:Jayanth">Jayanth Gummaraju</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Erez:Mattan">Mattan Erez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Coburn:Joel">Joel Coburn</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rosenblum:Mendel">Mendel Rosenblum</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dally:William_J=">William J. Dally</a>:<br /><b>Architectural Support for the Stream Execution Model on General-Purpose Processors.</b> 3-12<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.15"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/GummarajuECRD07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/GummarajuECRD07.xml">XML</a></small></small></li>
<li id="PericasCCGJV07"><a href="http://dblp.dagstuhl.de/pers/hc/p/Peric=agrave=s:Miquel">Miquel Peric&#224;s</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cristal:Adri=aacute=n">Adri&#225;n Cristal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cazorla:Francisco_J=">Francisco J. Cazorla</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Rub=eacute=n">Rub&#233;n Gonz&#225;lez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jim=eacute=nez:Daniel_A=">Daniel A. Jim&#233;nez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>:<br /><b>A Flexible Heterogeneous Multi-Core Architecture.</b> 13-24<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.5"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/PericasCCGJV07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/PericasCCGJV07.xml">XML</a></small></small></li>
<li id="FedorovaSS07"><a href="http://dblp.dagstuhl.de/pers/hc/f/Fedorova:Alexandra">Alexandra Fedorova</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Seltzer:Margo_I=">Margo I. Seltzer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smith:Michael_D=">Michael D. Smith</a>:<br /><b>Improving Performance Isolation on Chip Multiprocessors via an Operating System Scheduler.</b> 25-38<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.40"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/FedorovaSS07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/FedorovaSS07.xml">XML</a></small></small></li>
</ul>



<h2>Software Track (Session 2):
Pipelining</h2>
 

<ul>
<li id="DouilletG07"><a href="http://dblp.dagstuhl.de/pers/hc/d/Douillet:Alban">Alban Douillet</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gao:Guang_R=">Guang R. Gao</a>:<br /><b>Software-Pipelining on Multi-Core Architectures.</b> 39-48<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.64"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/DouilletG07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/DouilletG07.xml">XML</a></small></small></li>
<li id="VachharajaniRRBOA07"><a href="http://dblp.dagstuhl.de/pers/hc/v/Vachharajani:Neil">Neil Vachharajani</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rangan:Ram">Ram Rangan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Raman:Easwaran">Easwaran Raman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bridges:Matthew_J=">Matthew J. Bridges</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Ottoni:Guilherme">Guilherme Ottoni</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/August:David_I=">David I. August</a>:<br /><b>Speculative Decoupled Software Pipelining.</b> 49-59<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.66"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/VachharajaniRRBOA07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/VachharajaniRRBOA07.xml">XML</a></small></small></li>
<li id="KimM07"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Suhyun">Suhyun Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moon:Soo=Mook">Soo-Mook Moon</a>:<br /><b>Rotating Register Allocation for Enhanced Pipeline Scheduling.</b> 60-72<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.61"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/KimM07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/KimM07.xml">XML</a></small></small></li>
</ul>



<h2>Hardware Track (Session 3):
Verification &#38; Security</h2>
 

<ul>
<li id="DimitrovZ07"><a href="http://dblp.dagstuhl.de/pers/hc/d/Dimitrov:Martin">Martin Dimitrov</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhou:Huiyang">Huiyang Zhou</a>:<br /><b>Unified Architectural Support for Soft-Error Protection or Software Bug Detection.</b> 73-82<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.76"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/DimitrovZ07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/DimitrovZ07.xml">XML</a></small></small></li>
<li id="LunguS07"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lungu:Anita">Anita Lungu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sorin:Daniel_J=">Daniel J. Sorin</a>:<br /><b>Verification-Aware Microprocessor Design.</b> 83-93<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.79"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LunguS07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LunguS07.xml">XML</a></small></small></li>
<li id="LeeAK07"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Manhee">Manhee Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ahn:Minseon">Minseon Ahn</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim_0001:Eun_Jung">Eun Jung Kim</a>:<br /><b>I2SEMS: Interconnects-Independent Security Enhanced Shared Memory Multiprocessor Systems.</b> 94-103<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.39"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LeeAK07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LeeAK07.xml">XML</a></small></small></li>
<li id="MeixnerS07"><a href="http://dblp.dagstuhl.de/pers/hc/m/Meixner:Albert">Albert Meixner</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sorin:Daniel_J=">Daniel J. Sorin</a>:<br /><b>Error Detection Using Dynamic Dataflow Verification.</b> 104-118<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.30"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/MeixnerS07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/MeixnerS07.xml">XML</a></small></small></li>
</ul>



<h2>Software Track (Session 4):
Optimizations</h2>
 

<ul>
<li id="HeffnerTS07"><a href="http://dblp.dagstuhl.de/pers/hc/h/Heffner:Kelly">Kelly Heffner</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tarditi:David">David Tarditi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smith:Michael_D=">Michael D. Smith</a>:<br /><b>Extending Object-Oriented Optimizations for Concurrent Programs.</b> 119-129<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.32"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/HeffnerTS07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/HeffnerTS07.xml">XML</a></small></small></li>
<li id="ZhangKN07"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Lingli">Lingli Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Krintz:Chandra">Chandra Krintz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nagpurkar:Priya">Priya Nagpurkar</a>:<br /><b>Language and Virtual Machine Support for Efficient Fine-Grained Futures in Java.</b> 130-139<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.45"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ZhangKN07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ZhangKN07.xml">XML</a></small></small></li>
<li id="NagpurkarCSCK07"><a href="http://dblp.dagstuhl.de/pers/hc/n/Nagpurkar:Priya">Priya Nagpurkar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cain:Harold_W=">Harold W. Cain</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Serrano:Mauricio_J=">Mauricio J. Serrano</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Choi:Jong=Deok">Jong-Deok Choi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Krintz:Chandra">Chandra Krintz</a>:<br /><b>Call-chain Software Instruction Prefetching in J2EE Server Applications.</b> 140-149<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.20"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/NagpurkarCSCK07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/NagpurkarCSCK07.xml">XML</a></small></small></li>
<li id="PelegM07"><a href="http://dblp.dagstuhl.de/pers/hc/p/Peleg:Nitzan">Nitzan Peleg</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mendelson:Bilha">Bilha Mendelson</a>:<br /><b>Detecting Change in Program Behavior for Adaptive Optimization.</b> 150-162<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.25"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/PelegM07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/PelegM07.xml">XML</a></small></small></li>
</ul>



<h2>Hardware Track (Session 5):
Saving Energy</h2>
 

<ul>
<li id="ChenLK07"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Guangyu">Guangyu Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Feihui">Feihui Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kandemir:Mahmut_T=">Mahmut T. Kandemir</a>:<br /><b>Reducing Energy Consumption of On-Chip Networks Through a Hybrid Compiler-Runtime Approach.</b> 163-174<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.58"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ChenLK07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ChenLK07.xml">XML</a></small></small></li>
<li id="DreslinskiZMBS07"><a href="http://dblp.dagstuhl.de/pers/hc/d/Dreslinski:Ronald_G=">Ronald G. Dreslinski</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhai:Bo">Bo Zhai</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mudge:Trevor_N=">Trevor N. Mudge</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Blaauw:David">David Blaauw</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sylvester:Dennis">Dennis Sylvester</a>:<br /><b>An Energy Efficient Parallel Architecture Using Near Threshold Operation.</b> 175-188<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.14"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/DreslinskiZMBS07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/DreslinskiZMBS07.xml">XML</a></small></small></li>
</ul>



<h2>Software Track (Session 6):
Algorithms</h2>
 

<ul>
<li id="InoueMKN07"><a href="http://dblp.dagstuhl.de/pers/hc/i/Inoue:Hiroshi">Hiroshi Inoue</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moriyama:Takao">Takao Moriyama</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Komatsu:Hideaki">Hideaki Komatsu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nakatani:Toshio">Toshio Nakatani</a>:<br /><b>AA-Sort: A New Parallel Sorting Algorithm for Multi-Core SIMD Processors.</b> 189-198<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.12"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/InoueMKN07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/InoueMKN07.xml">XML</a></small></small></li>
<li id="YangDWFJWS07"><a href="http://dblp.dagstuhl.de/pers/hc/y/Yang:Xuejun">Xuejun Yang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Du:Yunfei">Yunfei Du</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Panfeng">Panfeng Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fu:Hongyi">Hongyi Fu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jia:Jia">Jia Jia</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Zhiyuan">Zhiyuan Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Suo:Guang">Guang Suo</a>:<br /><b>The Fault Tolerant Parallel Algorithm: the Parallel Recomputing Based Failure Recovery.</b> 199-212<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.73"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/YangDWFJWS07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/YangDWFJWS07.xml">XML</a></small></small></li>
</ul>



<h2>Hardware Track (Session 7):
Processors</h2>
 

<ul>
<li id="GreskampT07"><a href="http://dblp.dagstuhl.de/pers/hc/g/Greskamp:Brian">Brian Greskamp</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>Paceline: Improving Single-Thread Performance in Nanoscale CMPs through Core Overclocking.</b> 213-224<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.52"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/GreskampT07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/GreskampT07.xml">XML</a></small></small></li>
<li id="QuinonesPG07"><a href="http://dblp.dagstuhl.de/pers/hc/q/Qui=ntilde=ones:Eduardo">Eduardo Qui&#241;ones</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Parcerisa:Joan=Manuel">Joan-Manuel Parcerisa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Antonio">Antonio Gonz&#225;lez</a>:<br /><b>Early Register Release for Out-of-Order Processors with RegisterWindows.</b> 225-234<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.28"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/QuinonesPG07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/QuinonesPG07.xml">XML</a></small></small></li>
<li id="EtsionF07"><a href="http://dblp.dagstuhl.de/pers/hc/e/Etsion:Yoav">Yoav Etsion</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Feitelson:Dror_G=">Dror G. Feitelson</a>:<br /><b>L1 Cache Filtering Through Random Selection of Memory References.</b> 235-244<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.44"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/EtsionF07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/EtsionF07.xml">XML</a></small></small></li>
<li id="RafiqueLT07"><a href="http://dblp.dagstuhl.de/pers/hc/r/Rafique:Nauman">Nauman Rafique</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lim:Won=Taek">Won-Taek Lim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Thottethodi:Mithuna">Mithuna Thottethodi</a>:<br /><b>Effective Management of DRAM Bandwidth in Multicore Processors.</b> 245-258<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.29"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/RafiqueLT07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/RafiqueLT07.xml">XML</a></small></small></li>
</ul>



<h2>Software Track (Session 8):
Compilers</h2>
 

<ul>
<li id="LauAHC07"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lau:Jeremy">Jeremy Lau</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Arnold:Matthew">Matthew Arnold</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hind:Michael">Michael Hind</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Calder:Brad">Brad Calder</a>:<br /><b>A Loop Correlation Technique to Improve Performance Auditing.</b> 259-269<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.7"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LauAHC07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LauAHC07.xml">XML</a></small></small></li>
<li id="GuoDLLC07"><a href="http://dblp.dagstuhl.de/pers/hc/g/Guo:Xiaofeng">Xiaofeng Guo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dai:Jinquan">Jinquan Dai</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Long">Long Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lv:Zhiyuan">Zhiyuan Lv</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chandra:Prashant_R=">Prashant R. Chandra</a>:<br /><b>Latency Hiding in Multi-Threading and Multi-Processing of Network Applications.</b> 270-279<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.46"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/GuoDLLC07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/GuoDLLC07.xml">XML</a></small></small></li>
<li id="Shin07"><a href="http://dblp.dagstuhl.de/pers/hc/s/Shin:Jaewook">Jaewook Shin</a>:<br /><b>Introducing Control Flow into Vectorized Code.</b> 280-291<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.41"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/Shin07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/Shin07.xml">XML</a></small></small></li>
<li id="VasilacheCP07"><a href="http://dblp.dagstuhl.de/pers/hc/v/Vasilache:Nicolas">Nicolas Vasilache</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cohen:Albert">Albert Cohen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pouchet:Louis=No=euml=l">Louis-No&#235;l Pouchet</a>:<br /><b>Automatic Correction of Loop Transformations.</b> 292-304<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.17"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/VasilacheCP07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/VasilacheCP07.xml">XML</a></small></small></li>
</ul>



<h2>Hardware Track (Session 9):
Modeling &#38; Measurement</h2>
 

<ul>
<li id="VeraCPSFV07"><a href="http://dblp.dagstuhl.de/pers/hc/v/Vera:Javier">Javier Vera</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cazorla:Francisco_J=">Francisco J. Cazorla</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pajuelo:Alex">Alex Pajuelo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Santana:Oliverio_J=">Oliverio J. Santana</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fern=aacute=ndez:Enrique">Enrique Fern&#225;ndez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>:<br /><b>FAME: FAirly MEasuring Multithreaded Architectures.</b> 305-316<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.33"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/VeraCPSFV07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/VeraCPSFV07.xml">XML</a></small></small></li>
<li id="KelmGMNLH07"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kelm:John_H=">John H. Kelm</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gelado:Isaac">Isaac Gelado</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Murphy:Mark_J=">Mark J. Murphy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Navarro:Nacho">Nacho Navarro</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lumetta:Steven_S=">Steven S. Lumetta</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hwu:Wen=mei_W=">Wen-mei W. Hwu</a>:<br /><b>CIGAR: Application Partitioning for a CPU/Coprocessor Architecture.</b> 317-326<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.21"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/KelmGMNLH07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/KelmGMNLH07.xml">XML</a></small></small></li>
<li id="KhanXCC07"><a href="http://dblp.dagstuhl.de/pers/hc/k/Khan:Salman">Salman Khan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/x/Xekalakis:Polychronis">Polychronis Xekalakis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cavazos:John">John Cavazos</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cintra:Marcelo">Marcelo Cintra</a>:<br /><b>Using PredictiveModeling for Cross-Program Design Space Exploration in Multicore Systems.</b> 327-338<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.77"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/KhanXCC07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/KhanXCC07.xml">XML</a></small></small></li>
<li id="ZhaoIIMMN07"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhao:Li">Li Zhao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Iyer:Ravi_R=">Ravi R. Iyer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Illikkal:Ramesh">Ramesh Illikkal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moses:Jaideep">Jaideep Moses</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Makineni:Srihari">Srihari Makineni</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Newell:Donald">Donald Newell</a>:<br /><b>CacheScouts: Fine-Grain Monitoring of Shared Caches in CMP Platforms.</b> 339-352<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.19"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ZhaoIIMMN07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ZhaoIIMMN07.xml">XML</a></small></small></li>
</ul>



<h2>Software Track (Session 10):
Transactional Memory &#38; Locks</h2>
 

<ul>
<li id="HalpertPV07"><a href="http://dblp.dagstuhl.de/pers/hc/h/Halpert:Richard_L=">Richard L. Halpert</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pickett:Christopher_J=_F=">Christopher J. F. Pickett</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Verbrugge:Clark">Clark Verbrugge</a>:<br /><b>Component-Based Lock Allocation.</b> 353-364<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.23"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/HalpertPV07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/HalpertPV07.xml">XML</a></small></small></li>
<li id="OlszewskiCS07"><a href="http://dblp.dagstuhl.de/pers/hc/o/Olszewski:Marek">Marek Olszewski</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cutler:Jeremy">Jeremy Cutler</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Steffan:J=_Gregory">J. Gregory Steffan</a>:<br /><b>JudoSTM: A Dynamic Binary-Rewriting Approach to Software Transactional Memory.</b> 365-375<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.42"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/OlszewskiCS07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/OlszewskiCS07.xml">XML</a></small></small></li>
<li id="BaekMTKO07"><a href="http://dblp.dagstuhl.de/pers/hc/b/Baek:Woongki">Woongki Baek</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Minh:Chi_Cao">Chi Cao Minh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Trautmann:Martin">Martin Trautmann</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kozyrakis:Christos">Christos Kozyrakis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Olukotun:Kunle">Kunle Olukotun</a>:<br /><b>The OpenTM Transactional Application Programming Interface.</b> 376-387<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.74"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/BaekMTKO07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/BaekMTKO07.xml">XML</a></small></small></li>
<li id="WatsonKL07"><a href="http://dblp.dagstuhl.de/pers/hc/w/Watson:Ian">Ian Watson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kirkham:Chris_C=">Chris C. Kirkham</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Luj=aacute=n:Mikel">Mikel Luj&#225;n</a>:<br /><b>A Study of a Transactional Parallel Routing Algorithm.</b> 388-398<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.11"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/WatsonKL07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/WatsonKL07.xml">XML</a></small></small></li>
</ul>



<h2>Poster Abstracts</h2>
 

<ul>
<li id="AkiokaLKRI07"><a href="http://dblp.dagstuhl.de/pers/hc/a/Akioka:Sayaka">Sayaka Akioka</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Feihui">Feihui Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kandemir:Mahmut_T=">Mahmut T. Kandemir</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Raghavan:Padma">Padma Raghavan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Irwin:Mary_Jane">Mary Jane Irwin</a>:<br /><b>Ring Prediction for Non-Uniform Cache Architectures.</b> 401<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.60"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/AkiokaLKRI07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/AkiokaLKRI07.xml">XML</a></small></small></li>
<li id="Ben-AsherY07"><a href="http://dblp.dagstuhl.de/pers/hc/b/Ben=Asher:Yosi">Yosi Ben-Asher</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yuda:Moshe">Moshe Yuda</a>:<br /><b>Source Level Merging of Independent Programs.</b> 402<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.65"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/Ben-AsherY07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/Ben-AsherY07.xml">XML</a></small></small></li>
<li id="CiorbaRPAC07"><a href="http://dblp.dagstuhl.de/pers/hc/c/Ciorba:Florina_M=">Florina M. Ciorba</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Riakiotakis:Ioannis">Ioannis Riakiotakis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Papakonstantinou:George_K=">George K. Papakonstantinou</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Andronikos:Theodore">Theodore Andronikos</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chronopoulos:Anthony_T=">Anthony T. Chronopoulos</a>:<br /><b>Studying the impact of synchronization frequency on scheduling tasks with dependencies in heterogeneous systems.</b> 403<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.71"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/CiorbaRPAC07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/CiorbaRPAC07.xml">XML</a></small></small></li>
<li id="DamezD07"><a href="http://dblp.dagstuhl.de/pers/hc/d/Damez:Lionel">Lionel Damez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/D=eacute=rutin:Jean=Pierre">Jean-Pierre D&#233;rutin</a>:<br /><b>Fast prototyping of complex Signal and Image Processing applications on SoC using homogenous network of communicating processors.</b> 404<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.34"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/DamezD07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/DamezD07.xml">XML</a></small></small></li>
<li id="DasD07"><a href="http://dblp.dagstuhl.de/pers/hc/d/Das:Abhishek">Abhishek Das</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dally:William_J=">William J. Dally</a>:<br /><b>Stream Scheduling: A Framework to Manage Bulk Operations in a Memory Hierarchy.</b> 405<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.68"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/DasD07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/DasD07.xml">XML</a></small></small></li>
<li id="EyermanES07"><a href="http://dblp.dagstuhl.de/pers/hc/e/Eyerman:Stijn">Stijn Eyerman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eeckhout:Lieven">Lieven Eeckhout</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smith:James_E=">James E. Smith</a>:<br /><b>Studying Compiler-Microarchitecture Interactions through Interval Analysis.</b> 406<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.70"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/EyermanES07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/EyermanES07.xml">XML</a></small></small></li>
<li id="GiacomoniMV07"><a href="http://dblp.dagstuhl.de/pers/hc/g/Giacomoni:John">John Giacomoni</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moseley:Tipp">Tipp Moseley</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vachharajani:Manish">Manish Vachharajani</a>:<br /><b>FastForward for Efficient Pipeline Parallelism.</b> 407<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.36"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/GiacomoniMV07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/GiacomoniMV07.xml">XML</a></small></small></li>
<li id="GrootSBW07"><a href="http://dblp.dagstuhl.de/pers/hc/g/Groot:Sven">Sven Groot</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Spek:Harmen_L=_A=_van_der">Harmen L. A. van der Spek</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bakker:Erwin_M=">Erwin M. Bakker</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wijshoff:Harry_A=_G=">Harry A. G. Wijshoff</a>:<br /><b>The Automatic Transformation of Linked List Data Structures.</b> 408<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.72"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/GrootSBW07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/GrootSBW07.xml">XML</a></small></small></li>
<li id="HobbelRS07"><a href="http://dblp.dagstuhl.de/pers/hc/h/H=ouml=bbel:Marco">Marco H&#246;bbel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rauber:Thomas">Thomas Rauber</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Scholtes:Carsten">Carsten Scholtes</a>:<br /><b>Trace-based Automatic Padding for Locality Improvement with Correlative Data Visualization Interface.</b> 409<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.75"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/HobbelRS07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/HobbelRS07.xml">XML</a></small></small></li>
<li id="HuZWLD07"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hu:Changjun">Changjun Hu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Jilin">Jilin Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Jue">Jue Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Jianjiang">Jianjiang Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Ding:Liang">Liang Ding</a>:<br /><b>A New Parallel Gauss-Seidel Method by Iteration Space Alternate Tiling.</b> 410<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.8"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/HuZWLD07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/HuZWLD07.xml">XML</a></small></small></li>
<li id="IancuCY07"><a href="http://dblp.dagstuhl.de/pers/hc/i/Iancu:Costin">Costin Iancu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen_0011:Wei">Wei Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yelick:Katherine_A=">Katherine A. Yelick</a>:<br /><b>Performance Portable Optimizations for Loops Containing Communication Operations.</b> 411<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.53"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/IancuCY07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/IancuCY07.xml">XML</a></small></small></li>
<li id="JoshiEJ07"><a href="http://dblp.dagstuhl.de/pers/hc/j/Joshi:Ajay_M=">Ajay M. Joshi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eeckhout:Lieven">Lieven Eeckhout</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/John:Lizy_Kurian">Lizy Kurian John</a>:<br /><b>Exploring the Application Behavior Space Using Parameterized Synthetic Benchmarks.</b> 412<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.31"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/JoshiEJ07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/JoshiEJ07.xml">XML</a></small></small></li>
<li id="Juvaste07"><a href="http://dblp.dagstuhl.de/pers/hc/j/Juvaste:Simo">Simo Juvaste</a>:<br /><b>Studying Asynchronous Shared Memory Computations.</b> 413<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.69"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/Juvaste07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/Juvaste07.xml">XML</a></small></small></li>
<li id="KelseyZD07"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kelsey:Kirk">Kirk Kelsey</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Chengliang">Chengliang Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Ding:Chen">Chen Ding</a>:<br /><b>Fast Track: Supporting Unsafe Optimizations with Software Speculation.</b> 414<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.35"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/KelseyZD07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/KelseyZD07.xml">XML</a></small></small></li>
<li id="KhanCB07"><a href="http://dblp.dagstuhl.de/pers/hc/k/Khan:Minhaj_Ahmad">Minhaj Ahmad Khan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Charles:Henri=Pierre">Henri-Pierre Charles</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Barthou:Denis">Denis Barthou</a>:<br /><b>Hybrid Specialization: A Trade-off Between Static and Dynamic Specialization.</b> 415<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.38"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/KhanCB07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/KhanCB07.xml">XML</a></small></small></li>
<li id="LopezDAGL07"><a href="http://dblp.dagstuhl.de/pers/hc/l/L=oacute=pez:Sonia">Sonia L&#243;pez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dropsho:Steven_G=">Steven G. Dropsho</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Albonesi:David_H=">David H. Albonesi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Garnica:Oscar">Oscar Garnica</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lanchares:Juan">Juan Lanchares</a>:<br /><b>Rate-Driven Control of Resizable Caches for Highly Threaded SMT Processors.</b> 416<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.56"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LopezDAGL07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LopezDAGL07.xml">XML</a></small></small></li>
<li id="MacariuFCPE07"><a href="http://dblp.dagstuhl.de/pers/hc/m/Macariu:Georgiana">Georgiana Macariu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fr=icirc=ncu:Marc">Marc Fr&#238;ncu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/C=acirc=rstea:Alexandru">Alexandru C&#226;rstea</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Petcu:Dana">Dana Petcu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eckstein:Andrei">Andrei Eckstein</a>:<br /><b>Redesigning Parallel Symbolic Computations Packages.</b> 417<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.57"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/MacariuFCPE07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/MacariuFCPE07.xml">XML</a></small></small></li>
<li id="MoretoCRV07"><a href="http://dblp.dagstuhl.de/pers/hc/m/Moret=oacute=:Miquel">Miquel Moret&#243;</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cazorla:Francisco_J=">Francisco J. Cazorla</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ram=iacute=rez:Alex">Alex Ram&#237;rez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>:<br /><b>MLP-Aware Dynamic Cache Partitioning.</b> 418<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.49"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/MoretoCRV07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/MoretoCRV07.xml">XML</a></small></small></li>
<li id="OanceaM07"><a href="http://dblp.dagstuhl.de/pers/hc/o/Oancea:Cosmin_E=">Cosmin E. Oancea</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mycroft:Alan">Alan Mycroft</a>:<br /><b>A Lightweight Model for Software Thread-Level Speculation (TLS).</b> 419<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.6"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/OanceaM07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/OanceaM07.xml">XML</a></small></small></li>
<li id="PapadopoulosST07"><a href="http://dblp.dagstuhl.de/pers/hc/p/Papadopoulos:Kostas">Kostas Papadopoulos</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stavrou:Kyriakos">Kyriakos Stavrou</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Trancoso:Pedro">Pedro Trancoso</a>:<br /><b>HelperCore_DB: Exploiting Multicore Technology for Databases.</b> 420<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.37"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/PapadopoulosST07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/PapadopoulosST07.xml">XML</a></small></small></li>
<li id="PapadopoulosBSPV07"><a href="http://dblp.dagstuhl.de/pers/hc/p/Papadopoulos:Lazaros">Lazaros Papadopoulos</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Baloukas:Christos">Christos Baloukas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Soudris:Dimitrios">Dimitrios Soudris</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Potamianos:Konstantinos">Konstantinos Potamianos</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Voros:Nikolaos_S=">Nikolaos S. Voros</a>:<br /><b>Data Structure Exploration of Dynamic Applications.</b> 421<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.24"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/PapadopoulosBSPV07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/PapadopoulosBSPV07.xml">XML</a></small></small></li>
<li id="RajanGA07"><a href="http://dblp.dagstuhl.de/pers/hc/r/Rajan:Kaushik">Kaushik Rajan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Govindarajan:Ramaswamy">Ramaswamy Govindarajan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Amrutur:Bharadwaj">Bharadwaj Amrutur</a>:<br /><b>Dynamic Cache Placement with Two-level Mapping to Reduce Conflict Misses.</b> 422<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.27"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/RajanGA07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/RajanGA07.xml">XML</a></small></small></li>
<li id="RamirezPSV07"><a href="http://dblp.dagstuhl.de/pers/hc/r/Ram=iacute=rez:Tanaus=uacute=">Tanaus&#250; Ram&#237;rez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pajuelo:Alex">Alex Pajuelo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Santana:Oliverio_J=">Oliverio J. Santana</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>:<br /><b>Runahead Threads: Reducing Resource Contention in SMT Processors.</b> 423<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.63"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/RamirezPSV07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/RamirezPSV07.xml">XML</a></small></small></li>
<li id="RomanescuBSO07"><a href="http://dblp.dagstuhl.de/pers/hc/r/Romanescu:Bogdan_F=">Bogdan F. Romanescu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bauer:Michael_E=">Michael E. Bauer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sorin:Daniel_J=">Daniel J. Sorin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Ozev:Sule">Sule Ozev</a>:<br /><b>Reducing the Impact of Process Variability with Prefetching and Criticality-Based Resource Allocation.</b> 424<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.59"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/RomanescuBSO07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/RomanescuBSO07.xml">XML</a></small></small></li>
<li id="ServatGACJ07"><a href="http://dblp.dagstuhl.de/pers/hc/s/Servat:Harald">Harald Servat</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonzalez:Cecilia">Cecilia Gonzalez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Aguilar:Xavier">Xavier Aguilar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cabrera:Daniel">Daniel Cabrera</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jim=eacute=nez=Gonz=aacute=lez:Daniel">Daniel Jim&#233;nez-Gonz&#225;lez</a>:<br /><b>Drug Design on the Cell BroadBand Engine.</b> 425<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.26"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ServatGACJ07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ServatGACJ07.xml">XML</a></small></small></li>
<li id="ShenM07"><a href="http://dblp.dagstuhl.de/pers/hc/s/Shen:Xipeng">Xipeng Shen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mao:Feng">Feng Mao</a>:<br /><b>Bridging Inputs and Program Dynamic Behavior.</b> 426<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.18"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ShenM07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ShenM07.xml">XML</a></small></small></li>
<li id="ShikanoSWKK07"><a href="http://dblp.dagstuhl.de/pers/hc/s/Shikano:Hiroaki">Hiroaki Shikano</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shirako:Jun">Jun Shirako</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wada:Yasutaka">Yasutaka Wada</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kimura:Keiji">Keiji Kimura</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kasahara:Hironori">Hironori Kasahara</a>:<br /><b>Power-Aware Compiler Controllable Chip Multiprocessor.</b> 427<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.54"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ShikanoSWKK07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ShikanoSWKK07.xml">XML</a></small></small></li>
<li id="SreeramCKP07"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sreeram:Jaswanth">Jaswanth Sreeram</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cledat:Romain">Romain Cledat</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kumar:Tushar">Tushar Kumar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pande:Santosh">Santosh Pande</a>:<br /><b>RSTM : A Relaxed Consistency Software Transactional Memory for Multicores.</b> 428<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.62"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/SreeramCKP07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/SreeramCKP07.xml">XML</a></small></small></li>
<li id="UbalSPLD07"><a href="http://dblp.dagstuhl.de/pers/hc/u/Ubal:Rafael">Rafael Ubal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sahuquillo:Julio">Julio Sahuquillo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Petit:Salvador">Salvador Petit</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/L=oacute=pez:Pedro">Pedro L&#243;pez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Duato:Jos=eacute=">Jos&#233; Duato</a>:<br /><b>VB-MT: Design Issues and Performance of the Validation Buffer Microarchitecture for Multithreaded Processors.</b> 429<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.78"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/UbalSPLD07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/UbalSPLD07.xml">XML</a></small></small></li>
<li id="VivekanandhamG07"><a href="http://dblp.dagstuhl.de/pers/hc/v/Vivekanandham:Rajesh">Rajesh Vivekanandham</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Govindarajan:R=">R. Govindarajan</a>:<br /><b>A Scalable Low Power Store Queue for Large InstructionWindow Processors.</b> 430<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.10"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/VivekanandhamG07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/VivekanandhamG07.xml">XML</a></small></small></li>
<li id="WellsCS07"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wells:Philip_M=">Philip M. Wells</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chakraborty:Koushik">Koushik Chakraborty</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sohi:Gurindar_S=">Gurindar S. Sohi</a>:<br /><b>Adapting to Intermittent Faults in Future Multicore Systems.</b> 431<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.13"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/WellsCS07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/WellsCS07.xml">XML</a></small></small></li>
<li id="WatkinsMS07"><a href="http://dblp.dagstuhl.de/pers/hc/w/Watkins:Matthew_A=">Matthew A. Watkins</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/McKee:Sally_A=">Sally A. McKee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Schaelicke:Lambert">Lambert Schaelicke</a>:<br /><b>A Phase-Adaptive Approach to Increasing Cache Performance.</b> 432<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.9"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/WatkinsMS07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/WatkinsMS07.xml">XML</a></small></small></li>
<li id="YuG07"><a href="http://dblp.dagstuhl.de/pers/hc/y/Yu:Jing">Jing Yu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Garzar=aacute=n:Mar=iacute=a_Jes=uacute=s">Mar&#237;a Jes&#250;s Garzar&#225;n</a>:<br /><b>Compiler Optimizations for Fault Tolerance Software Checking.</b> 433<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.22"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/YuG07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/YuG07.xml">XML</a></small></small></li>
<li id="ZhangBZZ07"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Weihua">Weihua Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bao:Tao">Tao Bao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zang:Binyu">Binyu Zang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhu:Chuanqi">Chuanqi Zhu</a>:<br /><b>Optimizing Bandwidth Constraint through Register Interconnection for Stream Processors.</b> 434<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/PACT.2007.50"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ZhangBZZ07.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ZhangBZZ07.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 01:01 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
