// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_78 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
input  [17:0] p_read21;
output  [11:0] ap_return;
input   ap_ce;

reg   [17:0] p_read2029_reg_1392;
wire    ap_block_pp0_stage0_11001;
reg   [17:0] p_read2029_reg_1392_pp0_iter1_reg;
reg   [17:0] p_read2029_reg_1392_pp0_iter2_reg;
reg   [17:0] p_read2029_reg_1392_pp0_iter3_reg;
reg   [17:0] p_read2029_reg_1392_pp0_iter4_reg;
wire   [0:0] icmp_ln86_fu_402_p2;
reg   [0:0] icmp_ln86_reg_1397;
reg   [0:0] icmp_ln86_reg_1397_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1397_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1397_pp0_iter3_reg;
wire   [0:0] icmp_ln86_596_fu_408_p2;
reg   [0:0] icmp_ln86_596_reg_1408;
wire   [0:0] icmp_ln86_597_fu_414_p2;
reg   [0:0] icmp_ln86_597_reg_1413;
reg   [0:0] icmp_ln86_597_reg_1413_pp0_iter1_reg;
reg   [0:0] icmp_ln86_597_reg_1413_pp0_iter2_reg;
wire   [0:0] icmp_ln86_598_fu_420_p2;
reg   [0:0] icmp_ln86_598_reg_1419;
wire   [0:0] icmp_ln86_599_fu_426_p2;
reg   [0:0] icmp_ln86_599_reg_1425;
reg   [0:0] icmp_ln86_599_reg_1425_pp0_iter1_reg;
wire   [0:0] icmp_ln86_600_fu_432_p2;
reg   [0:0] icmp_ln86_600_reg_1431;
reg   [0:0] icmp_ln86_600_reg_1431_pp0_iter1_reg;
reg   [0:0] icmp_ln86_600_reg_1431_pp0_iter2_reg;
reg   [0:0] icmp_ln86_600_reg_1431_pp0_iter3_reg;
wire   [0:0] icmp_ln86_601_fu_438_p2;
reg   [0:0] icmp_ln86_601_reg_1437;
reg   [0:0] icmp_ln86_601_reg_1437_pp0_iter1_reg;
reg   [0:0] icmp_ln86_601_reg_1437_pp0_iter2_reg;
reg   [0:0] icmp_ln86_601_reg_1437_pp0_iter3_reg;
wire   [0:0] icmp_ln86_602_fu_444_p2;
reg   [0:0] icmp_ln86_602_reg_1443;
wire   [0:0] icmp_ln86_603_fu_450_p2;
reg   [0:0] icmp_ln86_603_reg_1449;
reg   [0:0] icmp_ln86_603_reg_1449_pp0_iter1_reg;
wire   [0:0] icmp_ln86_604_fu_456_p2;
reg   [0:0] icmp_ln86_604_reg_1455;
reg   [0:0] icmp_ln86_604_reg_1455_pp0_iter1_reg;
reg   [0:0] icmp_ln86_604_reg_1455_pp0_iter2_reg;
wire   [0:0] icmp_ln86_605_fu_462_p2;
reg   [0:0] icmp_ln86_605_reg_1461;
reg   [0:0] icmp_ln86_605_reg_1461_pp0_iter1_reg;
reg   [0:0] icmp_ln86_605_reg_1461_pp0_iter2_reg;
reg   [0:0] icmp_ln86_605_reg_1461_pp0_iter3_reg;
wire   [0:0] icmp_ln86_606_fu_468_p2;
reg   [0:0] icmp_ln86_606_reg_1467;
reg   [0:0] icmp_ln86_606_reg_1467_pp0_iter1_reg;
reg   [0:0] icmp_ln86_606_reg_1467_pp0_iter2_reg;
reg   [0:0] icmp_ln86_606_reg_1467_pp0_iter3_reg;
wire   [0:0] icmp_ln86_607_fu_474_p2;
reg   [0:0] icmp_ln86_607_reg_1473;
reg   [0:0] icmp_ln86_607_reg_1473_pp0_iter1_reg;
reg   [0:0] icmp_ln86_607_reg_1473_pp0_iter2_reg;
reg   [0:0] icmp_ln86_607_reg_1473_pp0_iter3_reg;
reg   [0:0] icmp_ln86_607_reg_1473_pp0_iter4_reg;
wire   [0:0] icmp_ln86_608_fu_480_p2;
reg   [0:0] icmp_ln86_608_reg_1479;
reg   [0:0] icmp_ln86_608_reg_1479_pp0_iter1_reg;
reg   [0:0] icmp_ln86_608_reg_1479_pp0_iter2_reg;
reg   [0:0] icmp_ln86_608_reg_1479_pp0_iter3_reg;
reg   [0:0] icmp_ln86_608_reg_1479_pp0_iter4_reg;
reg   [0:0] icmp_ln86_608_reg_1479_pp0_iter5_reg;
wire   [0:0] icmp_ln86_609_fu_486_p2;
reg   [0:0] icmp_ln86_609_reg_1485;
reg   [0:0] icmp_ln86_609_reg_1485_pp0_iter1_reg;
reg   [0:0] icmp_ln86_609_reg_1485_pp0_iter2_reg;
reg   [0:0] icmp_ln86_609_reg_1485_pp0_iter3_reg;
reg   [0:0] icmp_ln86_609_reg_1485_pp0_iter4_reg;
reg   [0:0] icmp_ln86_609_reg_1485_pp0_iter5_reg;
reg   [0:0] icmp_ln86_609_reg_1485_pp0_iter6_reg;
wire   [0:0] icmp_ln86_610_fu_492_p2;
reg   [0:0] icmp_ln86_610_reg_1491;
reg   [0:0] icmp_ln86_610_reg_1491_pp0_iter1_reg;
wire   [0:0] icmp_ln86_611_fu_498_p2;
reg   [0:0] icmp_ln86_611_reg_1496;
wire   [0:0] icmp_ln86_612_fu_504_p2;
reg   [0:0] icmp_ln86_612_reg_1501;
reg   [0:0] icmp_ln86_612_reg_1501_pp0_iter1_reg;
wire   [0:0] icmp_ln86_613_fu_510_p2;
reg   [0:0] icmp_ln86_613_reg_1506;
reg   [0:0] icmp_ln86_613_reg_1506_pp0_iter1_reg;
wire   [0:0] icmp_ln86_614_fu_516_p2;
reg   [0:0] icmp_ln86_614_reg_1511;
reg   [0:0] icmp_ln86_614_reg_1511_pp0_iter1_reg;
reg   [0:0] icmp_ln86_614_reg_1511_pp0_iter2_reg;
wire   [0:0] icmp_ln86_615_fu_522_p2;
reg   [0:0] icmp_ln86_615_reg_1516;
reg   [0:0] icmp_ln86_615_reg_1516_pp0_iter1_reg;
reg   [0:0] icmp_ln86_615_reg_1516_pp0_iter2_reg;
wire   [0:0] icmp_ln86_616_fu_528_p2;
reg   [0:0] icmp_ln86_616_reg_1521;
reg   [0:0] icmp_ln86_616_reg_1521_pp0_iter1_reg;
reg   [0:0] icmp_ln86_616_reg_1521_pp0_iter2_reg;
wire   [0:0] icmp_ln86_617_fu_534_p2;
reg   [0:0] icmp_ln86_617_reg_1526;
reg   [0:0] icmp_ln86_617_reg_1526_pp0_iter1_reg;
reg   [0:0] icmp_ln86_617_reg_1526_pp0_iter2_reg;
reg   [0:0] icmp_ln86_617_reg_1526_pp0_iter3_reg;
wire   [0:0] icmp_ln86_618_fu_540_p2;
reg   [0:0] icmp_ln86_618_reg_1531;
reg   [0:0] icmp_ln86_618_reg_1531_pp0_iter1_reg;
reg   [0:0] icmp_ln86_618_reg_1531_pp0_iter2_reg;
reg   [0:0] icmp_ln86_618_reg_1531_pp0_iter3_reg;
wire   [0:0] icmp_ln86_619_fu_546_p2;
reg   [0:0] icmp_ln86_619_reg_1536;
reg   [0:0] icmp_ln86_619_reg_1536_pp0_iter1_reg;
reg   [0:0] icmp_ln86_619_reg_1536_pp0_iter2_reg;
reg   [0:0] icmp_ln86_619_reg_1536_pp0_iter3_reg;
wire   [0:0] icmp_ln86_620_fu_552_p2;
reg   [0:0] icmp_ln86_620_reg_1541;
reg   [0:0] icmp_ln86_620_reg_1541_pp0_iter1_reg;
reg   [0:0] icmp_ln86_620_reg_1541_pp0_iter2_reg;
reg   [0:0] icmp_ln86_620_reg_1541_pp0_iter3_reg;
reg   [0:0] icmp_ln86_620_reg_1541_pp0_iter4_reg;
wire   [0:0] icmp_ln86_621_fu_558_p2;
reg   [0:0] icmp_ln86_621_reg_1546;
reg   [0:0] icmp_ln86_621_reg_1546_pp0_iter1_reg;
reg   [0:0] icmp_ln86_621_reg_1546_pp0_iter2_reg;
reg   [0:0] icmp_ln86_621_reg_1546_pp0_iter3_reg;
reg   [0:0] icmp_ln86_621_reg_1546_pp0_iter4_reg;
wire   [0:0] icmp_ln86_622_fu_564_p2;
reg   [0:0] icmp_ln86_622_reg_1551;
reg   [0:0] icmp_ln86_622_reg_1551_pp0_iter1_reg;
reg   [0:0] icmp_ln86_622_reg_1551_pp0_iter2_reg;
reg   [0:0] icmp_ln86_622_reg_1551_pp0_iter3_reg;
reg   [0:0] icmp_ln86_622_reg_1551_pp0_iter4_reg;
reg   [0:0] icmp_ln86_622_reg_1551_pp0_iter5_reg;
wire   [0:0] icmp_ln86_623_fu_570_p2;
reg   [0:0] icmp_ln86_623_reg_1556;
reg   [0:0] icmp_ln86_623_reg_1556_pp0_iter1_reg;
reg   [0:0] icmp_ln86_623_reg_1556_pp0_iter2_reg;
reg   [0:0] icmp_ln86_623_reg_1556_pp0_iter3_reg;
reg   [0:0] icmp_ln86_623_reg_1556_pp0_iter4_reg;
reg   [0:0] icmp_ln86_623_reg_1556_pp0_iter5_reg;
wire   [0:0] icmp_ln86_624_fu_576_p2;
reg   [0:0] icmp_ln86_624_reg_1561;
reg   [0:0] icmp_ln86_624_reg_1561_pp0_iter1_reg;
reg   [0:0] icmp_ln86_624_reg_1561_pp0_iter2_reg;
reg   [0:0] icmp_ln86_624_reg_1561_pp0_iter3_reg;
reg   [0:0] icmp_ln86_624_reg_1561_pp0_iter4_reg;
reg   [0:0] icmp_ln86_624_reg_1561_pp0_iter5_reg;
reg   [0:0] icmp_ln86_624_reg_1561_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_582_p2;
reg   [0:0] and_ln102_reg_1566;
reg   [0:0] and_ln102_reg_1566_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1566_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_593_p2;
reg   [0:0] and_ln104_reg_1576;
wire   [0:0] and_ln102_733_fu_598_p2;
reg   [0:0] and_ln102_733_reg_1582;
wire   [0:0] and_ln104_106_fu_607_p2;
reg   [0:0] and_ln104_106_reg_1589;
wire   [0:0] and_ln102_737_fu_612_p2;
reg   [0:0] and_ln102_737_reg_1594;
wire   [0:0] and_ln102_738_fu_622_p2;
reg   [0:0] and_ln102_738_reg_1600;
wire   [0:0] or_ln117_fu_638_p2;
reg   [0:0] or_ln117_reg_1606;
wire   [0:0] xor_ln104_fu_644_p2;
reg   [0:0] xor_ln104_reg_1611;
wire   [0:0] and_ln102_734_fu_649_p2;
reg   [0:0] and_ln102_734_reg_1617;
wire   [0:0] and_ln104_107_fu_658_p2;
reg   [0:0] and_ln104_107_reg_1623;
reg   [0:0] and_ln104_107_reg_1623_pp0_iter3_reg;
wire   [0:0] and_ln102_739_fu_668_p2;
reg   [0:0] and_ln102_739_reg_1629;
wire   [3:0] select_ln117_583_fu_769_p3;
reg   [3:0] select_ln117_583_reg_1634;
wire   [0:0] or_ln117_527_fu_776_p2;
reg   [0:0] or_ln117_527_reg_1639;
wire   [0:0] and_ln102_732_fu_781_p2;
reg   [0:0] and_ln102_732_reg_1645;
wire   [0:0] and_ln104_105_fu_790_p2;
reg   [0:0] and_ln104_105_reg_1651;
wire   [0:0] and_ln102_735_fu_795_p2;
reg   [0:0] and_ln102_735_reg_1657;
wire   [0:0] and_ln102_741_fu_809_p2;
reg   [0:0] and_ln102_741_reg_1663;
wire   [0:0] or_ln117_531_fu_883_p2;
reg   [0:0] or_ln117_531_reg_1669;
wire   [3:0] select_ln117_589_fu_897_p3;
reg   [3:0] select_ln117_589_reg_1674;
wire   [0:0] and_ln104_108_fu_910_p2;
reg   [0:0] and_ln104_108_reg_1679;
wire   [0:0] and_ln102_736_fu_915_p2;
reg   [0:0] and_ln102_736_reg_1684;
reg   [0:0] and_ln102_736_reg_1684_pp0_iter5_reg;
wire   [0:0] and_ln104_109_fu_924_p2;
reg   [0:0] and_ln104_109_reg_1691;
reg   [0:0] and_ln104_109_reg_1691_pp0_iter5_reg;
reg   [0:0] and_ln104_109_reg_1691_pp0_iter6_reg;
wire   [0:0] and_ln102_742_fu_939_p2;
reg   [0:0] and_ln102_742_reg_1697;
wire   [0:0] or_ln117_536_fu_1022_p2;
reg   [0:0] or_ln117_536_reg_1702;
wire   [4:0] select_ln117_595_fu_1034_p3;
reg   [4:0] select_ln117_595_reg_1707;
wire   [0:0] or_ln117_538_fu_1042_p2;
reg   [0:0] or_ln117_538_reg_1712;
wire   [0:0] or_ln117_540_fu_1048_p2;
reg   [0:0] or_ln117_540_reg_1718;
reg   [0:0] or_ln117_540_reg_1718_pp0_iter5_reg;
wire   [0:0] or_ln117_542_fu_1132_p2;
reg   [0:0] or_ln117_542_reg_1726;
wire   [4:0] select_ln117_601_fu_1145_p3;
reg   [4:0] select_ln117_601_reg_1731;
wire   [0:0] or_ln117_546_fu_1207_p2;
reg   [0:0] or_ln117_546_reg_1736;
wire   [4:0] select_ln117_605_fu_1221_p3;
reg   [4:0] select_ln117_605_reg_1741;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_281_fu_588_p2;
wire   [0:0] xor_ln104_283_fu_602_p2;
wire   [0:0] xor_ln104_287_fu_617_p2;
wire   [0:0] and_ln102_746_fu_627_p2;
wire   [0:0] and_ln102_747_fu_632_p2;
wire   [0:0] xor_ln104_284_fu_653_p2;
wire   [0:0] xor_ln104_288_fu_663_p2;
wire   [0:0] and_ln102_749_fu_681_p2;
wire   [0:0] and_ln102_745_fu_673_p2;
wire   [0:0] xor_ln117_fu_691_p2;
wire   [1:0] zext_ln117_fu_697_p1;
wire   [1:0] select_ln117_fu_701_p3;
wire   [1:0] select_ln117_578_fu_708_p3;
wire   [0:0] and_ln102_748_fu_677_p2;
wire   [2:0] zext_ln117_64_fu_715_p1;
wire   [0:0] or_ln117_523_fu_719_p2;
wire   [2:0] select_ln117_579_fu_724_p3;
wire   [0:0] or_ln117_524_fu_731_p2;
wire   [0:0] and_ln102_750_fu_686_p2;
wire   [2:0] select_ln117_580_fu_735_p3;
wire   [0:0] or_ln117_525_fu_743_p2;
wire   [2:0] select_ln117_581_fu_749_p3;
wire   [2:0] select_ln117_582_fu_757_p3;
wire   [3:0] zext_ln117_65_fu_765_p1;
wire   [0:0] xor_ln104_282_fu_785_p2;
wire   [0:0] xor_ln104_289_fu_800_p2;
wire   [0:0] and_ln102_752_fu_818_p2;
wire   [0:0] and_ln102_740_fu_805_p2;
wire   [0:0] and_ln102_751_fu_814_p2;
wire   [0:0] or_ln117_526_fu_833_p2;
wire   [0:0] and_ln102_753_fu_823_p2;
wire   [3:0] select_ln117_584_fu_838_p3;
wire   [0:0] or_ln117_528_fu_845_p2;
wire   [3:0] select_ln117_585_fu_850_p3;
wire   [0:0] or_ln117_529_fu_857_p2;
wire   [0:0] and_ln102_754_fu_828_p2;
wire   [3:0] select_ln117_586_fu_861_p3;
wire   [0:0] or_ln117_530_fu_869_p2;
wire   [3:0] select_ln117_587_fu_875_p3;
wire   [3:0] select_ln117_588_fu_889_p3;
wire   [0:0] xor_ln104_285_fu_905_p2;
wire   [0:0] xor_ln104_286_fu_919_p2;
wire   [0:0] xor_ln104_290_fu_929_p2;
wire   [0:0] and_ln102_755_fu_944_p2;
wire   [0:0] xor_ln104_291_fu_934_p2;
wire   [0:0] and_ln102_758_fu_958_p2;
wire   [0:0] and_ln102_756_fu_949_p2;
wire   [0:0] or_ln117_532_fu_968_p2;
wire   [3:0] select_ln117_590_fu_973_p3;
wire   [0:0] and_ln102_757_fu_954_p2;
wire   [4:0] zext_ln117_66_fu_980_p1;
wire   [0:0] or_ln117_533_fu_984_p2;
wire   [4:0] select_ln117_591_fu_989_p3;
wire   [0:0] or_ln117_534_fu_996_p2;
wire   [0:0] and_ln102_759_fu_963_p2;
wire   [4:0] select_ln117_592_fu_1000_p3;
wire   [0:0] or_ln117_535_fu_1008_p2;
wire   [4:0] select_ln117_593_fu_1014_p3;
wire   [4:0] select_ln117_594_fu_1026_p3;
wire   [0:0] tmp_fu_1052_p3;
wire   [0:0] xor_ln104_292_fu_1059_p2;
wire   [0:0] and_ln102_761_fu_1073_p2;
wire   [0:0] and_ln102_743_fu_1064_p2;
wire   [0:0] and_ln102_760_fu_1068_p2;
wire   [0:0] or_ln117_537_fu_1088_p2;
wire   [0:0] and_ln102_762_fu_1078_p2;
wire   [4:0] select_ln117_596_fu_1093_p3;
wire   [0:0] or_ln117_539_fu_1100_p2;
wire   [4:0] select_ln117_597_fu_1105_p3;
wire   [0:0] and_ln102_763_fu_1083_p2;
wire   [4:0] select_ln117_598_fu_1112_p3;
wire   [0:0] or_ln117_541_fu_1120_p2;
wire   [4:0] select_ln117_599_fu_1125_p3;
wire   [4:0] select_ln117_600_fu_1137_p3;
wire   [0:0] xor_ln104_293_fu_1153_p2;
wire   [0:0] and_ln102_764_fu_1162_p2;
wire   [0:0] and_ln102_744_fu_1158_p2;
wire   [0:0] and_ln102_765_fu_1167_p2;
wire   [0:0] or_ln117_543_fu_1177_p2;
wire   [0:0] or_ln117_544_fu_1182_p2;
wire   [0:0] and_ln102_766_fu_1172_p2;
wire   [4:0] select_ln117_602_fu_1186_p3;
wire   [0:0] or_ln117_545_fu_1193_p2;
wire   [4:0] select_ln117_603_fu_1199_p3;
wire   [4:0] select_ln117_604_fu_1213_p3;
wire   [0:0] xor_ln104_294_fu_1229_p2;
wire   [0:0] and_ln102_767_fu_1234_p2;
wire   [0:0] and_ln102_768_fu_1239_p2;
wire   [0:0] or_ln117_547_fu_1244_p2;
wire   [11:0] agg_result_fu_1256_p65;
wire   [4:0] agg_result_fu_1256_p66;
wire   [11:0] agg_result_fu_1256_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
reg   [17:0] p_read21_int_reg;
wire   [4:0] agg_result_fu_1256_p1;
wire   [4:0] agg_result_fu_1256_p3;
wire   [4:0] agg_result_fu_1256_p5;
wire   [4:0] agg_result_fu_1256_p7;
wire   [4:0] agg_result_fu_1256_p9;
wire   [4:0] agg_result_fu_1256_p11;
wire   [4:0] agg_result_fu_1256_p13;
wire   [4:0] agg_result_fu_1256_p15;
wire   [4:0] agg_result_fu_1256_p17;
wire   [4:0] agg_result_fu_1256_p19;
wire   [4:0] agg_result_fu_1256_p21;
wire   [4:0] agg_result_fu_1256_p23;
wire   [4:0] agg_result_fu_1256_p25;
wire   [4:0] agg_result_fu_1256_p27;
wire   [4:0] agg_result_fu_1256_p29;
wire   [4:0] agg_result_fu_1256_p31;
wire  signed [4:0] agg_result_fu_1256_p33;
wire  signed [4:0] agg_result_fu_1256_p35;
wire  signed [4:0] agg_result_fu_1256_p37;
wire  signed [4:0] agg_result_fu_1256_p39;
wire  signed [4:0] agg_result_fu_1256_p41;
wire  signed [4:0] agg_result_fu_1256_p43;
wire  signed [4:0] agg_result_fu_1256_p45;
wire  signed [4:0] agg_result_fu_1256_p47;
wire  signed [4:0] agg_result_fu_1256_p49;
wire  signed [4:0] agg_result_fu_1256_p51;
wire  signed [4:0] agg_result_fu_1256_p53;
wire  signed [4:0] agg_result_fu_1256_p55;
wire  signed [4:0] agg_result_fu_1256_p57;
wire  signed [4:0] agg_result_fu_1256_p59;
wire  signed [4:0] agg_result_fu_1256_p61;
wire  signed [4:0] agg_result_fu_1256_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x11 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x11_U721(
    .din0(12'd3996),
    .din1(12'd1203),
    .din2(12'd3633),
    .din3(12'd3965),
    .din4(12'd11),
    .din5(12'd163),
    .din6(12'd314),
    .din7(12'd80),
    .din8(12'd4007),
    .din9(12'd331),
    .din10(12'd3707),
    .din11(12'd518),
    .din12(12'd109),
    .din13(12'd3700),
    .din14(12'd3944),
    .din15(12'd1203),
    .din16(12'd3917),
    .din17(12'd69),
    .din18(12'd185),
    .din19(12'd3955),
    .din20(12'd251),
    .din21(12'd3627),
    .din22(12'd3754),
    .din23(12'd4001),
    .din24(12'd576),
    .din25(12'd3886),
    .din26(12'd67),
    .din27(12'd3711),
    .din28(12'd3640),
    .din29(12'd200),
    .din30(12'd3911),
    .din31(12'd4087),
    .def(agg_result_fu_1256_p65),
    .sel(agg_result_fu_1256_p66),
    .dout(agg_result_fu_1256_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_732_reg_1645 <= and_ln102_732_fu_781_p2;
        and_ln102_733_reg_1582 <= and_ln102_733_fu_598_p2;
        and_ln102_734_reg_1617 <= and_ln102_734_fu_649_p2;
        and_ln102_735_reg_1657 <= and_ln102_735_fu_795_p2;
        and_ln102_736_reg_1684 <= and_ln102_736_fu_915_p2;
        and_ln102_736_reg_1684_pp0_iter5_reg <= and_ln102_736_reg_1684;
        and_ln102_737_reg_1594 <= and_ln102_737_fu_612_p2;
        and_ln102_738_reg_1600 <= and_ln102_738_fu_622_p2;
        and_ln102_739_reg_1629 <= and_ln102_739_fu_668_p2;
        and_ln102_741_reg_1663 <= and_ln102_741_fu_809_p2;
        and_ln102_742_reg_1697 <= and_ln102_742_fu_939_p2;
        and_ln102_reg_1566 <= and_ln102_fu_582_p2;
        and_ln102_reg_1566_pp0_iter1_reg <= and_ln102_reg_1566;
        and_ln102_reg_1566_pp0_iter2_reg <= and_ln102_reg_1566_pp0_iter1_reg;
        and_ln104_105_reg_1651 <= and_ln104_105_fu_790_p2;
        and_ln104_106_reg_1589 <= and_ln104_106_fu_607_p2;
        and_ln104_107_reg_1623 <= and_ln104_107_fu_658_p2;
        and_ln104_107_reg_1623_pp0_iter3_reg <= and_ln104_107_reg_1623;
        and_ln104_108_reg_1679 <= and_ln104_108_fu_910_p2;
        and_ln104_109_reg_1691 <= and_ln104_109_fu_924_p2;
        and_ln104_109_reg_1691_pp0_iter5_reg <= and_ln104_109_reg_1691;
        and_ln104_109_reg_1691_pp0_iter6_reg <= and_ln104_109_reg_1691_pp0_iter5_reg;
        and_ln104_reg_1576 <= and_ln104_fu_593_p2;
        icmp_ln86_596_reg_1408 <= icmp_ln86_596_fu_408_p2;
        icmp_ln86_597_reg_1413 <= icmp_ln86_597_fu_414_p2;
        icmp_ln86_597_reg_1413_pp0_iter1_reg <= icmp_ln86_597_reg_1413;
        icmp_ln86_597_reg_1413_pp0_iter2_reg <= icmp_ln86_597_reg_1413_pp0_iter1_reg;
        icmp_ln86_598_reg_1419 <= icmp_ln86_598_fu_420_p2;
        icmp_ln86_599_reg_1425 <= icmp_ln86_599_fu_426_p2;
        icmp_ln86_599_reg_1425_pp0_iter1_reg <= icmp_ln86_599_reg_1425;
        icmp_ln86_600_reg_1431 <= icmp_ln86_600_fu_432_p2;
        icmp_ln86_600_reg_1431_pp0_iter1_reg <= icmp_ln86_600_reg_1431;
        icmp_ln86_600_reg_1431_pp0_iter2_reg <= icmp_ln86_600_reg_1431_pp0_iter1_reg;
        icmp_ln86_600_reg_1431_pp0_iter3_reg <= icmp_ln86_600_reg_1431_pp0_iter2_reg;
        icmp_ln86_601_reg_1437 <= icmp_ln86_601_fu_438_p2;
        icmp_ln86_601_reg_1437_pp0_iter1_reg <= icmp_ln86_601_reg_1437;
        icmp_ln86_601_reg_1437_pp0_iter2_reg <= icmp_ln86_601_reg_1437_pp0_iter1_reg;
        icmp_ln86_601_reg_1437_pp0_iter3_reg <= icmp_ln86_601_reg_1437_pp0_iter2_reg;
        icmp_ln86_602_reg_1443 <= icmp_ln86_602_fu_444_p2;
        icmp_ln86_603_reg_1449 <= icmp_ln86_603_fu_450_p2;
        icmp_ln86_603_reg_1449_pp0_iter1_reg <= icmp_ln86_603_reg_1449;
        icmp_ln86_604_reg_1455 <= icmp_ln86_604_fu_456_p2;
        icmp_ln86_604_reg_1455_pp0_iter1_reg <= icmp_ln86_604_reg_1455;
        icmp_ln86_604_reg_1455_pp0_iter2_reg <= icmp_ln86_604_reg_1455_pp0_iter1_reg;
        icmp_ln86_605_reg_1461 <= icmp_ln86_605_fu_462_p2;
        icmp_ln86_605_reg_1461_pp0_iter1_reg <= icmp_ln86_605_reg_1461;
        icmp_ln86_605_reg_1461_pp0_iter2_reg <= icmp_ln86_605_reg_1461_pp0_iter1_reg;
        icmp_ln86_605_reg_1461_pp0_iter3_reg <= icmp_ln86_605_reg_1461_pp0_iter2_reg;
        icmp_ln86_606_reg_1467 <= icmp_ln86_606_fu_468_p2;
        icmp_ln86_606_reg_1467_pp0_iter1_reg <= icmp_ln86_606_reg_1467;
        icmp_ln86_606_reg_1467_pp0_iter2_reg <= icmp_ln86_606_reg_1467_pp0_iter1_reg;
        icmp_ln86_606_reg_1467_pp0_iter3_reg <= icmp_ln86_606_reg_1467_pp0_iter2_reg;
        icmp_ln86_607_reg_1473 <= icmp_ln86_607_fu_474_p2;
        icmp_ln86_607_reg_1473_pp0_iter1_reg <= icmp_ln86_607_reg_1473;
        icmp_ln86_607_reg_1473_pp0_iter2_reg <= icmp_ln86_607_reg_1473_pp0_iter1_reg;
        icmp_ln86_607_reg_1473_pp0_iter3_reg <= icmp_ln86_607_reg_1473_pp0_iter2_reg;
        icmp_ln86_607_reg_1473_pp0_iter4_reg <= icmp_ln86_607_reg_1473_pp0_iter3_reg;
        icmp_ln86_608_reg_1479 <= icmp_ln86_608_fu_480_p2;
        icmp_ln86_608_reg_1479_pp0_iter1_reg <= icmp_ln86_608_reg_1479;
        icmp_ln86_608_reg_1479_pp0_iter2_reg <= icmp_ln86_608_reg_1479_pp0_iter1_reg;
        icmp_ln86_608_reg_1479_pp0_iter3_reg <= icmp_ln86_608_reg_1479_pp0_iter2_reg;
        icmp_ln86_608_reg_1479_pp0_iter4_reg <= icmp_ln86_608_reg_1479_pp0_iter3_reg;
        icmp_ln86_608_reg_1479_pp0_iter5_reg <= icmp_ln86_608_reg_1479_pp0_iter4_reg;
        icmp_ln86_609_reg_1485 <= icmp_ln86_609_fu_486_p2;
        icmp_ln86_609_reg_1485_pp0_iter1_reg <= icmp_ln86_609_reg_1485;
        icmp_ln86_609_reg_1485_pp0_iter2_reg <= icmp_ln86_609_reg_1485_pp0_iter1_reg;
        icmp_ln86_609_reg_1485_pp0_iter3_reg <= icmp_ln86_609_reg_1485_pp0_iter2_reg;
        icmp_ln86_609_reg_1485_pp0_iter4_reg <= icmp_ln86_609_reg_1485_pp0_iter3_reg;
        icmp_ln86_609_reg_1485_pp0_iter5_reg <= icmp_ln86_609_reg_1485_pp0_iter4_reg;
        icmp_ln86_609_reg_1485_pp0_iter6_reg <= icmp_ln86_609_reg_1485_pp0_iter5_reg;
        icmp_ln86_610_reg_1491 <= icmp_ln86_610_fu_492_p2;
        icmp_ln86_610_reg_1491_pp0_iter1_reg <= icmp_ln86_610_reg_1491;
        icmp_ln86_611_reg_1496 <= icmp_ln86_611_fu_498_p2;
        icmp_ln86_612_reg_1501 <= icmp_ln86_612_fu_504_p2;
        icmp_ln86_612_reg_1501_pp0_iter1_reg <= icmp_ln86_612_reg_1501;
        icmp_ln86_613_reg_1506 <= icmp_ln86_613_fu_510_p2;
        icmp_ln86_613_reg_1506_pp0_iter1_reg <= icmp_ln86_613_reg_1506;
        icmp_ln86_614_reg_1511 <= icmp_ln86_614_fu_516_p2;
        icmp_ln86_614_reg_1511_pp0_iter1_reg <= icmp_ln86_614_reg_1511;
        icmp_ln86_614_reg_1511_pp0_iter2_reg <= icmp_ln86_614_reg_1511_pp0_iter1_reg;
        icmp_ln86_615_reg_1516 <= icmp_ln86_615_fu_522_p2;
        icmp_ln86_615_reg_1516_pp0_iter1_reg <= icmp_ln86_615_reg_1516;
        icmp_ln86_615_reg_1516_pp0_iter2_reg <= icmp_ln86_615_reg_1516_pp0_iter1_reg;
        icmp_ln86_616_reg_1521 <= icmp_ln86_616_fu_528_p2;
        icmp_ln86_616_reg_1521_pp0_iter1_reg <= icmp_ln86_616_reg_1521;
        icmp_ln86_616_reg_1521_pp0_iter2_reg <= icmp_ln86_616_reg_1521_pp0_iter1_reg;
        icmp_ln86_617_reg_1526 <= icmp_ln86_617_fu_534_p2;
        icmp_ln86_617_reg_1526_pp0_iter1_reg <= icmp_ln86_617_reg_1526;
        icmp_ln86_617_reg_1526_pp0_iter2_reg <= icmp_ln86_617_reg_1526_pp0_iter1_reg;
        icmp_ln86_617_reg_1526_pp0_iter3_reg <= icmp_ln86_617_reg_1526_pp0_iter2_reg;
        icmp_ln86_618_reg_1531 <= icmp_ln86_618_fu_540_p2;
        icmp_ln86_618_reg_1531_pp0_iter1_reg <= icmp_ln86_618_reg_1531;
        icmp_ln86_618_reg_1531_pp0_iter2_reg <= icmp_ln86_618_reg_1531_pp0_iter1_reg;
        icmp_ln86_618_reg_1531_pp0_iter3_reg <= icmp_ln86_618_reg_1531_pp0_iter2_reg;
        icmp_ln86_619_reg_1536 <= icmp_ln86_619_fu_546_p2;
        icmp_ln86_619_reg_1536_pp0_iter1_reg <= icmp_ln86_619_reg_1536;
        icmp_ln86_619_reg_1536_pp0_iter2_reg <= icmp_ln86_619_reg_1536_pp0_iter1_reg;
        icmp_ln86_619_reg_1536_pp0_iter3_reg <= icmp_ln86_619_reg_1536_pp0_iter2_reg;
        icmp_ln86_620_reg_1541 <= icmp_ln86_620_fu_552_p2;
        icmp_ln86_620_reg_1541_pp0_iter1_reg <= icmp_ln86_620_reg_1541;
        icmp_ln86_620_reg_1541_pp0_iter2_reg <= icmp_ln86_620_reg_1541_pp0_iter1_reg;
        icmp_ln86_620_reg_1541_pp0_iter3_reg <= icmp_ln86_620_reg_1541_pp0_iter2_reg;
        icmp_ln86_620_reg_1541_pp0_iter4_reg <= icmp_ln86_620_reg_1541_pp0_iter3_reg;
        icmp_ln86_621_reg_1546 <= icmp_ln86_621_fu_558_p2;
        icmp_ln86_621_reg_1546_pp0_iter1_reg <= icmp_ln86_621_reg_1546;
        icmp_ln86_621_reg_1546_pp0_iter2_reg <= icmp_ln86_621_reg_1546_pp0_iter1_reg;
        icmp_ln86_621_reg_1546_pp0_iter3_reg <= icmp_ln86_621_reg_1546_pp0_iter2_reg;
        icmp_ln86_621_reg_1546_pp0_iter4_reg <= icmp_ln86_621_reg_1546_pp0_iter3_reg;
        icmp_ln86_622_reg_1551 <= icmp_ln86_622_fu_564_p2;
        icmp_ln86_622_reg_1551_pp0_iter1_reg <= icmp_ln86_622_reg_1551;
        icmp_ln86_622_reg_1551_pp0_iter2_reg <= icmp_ln86_622_reg_1551_pp0_iter1_reg;
        icmp_ln86_622_reg_1551_pp0_iter3_reg <= icmp_ln86_622_reg_1551_pp0_iter2_reg;
        icmp_ln86_622_reg_1551_pp0_iter4_reg <= icmp_ln86_622_reg_1551_pp0_iter3_reg;
        icmp_ln86_622_reg_1551_pp0_iter5_reg <= icmp_ln86_622_reg_1551_pp0_iter4_reg;
        icmp_ln86_623_reg_1556 <= icmp_ln86_623_fu_570_p2;
        icmp_ln86_623_reg_1556_pp0_iter1_reg <= icmp_ln86_623_reg_1556;
        icmp_ln86_623_reg_1556_pp0_iter2_reg <= icmp_ln86_623_reg_1556_pp0_iter1_reg;
        icmp_ln86_623_reg_1556_pp0_iter3_reg <= icmp_ln86_623_reg_1556_pp0_iter2_reg;
        icmp_ln86_623_reg_1556_pp0_iter4_reg <= icmp_ln86_623_reg_1556_pp0_iter3_reg;
        icmp_ln86_623_reg_1556_pp0_iter5_reg <= icmp_ln86_623_reg_1556_pp0_iter4_reg;
        icmp_ln86_624_reg_1561 <= icmp_ln86_624_fu_576_p2;
        icmp_ln86_624_reg_1561_pp0_iter1_reg <= icmp_ln86_624_reg_1561;
        icmp_ln86_624_reg_1561_pp0_iter2_reg <= icmp_ln86_624_reg_1561_pp0_iter1_reg;
        icmp_ln86_624_reg_1561_pp0_iter3_reg <= icmp_ln86_624_reg_1561_pp0_iter2_reg;
        icmp_ln86_624_reg_1561_pp0_iter4_reg <= icmp_ln86_624_reg_1561_pp0_iter3_reg;
        icmp_ln86_624_reg_1561_pp0_iter5_reg <= icmp_ln86_624_reg_1561_pp0_iter4_reg;
        icmp_ln86_624_reg_1561_pp0_iter6_reg <= icmp_ln86_624_reg_1561_pp0_iter5_reg;
        icmp_ln86_reg_1397 <= icmp_ln86_fu_402_p2;
        icmp_ln86_reg_1397_pp0_iter1_reg <= icmp_ln86_reg_1397;
        icmp_ln86_reg_1397_pp0_iter2_reg <= icmp_ln86_reg_1397_pp0_iter1_reg;
        icmp_ln86_reg_1397_pp0_iter3_reg <= icmp_ln86_reg_1397_pp0_iter2_reg;
        or_ln117_527_reg_1639 <= or_ln117_527_fu_776_p2;
        or_ln117_531_reg_1669 <= or_ln117_531_fu_883_p2;
        or_ln117_536_reg_1702 <= or_ln117_536_fu_1022_p2;
        or_ln117_538_reg_1712 <= or_ln117_538_fu_1042_p2;
        or_ln117_540_reg_1718 <= or_ln117_540_fu_1048_p2;
        or_ln117_540_reg_1718_pp0_iter5_reg <= or_ln117_540_reg_1718;
        or_ln117_542_reg_1726 <= or_ln117_542_fu_1132_p2;
        or_ln117_546_reg_1736 <= or_ln117_546_fu_1207_p2;
        or_ln117_reg_1606 <= or_ln117_fu_638_p2;
        p_read2029_reg_1392 <= p_read20_int_reg;
        p_read2029_reg_1392_pp0_iter1_reg <= p_read2029_reg_1392;
        p_read2029_reg_1392_pp0_iter2_reg <= p_read2029_reg_1392_pp0_iter1_reg;
        p_read2029_reg_1392_pp0_iter3_reg <= p_read2029_reg_1392_pp0_iter2_reg;
        p_read2029_reg_1392_pp0_iter4_reg <= p_read2029_reg_1392_pp0_iter3_reg;
        select_ln117_583_reg_1634 <= select_ln117_583_fu_769_p3;
        select_ln117_589_reg_1674 <= select_ln117_589_fu_897_p3;
        select_ln117_595_reg_1707 <= select_ln117_595_fu_1034_p3;
        select_ln117_601_reg_1731 <= select_ln117_601_fu_1145_p3;
        select_ln117_605_reg_1741 <= select_ln117_605_fu_1221_p3;
        xor_ln104_reg_1611 <= xor_ln104_fu_644_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1256_p65 = 'bx;

assign agg_result_fu_1256_p66 = ((or_ln117_547_fu_1244_p2[0:0] == 1'b1) ? select_ln117_605_reg_1741 : 5'd31);

assign and_ln102_732_fu_781_p2 = (xor_ln104_reg_1611 & icmp_ln86_597_reg_1413_pp0_iter2_reg);

assign and_ln102_733_fu_598_p2 = (icmp_ln86_598_reg_1419 & and_ln102_reg_1566);

assign and_ln102_734_fu_649_p2 = (icmp_ln86_599_reg_1425_pp0_iter1_reg & and_ln104_reg_1576);

assign and_ln102_735_fu_795_p2 = (icmp_ln86_600_reg_1431_pp0_iter2_reg & and_ln102_732_fu_781_p2);

assign and_ln102_736_fu_915_p2 = (icmp_ln86_601_reg_1437_pp0_iter3_reg & and_ln104_105_reg_1651);

assign and_ln102_737_fu_612_p2 = (icmp_ln86_602_reg_1443 & and_ln102_733_fu_598_p2);

assign and_ln102_738_fu_622_p2 = (icmp_ln86_603_reg_1449 & and_ln104_106_fu_607_p2);

assign and_ln102_739_fu_668_p2 = (icmp_ln86_604_reg_1455_pp0_iter1_reg & and_ln102_734_fu_649_p2);

assign and_ln102_740_fu_805_p2 = (icmp_ln86_605_reg_1461_pp0_iter2_reg & and_ln104_107_reg_1623);

assign and_ln102_741_fu_809_p2 = (icmp_ln86_606_reg_1467_pp0_iter2_reg & and_ln102_735_fu_795_p2);

assign and_ln102_742_fu_939_p2 = (icmp_ln86_607_reg_1473_pp0_iter3_reg & and_ln104_108_fu_910_p2);

assign and_ln102_743_fu_1064_p2 = (icmp_ln86_608_reg_1479_pp0_iter4_reg & and_ln102_736_reg_1684);

assign and_ln102_744_fu_1158_p2 = (icmp_ln86_609_reg_1485_pp0_iter5_reg & and_ln104_109_reg_1691_pp0_iter5_reg);

assign and_ln102_745_fu_673_p2 = (icmp_ln86_610_reg_1491_pp0_iter1_reg & and_ln102_737_reg_1594);

assign and_ln102_746_fu_627_p2 = (xor_ln104_287_fu_617_p2 & icmp_ln86_611_reg_1496);

assign and_ln102_747_fu_632_p2 = (and_ln102_746_fu_627_p2 & and_ln102_733_fu_598_p2);

assign and_ln102_748_fu_677_p2 = (icmp_ln86_612_reg_1501_pp0_iter1_reg & and_ln102_738_reg_1600);

assign and_ln102_749_fu_681_p2 = (xor_ln104_288_fu_663_p2 & icmp_ln86_613_reg_1506_pp0_iter1_reg);

assign and_ln102_750_fu_686_p2 = (and_ln104_106_reg_1589 & and_ln102_749_fu_681_p2);

assign and_ln102_751_fu_814_p2 = (icmp_ln86_614_reg_1511_pp0_iter2_reg & and_ln102_739_reg_1629);

assign and_ln102_752_fu_818_p2 = (xor_ln104_289_fu_800_p2 & icmp_ln86_615_reg_1516_pp0_iter2_reg);

assign and_ln102_753_fu_823_p2 = (and_ln102_752_fu_818_p2 & and_ln102_734_reg_1617);

assign and_ln102_754_fu_828_p2 = (icmp_ln86_616_reg_1521_pp0_iter2_reg & and_ln102_740_fu_805_p2);

assign and_ln102_755_fu_944_p2 = (xor_ln104_290_fu_929_p2 & icmp_ln86_617_reg_1526_pp0_iter3_reg);

assign and_ln102_756_fu_949_p2 = (and_ln104_107_reg_1623_pp0_iter3_reg & and_ln102_755_fu_944_p2);

assign and_ln102_757_fu_954_p2 = (icmp_ln86_618_reg_1531_pp0_iter3_reg & and_ln102_741_reg_1663);

assign and_ln102_758_fu_958_p2 = (xor_ln104_291_fu_934_p2 & icmp_ln86_619_reg_1536_pp0_iter3_reg);

assign and_ln102_759_fu_963_p2 = (and_ln102_758_fu_958_p2 & and_ln102_735_reg_1657);

assign and_ln102_760_fu_1068_p2 = (tmp_fu_1052_p3 & and_ln102_742_reg_1697);

assign and_ln102_761_fu_1073_p2 = (xor_ln104_292_fu_1059_p2 & icmp_ln86_620_reg_1541_pp0_iter4_reg);

assign and_ln102_762_fu_1078_p2 = (and_ln104_108_reg_1679 & and_ln102_761_fu_1073_p2);

assign and_ln102_763_fu_1083_p2 = (icmp_ln86_621_reg_1546_pp0_iter4_reg & and_ln102_743_fu_1064_p2);

assign and_ln102_764_fu_1162_p2 = (xor_ln104_293_fu_1153_p2 & icmp_ln86_622_reg_1551_pp0_iter5_reg);

assign and_ln102_765_fu_1167_p2 = (and_ln102_764_fu_1162_p2 & and_ln102_736_reg_1684_pp0_iter5_reg);

assign and_ln102_766_fu_1172_p2 = (icmp_ln86_623_reg_1556_pp0_iter5_reg & and_ln102_744_fu_1158_p2);

assign and_ln102_767_fu_1234_p2 = (xor_ln104_294_fu_1229_p2 & icmp_ln86_624_reg_1561_pp0_iter6_reg);

assign and_ln102_768_fu_1239_p2 = (and_ln104_109_reg_1691_pp0_iter6_reg & and_ln102_767_fu_1234_p2);

assign and_ln102_fu_582_p2 = (icmp_ln86_fu_402_p2 & icmp_ln86_596_fu_408_p2);

assign and_ln104_105_fu_790_p2 = (xor_ln104_reg_1611 & xor_ln104_282_fu_785_p2);

assign and_ln104_106_fu_607_p2 = (xor_ln104_283_fu_602_p2 & and_ln102_reg_1566);

assign and_ln104_107_fu_658_p2 = (xor_ln104_284_fu_653_p2 & and_ln104_reg_1576);

assign and_ln104_108_fu_910_p2 = (xor_ln104_285_fu_905_p2 & and_ln102_732_reg_1645);

assign and_ln104_109_fu_924_p2 = (xor_ln104_286_fu_919_p2 & and_ln104_105_reg_1651);

assign and_ln104_fu_593_p2 = (xor_ln104_281_fu_588_p2 & icmp_ln86_reg_1397);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1256_p67;

assign icmp_ln86_596_fu_408_p2 = (($signed(p_read12_int_reg) < $signed(18'd453)) ? 1'b1 : 1'b0);

assign icmp_ln86_597_fu_414_p2 = (($signed(p_read6_int_reg) < $signed(18'd790)) ? 1'b1 : 1'b0);

assign icmp_ln86_598_fu_420_p2 = (($signed(p_read1_int_reg) < $signed(18'd152129)) ? 1'b1 : 1'b0);

assign icmp_ln86_599_fu_426_p2 = (($signed(p_read4_int_reg) < $signed(18'd8660)) ? 1'b1 : 1'b0);

assign icmp_ln86_600_fu_432_p2 = (($signed(p_read14_int_reg) < $signed(18'd8975)) ? 1'b1 : 1'b0);

assign icmp_ln86_601_fu_438_p2 = (($signed(p_read11_int_reg) < $signed(18'd28)) ? 1'b1 : 1'b0);

assign icmp_ln86_602_fu_444_p2 = (($signed(p_read10_int_reg) < $signed(18'd471)) ? 1'b1 : 1'b0);

assign icmp_ln86_603_fu_450_p2 = (($signed(p_read7_int_reg) < $signed(18'd88)) ? 1'b1 : 1'b0);

assign icmp_ln86_604_fu_456_p2 = (($signed(p_read7_int_reg) < $signed(18'd100)) ? 1'b1 : 1'b0);

assign icmp_ln86_605_fu_462_p2 = (($signed(p_read16_int_reg) < $signed(18'd338)) ? 1'b1 : 1'b0);

assign icmp_ln86_606_fu_468_p2 = (($signed(p_read5_int_reg) < $signed(18'd6793)) ? 1'b1 : 1'b0);

assign icmp_ln86_607_fu_474_p2 = (($signed(p_read1_int_reg) < $signed(18'd255292)) ? 1'b1 : 1'b0);

assign icmp_ln86_608_fu_480_p2 = (($signed(p_read3_int_reg) < $signed(18'd89656)) ? 1'b1 : 1'b0);

assign icmp_ln86_609_fu_486_p2 = (($signed(p_read1_int_reg) < $signed(18'd197174)) ? 1'b1 : 1'b0);

assign icmp_ln86_610_fu_492_p2 = (($signed(p_read12_int_reg) < $signed(18'd171)) ? 1'b1 : 1'b0);

assign icmp_ln86_611_fu_498_p2 = (($signed(p_read15_int_reg) < $signed(18'd439)) ? 1'b1 : 1'b0);

assign icmp_ln86_612_fu_504_p2 = (($signed(p_read18_int_reg) < $signed(18'd92329)) ? 1'b1 : 1'b0);

assign icmp_ln86_613_fu_510_p2 = (($signed(p_read8_int_reg) < $signed(18'd22)) ? 1'b1 : 1'b0);

assign icmp_ln86_614_fu_516_p2 = (($signed(p_read5_int_reg) < $signed(18'd898)) ? 1'b1 : 1'b0);

assign icmp_ln86_615_fu_522_p2 = (($signed(p_read17_int_reg) < $signed(18'd411)) ? 1'b1 : 1'b0);

assign icmp_ln86_616_fu_528_p2 = (($signed(p_read17_int_reg) < $signed(18'd287)) ? 1'b1 : 1'b0);

assign icmp_ln86_617_fu_534_p2 = (($signed(p_read21_int_reg) < $signed(18'd46593)) ? 1'b1 : 1'b0);

assign icmp_ln86_618_fu_540_p2 = (($signed(p_read7_int_reg) < $signed(18'd98)) ? 1'b1 : 1'b0);

assign icmp_ln86_619_fu_546_p2 = (($signed(p_read8_int_reg) < $signed(18'd31)) ? 1'b1 : 1'b0);

assign icmp_ln86_620_fu_552_p2 = (($signed(p_read9_int_reg) < $signed(18'd1267)) ? 1'b1 : 1'b0);

assign icmp_ln86_621_fu_558_p2 = (($signed(p_read13_int_reg) < $signed(18'd78)) ? 1'b1 : 1'b0);

assign icmp_ln86_622_fu_564_p2 = (($signed(p_read8_int_reg) < $signed(18'd5)) ? 1'b1 : 1'b0);

assign icmp_ln86_623_fu_570_p2 = (($signed(p_read2_int_reg) < $signed(18'd1383)) ? 1'b1 : 1'b0);

assign icmp_ln86_624_fu_576_p2 = (($signed(p_read19_int_reg) < $signed(18'd82625)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_402_p2 = (($signed(p_read21_int_reg) < $signed(18'd48641)) ? 1'b1 : 1'b0);

assign or_ln117_523_fu_719_p2 = (and_ln102_748_fu_677_p2 | and_ln102_733_reg_1582);

assign or_ln117_524_fu_731_p2 = (and_ln102_738_reg_1600 | and_ln102_733_reg_1582);

assign or_ln117_525_fu_743_p2 = (or_ln117_524_fu_731_p2 | and_ln102_750_fu_686_p2);

assign or_ln117_526_fu_833_p2 = (and_ln102_reg_1566_pp0_iter2_reg | and_ln102_751_fu_814_p2);

assign or_ln117_527_fu_776_p2 = (and_ln102_reg_1566_pp0_iter1_reg | and_ln102_739_fu_668_p2);

assign or_ln117_528_fu_845_p2 = (or_ln117_527_reg_1639 | and_ln102_753_fu_823_p2);

assign or_ln117_529_fu_857_p2 = (and_ln102_reg_1566_pp0_iter2_reg | and_ln102_734_reg_1617);

assign or_ln117_530_fu_869_p2 = (or_ln117_529_fu_857_p2 | and_ln102_754_fu_828_p2);

assign or_ln117_531_fu_883_p2 = (or_ln117_529_fu_857_p2 | and_ln102_740_fu_805_p2);

assign or_ln117_532_fu_968_p2 = (or_ln117_531_reg_1669 | and_ln102_756_fu_949_p2);

assign or_ln117_533_fu_984_p2 = (icmp_ln86_reg_1397_pp0_iter3_reg | and_ln102_757_fu_954_p2);

assign or_ln117_534_fu_996_p2 = (icmp_ln86_reg_1397_pp0_iter3_reg | and_ln102_741_reg_1663);

assign or_ln117_535_fu_1008_p2 = (or_ln117_534_fu_996_p2 | and_ln102_759_fu_963_p2);

assign or_ln117_536_fu_1022_p2 = (icmp_ln86_reg_1397_pp0_iter3_reg | and_ln102_735_reg_1657);

assign or_ln117_537_fu_1088_p2 = (or_ln117_536_reg_1702 | and_ln102_760_fu_1068_p2);

assign or_ln117_538_fu_1042_p2 = (or_ln117_536_fu_1022_p2 | and_ln102_742_fu_939_p2);

assign or_ln117_539_fu_1100_p2 = (or_ln117_538_reg_1712 | and_ln102_762_fu_1078_p2);

assign or_ln117_540_fu_1048_p2 = (icmp_ln86_reg_1397_pp0_iter3_reg | and_ln102_732_reg_1645);

assign or_ln117_541_fu_1120_p2 = (or_ln117_540_reg_1718 | and_ln102_763_fu_1083_p2);

assign or_ln117_542_fu_1132_p2 = (or_ln117_540_reg_1718 | and_ln102_743_fu_1064_p2);

assign or_ln117_543_fu_1177_p2 = (or_ln117_542_reg_1726 | and_ln102_765_fu_1167_p2);

assign or_ln117_544_fu_1182_p2 = (or_ln117_540_reg_1718_pp0_iter5_reg | and_ln102_736_reg_1684_pp0_iter5_reg);

assign or_ln117_545_fu_1193_p2 = (or_ln117_544_fu_1182_p2 | and_ln102_766_fu_1172_p2);

assign or_ln117_546_fu_1207_p2 = (or_ln117_544_fu_1182_p2 | and_ln102_744_fu_1158_p2);

assign or_ln117_547_fu_1244_p2 = (or_ln117_546_reg_1736 | and_ln102_768_fu_1239_p2);

assign or_ln117_fu_638_p2 = (and_ln102_747_fu_632_p2 | and_ln102_737_fu_612_p2);

assign select_ln117_578_fu_708_p3 = ((or_ln117_reg_1606[0:0] == 1'b1) ? select_ln117_fu_701_p3 : 2'd3);

assign select_ln117_579_fu_724_p3 = ((and_ln102_733_reg_1582[0:0] == 1'b1) ? zext_ln117_64_fu_715_p1 : 3'd4);

assign select_ln117_580_fu_735_p3 = ((or_ln117_523_fu_719_p2[0:0] == 1'b1) ? select_ln117_579_fu_724_p3 : 3'd5);

assign select_ln117_581_fu_749_p3 = ((or_ln117_524_fu_731_p2[0:0] == 1'b1) ? select_ln117_580_fu_735_p3 : 3'd6);

assign select_ln117_582_fu_757_p3 = ((or_ln117_525_fu_743_p2[0:0] == 1'b1) ? select_ln117_581_fu_749_p3 : 3'd7);

assign select_ln117_583_fu_769_p3 = ((and_ln102_reg_1566_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_65_fu_765_p1 : 4'd8);

assign select_ln117_584_fu_838_p3 = ((or_ln117_526_fu_833_p2[0:0] == 1'b1) ? select_ln117_583_reg_1634 : 4'd9);

assign select_ln117_585_fu_850_p3 = ((or_ln117_527_reg_1639[0:0] == 1'b1) ? select_ln117_584_fu_838_p3 : 4'd10);

assign select_ln117_586_fu_861_p3 = ((or_ln117_528_fu_845_p2[0:0] == 1'b1) ? select_ln117_585_fu_850_p3 : 4'd11);

assign select_ln117_587_fu_875_p3 = ((or_ln117_529_fu_857_p2[0:0] == 1'b1) ? select_ln117_586_fu_861_p3 : 4'd12);

assign select_ln117_588_fu_889_p3 = ((or_ln117_530_fu_869_p2[0:0] == 1'b1) ? select_ln117_587_fu_875_p3 : 4'd13);

assign select_ln117_589_fu_897_p3 = ((or_ln117_531_fu_883_p2[0:0] == 1'b1) ? select_ln117_588_fu_889_p3 : 4'd14);

assign select_ln117_590_fu_973_p3 = ((or_ln117_532_fu_968_p2[0:0] == 1'b1) ? select_ln117_589_reg_1674 : 4'd15);

assign select_ln117_591_fu_989_p3 = ((icmp_ln86_reg_1397_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_66_fu_980_p1 : 5'd16);

assign select_ln117_592_fu_1000_p3 = ((or_ln117_533_fu_984_p2[0:0] == 1'b1) ? select_ln117_591_fu_989_p3 : 5'd17);

assign select_ln117_593_fu_1014_p3 = ((or_ln117_534_fu_996_p2[0:0] == 1'b1) ? select_ln117_592_fu_1000_p3 : 5'd18);

assign select_ln117_594_fu_1026_p3 = ((or_ln117_535_fu_1008_p2[0:0] == 1'b1) ? select_ln117_593_fu_1014_p3 : 5'd19);

assign select_ln117_595_fu_1034_p3 = ((or_ln117_536_fu_1022_p2[0:0] == 1'b1) ? select_ln117_594_fu_1026_p3 : 5'd20);

assign select_ln117_596_fu_1093_p3 = ((or_ln117_537_fu_1088_p2[0:0] == 1'b1) ? select_ln117_595_reg_1707 : 5'd21);

assign select_ln117_597_fu_1105_p3 = ((or_ln117_538_reg_1712[0:0] == 1'b1) ? select_ln117_596_fu_1093_p3 : 5'd22);

assign select_ln117_598_fu_1112_p3 = ((or_ln117_539_fu_1100_p2[0:0] == 1'b1) ? select_ln117_597_fu_1105_p3 : 5'd23);

assign select_ln117_599_fu_1125_p3 = ((or_ln117_540_reg_1718[0:0] == 1'b1) ? select_ln117_598_fu_1112_p3 : 5'd24);

assign select_ln117_600_fu_1137_p3 = ((or_ln117_541_fu_1120_p2[0:0] == 1'b1) ? select_ln117_599_fu_1125_p3 : 5'd25);

assign select_ln117_601_fu_1145_p3 = ((or_ln117_542_fu_1132_p2[0:0] == 1'b1) ? select_ln117_600_fu_1137_p3 : 5'd26);

assign select_ln117_602_fu_1186_p3 = ((or_ln117_543_fu_1177_p2[0:0] == 1'b1) ? select_ln117_601_reg_1731 : 5'd27);

assign select_ln117_603_fu_1199_p3 = ((or_ln117_544_fu_1182_p2[0:0] == 1'b1) ? select_ln117_602_fu_1186_p3 : 5'd28);

assign select_ln117_604_fu_1213_p3 = ((or_ln117_545_fu_1193_p2[0:0] == 1'b1) ? select_ln117_603_fu_1199_p3 : 5'd29);

assign select_ln117_605_fu_1221_p3 = ((or_ln117_546_fu_1207_p2[0:0] == 1'b1) ? select_ln117_604_fu_1213_p3 : 5'd30);

assign select_ln117_fu_701_p3 = ((and_ln102_737_reg_1594[0:0] == 1'b1) ? zext_ln117_fu_697_p1 : 2'd2);

assign tmp_fu_1052_p3 = p_read2029_reg_1392_pp0_iter4_reg[32'd17];

assign xor_ln104_281_fu_588_p2 = (icmp_ln86_596_reg_1408 ^ 1'd1);

assign xor_ln104_282_fu_785_p2 = (icmp_ln86_597_reg_1413_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_283_fu_602_p2 = (icmp_ln86_598_reg_1419 ^ 1'd1);

assign xor_ln104_284_fu_653_p2 = (icmp_ln86_599_reg_1425_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_285_fu_905_p2 = (icmp_ln86_600_reg_1431_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_286_fu_919_p2 = (icmp_ln86_601_reg_1437_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_287_fu_617_p2 = (icmp_ln86_602_reg_1443 ^ 1'd1);

assign xor_ln104_288_fu_663_p2 = (icmp_ln86_603_reg_1449_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_289_fu_800_p2 = (icmp_ln86_604_reg_1455_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_290_fu_929_p2 = (icmp_ln86_605_reg_1461_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_291_fu_934_p2 = (icmp_ln86_606_reg_1467_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_292_fu_1059_p2 = (icmp_ln86_607_reg_1473_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_293_fu_1153_p2 = (icmp_ln86_608_reg_1479_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_294_fu_1229_p2 = (icmp_ln86_609_reg_1485_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_644_p2 = (icmp_ln86_reg_1397_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_691_p2 = (1'd1 ^ and_ln102_745_fu_673_p2);

assign zext_ln117_64_fu_715_p1 = select_ln117_578_fu_708_p3;

assign zext_ln117_65_fu_765_p1 = select_ln117_582_fu_757_p3;

assign zext_ln117_66_fu_980_p1 = select_ln117_590_fu_973_p3;

assign zext_ln117_fu_697_p1 = xor_ln117_fu_691_p2;

endmodule //conifer_jettag_accelerator_decision_function_78
