INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zaposleni/Downloads/fir_filtar-master/fir_filtar/fir_filtar.sim/sim_1/synth/func/xsim/fir_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mac'
INFO: [VRFC 10-3107] analyzing entity 'mac_0'
INFO: [VRFC 10-3107] analyzing entity 'mac_1'
INFO: [VRFC 10-3107] analyzing entity 'mac_10'
INFO: [VRFC 10-3107] analyzing entity 'mac_11'
INFO: [VRFC 10-3107] analyzing entity 'mac_12'
INFO: [VRFC 10-3107] analyzing entity 'mac_13'
INFO: [VRFC 10-3107] analyzing entity 'mac_14'
INFO: [VRFC 10-3107] analyzing entity 'mac_15'
INFO: [VRFC 10-3107] analyzing entity 'mac_16'
INFO: [VRFC 10-3107] analyzing entity 'mac_17'
INFO: [VRFC 10-3107] analyzing entity 'mac_18'
INFO: [VRFC 10-3107] analyzing entity 'mac_19'
INFO: [VRFC 10-3107] analyzing entity 'mac_2'
INFO: [VRFC 10-3107] analyzing entity 'mac_3'
INFO: [VRFC 10-3107] analyzing entity 'mac_4'
INFO: [VRFC 10-3107] analyzing entity 'mac_5'
INFO: [VRFC 10-3107] analyzing entity 'mac_6'
INFO: [VRFC 10-3107] analyzing entity 'mac_7'
INFO: [VRFC 10-3107] analyzing entity 'mac_8'
INFO: [VRFC 10-3107] analyzing entity 'mac_9'
INFO: [VRFC 10-3107] analyzing entity 'fir_filtar'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zaposleni/Downloads/fir_filtar-master/fir_filtar/fir_filtar.srcs/sources_1/new/util_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zaposleni/Downloads/fir_filtar-master/fir_filtar/fir_filtar.srcs/sources_1/new/txt_util.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zaposleni/Downloads/fir_filtar-master/fir_filtar/fir_filtar.srcs/sim_1/new/fir_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_tb'
ERROR: [VRFC 10-3342] formal 'fir_ord' is not a generic [C:/Users/zaposleni/Downloads/fir_filtar-master/fir_filtar/fir_filtar.srcs/sim_1/new/fir_tb.vhd:67]
ERROR: [VRFC 10-3342] formal 'input_data_width' is not a generic [C:/Users/zaposleni/Downloads/fir_filtar-master/fir_filtar/fir_filtar.srcs/sim_1/new/fir_tb.vhd:68]
ERROR: [VRFC 10-3342] formal 'output_data_width' is not a generic [C:/Users/zaposleni/Downloads/fir_filtar-master/fir_filtar/fir_filtar.srcs/sim_1/new/fir_tb.vhd:69]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/zaposleni/Downloads/fir_filtar-master/fir_filtar/fir_filtar.srcs/sim_1/new/fir_tb.vhd:46]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/zaposleni/Downloads/fir_filtar-master/fir_filtar/fir_filtar.srcs/sim_1/new/fir_tb.vhd' ignored due to errors
