// Seed: 1459260896
module module_0 #(
    parameter id_6 = 32'd21
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [-1 : 1] _id_6 = 1;
  assign module_1.id_2 = 0;
  logic id_7, id_8, id_9, id_10, id_11;
  wire id_12;
  wire [!  id_6 : -1 'd0] id_13;
  wire id_14;
  assign id_7 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd96
) (
    output wire id_0,
    input supply1 id_1,
    input wor id_2,
    input supply0 _id_3
);
  wire [~  id_3 : ~  id_3] id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
