
Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012488  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a14  08012618  08012618  00022618  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801302c  0801302c  0003024c  2**0
                  CONTENTS
  4 .ARM          00000008  0801302c  0801302c  0002302c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013034  08013034  0003024c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013034  08013034  00023034  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013038  08013038  00023038  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000024c  20000000  0801303c  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000021ac  2000024c  08013288  0003024c  2**2
                  ALLOC
 10 ._user_heap_stack 00000a00  200023f8  08013288  000323f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003024c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002ff68  00000000  00000000  0003027c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000601d  00000000  00000000  000601e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000021a8  00000000  00000000  00066208  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001f48  00000000  00000000  000683b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028f03  00000000  00000000  0006a2f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002dcfb  00000000  00000000  000931fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d9e22  00000000  00000000  000c0ef6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0019ad18  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000991c  00000000  00000000  0019ad6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000024c 	.word	0x2000024c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08012600 	.word	0x08012600

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000250 	.word	0x20000250
 80001cc:	08012600 	.word	0x08012600

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_dmul>:
 8000280:	b570      	push	{r4, r5, r6, lr}
 8000282:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000286:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800028a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800028e:	bf1d      	ittte	ne
 8000290:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000294:	ea94 0f0c 	teqne	r4, ip
 8000298:	ea95 0f0c 	teqne	r5, ip
 800029c:	f000 f8de 	bleq	800045c <__aeabi_dmul+0x1dc>
 80002a0:	442c      	add	r4, r5
 80002a2:	ea81 0603 	eor.w	r6, r1, r3
 80002a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002b2:	bf18      	it	ne
 80002b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002c0:	d038      	beq.n	8000334 <__aeabi_dmul+0xb4>
 80002c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002c6:	f04f 0500 	mov.w	r5, #0
 80002ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002d6:	f04f 0600 	mov.w	r6, #0
 80002da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002de:	f09c 0f00 	teq	ip, #0
 80002e2:	bf18      	it	ne
 80002e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80002ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80002f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80002f4:	d204      	bcs.n	8000300 <__aeabi_dmul+0x80>
 80002f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002fa:	416d      	adcs	r5, r5
 80002fc:	eb46 0606 	adc.w	r6, r6, r6
 8000300:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000304:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000308:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800030c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000310:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000314:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000318:	bf88      	it	hi
 800031a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800031e:	d81e      	bhi.n	800035e <__aeabi_dmul+0xde>
 8000320:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000338:	ea46 0101 	orr.w	r1, r6, r1
 800033c:	ea40 0002 	orr.w	r0, r0, r2
 8000340:	ea81 0103 	eor.w	r1, r1, r3
 8000344:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000348:	bfc2      	ittt	gt
 800034a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800034e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000352:	bd70      	popgt	{r4, r5, r6, pc}
 8000354:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000358:	f04f 0e00 	mov.w	lr, #0
 800035c:	3c01      	subs	r4, #1
 800035e:	f300 80ab 	bgt.w	80004b8 <__aeabi_dmul+0x238>
 8000362:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000366:	bfde      	ittt	le
 8000368:	2000      	movle	r0, #0
 800036a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800036e:	bd70      	pople	{r4, r5, r6, pc}
 8000370:	f1c4 0400 	rsb	r4, r4, #0
 8000374:	3c20      	subs	r4, #32
 8000376:	da35      	bge.n	80003e4 <__aeabi_dmul+0x164>
 8000378:	340c      	adds	r4, #12
 800037a:	dc1b      	bgt.n	80003b4 <__aeabi_dmul+0x134>
 800037c:	f104 0414 	add.w	r4, r4, #20
 8000380:	f1c4 0520 	rsb	r5, r4, #32
 8000384:	fa00 f305 	lsl.w	r3, r0, r5
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea40 0002 	orr.w	r0, r0, r2
 8000394:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000398:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800039c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003a0:	fa21 f604 	lsr.w	r6, r1, r4
 80003a4:	eb42 0106 	adc.w	r1, r2, r6
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f1c4 040c 	rsb	r4, r4, #12
 80003b8:	f1c4 0520 	rsb	r5, r4, #32
 80003bc:	fa00 f304 	lsl.w	r3, r0, r4
 80003c0:	fa20 f005 	lsr.w	r0, r0, r5
 80003c4:	fa01 f204 	lsl.w	r2, r1, r4
 80003c8:	ea40 0002 	orr.w	r0, r0, r2
 80003cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d4:	f141 0100 	adc.w	r1, r1, #0
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 0520 	rsb	r5, r4, #32
 80003e8:	fa00 f205 	lsl.w	r2, r0, r5
 80003ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80003f0:	fa20 f304 	lsr.w	r3, r0, r4
 80003f4:	fa01 f205 	lsl.w	r2, r1, r5
 80003f8:	ea43 0302 	orr.w	r3, r3, r2
 80003fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000404:	fa21 f204 	lsr.w	r2, r1, r4
 8000408:	ea20 0002 	bic.w	r0, r0, r2
 800040c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000410:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000414:	bf08      	it	eq
 8000416:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800041a:	bd70      	pop	{r4, r5, r6, pc}
 800041c:	f094 0f00 	teq	r4, #0
 8000420:	d10f      	bne.n	8000442 <__aeabi_dmul+0x1c2>
 8000422:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000426:	0040      	lsls	r0, r0, #1
 8000428:	eb41 0101 	adc.w	r1, r1, r1
 800042c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000430:	bf08      	it	eq
 8000432:	3c01      	subeq	r4, #1
 8000434:	d0f7      	beq.n	8000426 <__aeabi_dmul+0x1a6>
 8000436:	ea41 0106 	orr.w	r1, r1, r6
 800043a:	f095 0f00 	teq	r5, #0
 800043e:	bf18      	it	ne
 8000440:	4770      	bxne	lr
 8000442:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000446:	0052      	lsls	r2, r2, #1
 8000448:	eb43 0303 	adc.w	r3, r3, r3
 800044c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000450:	bf08      	it	eq
 8000452:	3d01      	subeq	r5, #1
 8000454:	d0f7      	beq.n	8000446 <__aeabi_dmul+0x1c6>
 8000456:	ea43 0306 	orr.w	r3, r3, r6
 800045a:	4770      	bx	lr
 800045c:	ea94 0f0c 	teq	r4, ip
 8000460:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000464:	bf18      	it	ne
 8000466:	ea95 0f0c 	teqne	r5, ip
 800046a:	d00c      	beq.n	8000486 <__aeabi_dmul+0x206>
 800046c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000470:	bf18      	it	ne
 8000472:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000476:	d1d1      	bne.n	800041c <__aeabi_dmul+0x19c>
 8000478:	ea81 0103 	eor.w	r1, r1, r3
 800047c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000480:	f04f 0000 	mov.w	r0, #0
 8000484:	bd70      	pop	{r4, r5, r6, pc}
 8000486:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800048a:	bf06      	itte	eq
 800048c:	4610      	moveq	r0, r2
 800048e:	4619      	moveq	r1, r3
 8000490:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000494:	d019      	beq.n	80004ca <__aeabi_dmul+0x24a>
 8000496:	ea94 0f0c 	teq	r4, ip
 800049a:	d102      	bne.n	80004a2 <__aeabi_dmul+0x222>
 800049c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004a0:	d113      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004a2:	ea95 0f0c 	teq	r5, ip
 80004a6:	d105      	bne.n	80004b4 <__aeabi_dmul+0x234>
 80004a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ac:	bf1c      	itt	ne
 80004ae:	4610      	movne	r0, r2
 80004b0:	4619      	movne	r1, r3
 80004b2:	d10a      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004b4:	ea81 0103 	eor.w	r1, r1, r3
 80004b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd70      	pop	{r4, r5, r6, pc}
 80004ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004d2:	bd70      	pop	{r4, r5, r6, pc}

080004d4 <__aeabi_drsub>:
 80004d4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e002      	b.n	80004e0 <__adddf3>
 80004da:	bf00      	nop

080004dc <__aeabi_dsub>:
 80004dc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004e0 <__adddf3>:
 80004e0:	b530      	push	{r4, r5, lr}
 80004e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004ea:	ea94 0f05 	teq	r4, r5
 80004ee:	bf08      	it	eq
 80004f0:	ea90 0f02 	teqeq	r0, r2
 80004f4:	bf1f      	itttt	ne
 80004f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000502:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000506:	f000 80e2 	beq.w	80006ce <__adddf3+0x1ee>
 800050a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800050e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000512:	bfb8      	it	lt
 8000514:	426d      	neglt	r5, r5
 8000516:	dd0c      	ble.n	8000532 <__adddf3+0x52>
 8000518:	442c      	add	r4, r5
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	ea82 0000 	eor.w	r0, r2, r0
 8000526:	ea83 0101 	eor.w	r1, r3, r1
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	2d36      	cmp	r5, #54	; 0x36
 8000534:	bf88      	it	hi
 8000536:	bd30      	pophi	{r4, r5, pc}
 8000538:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800053c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000540:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000544:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000548:	d002      	beq.n	8000550 <__adddf3+0x70>
 800054a:	4240      	negs	r0, r0
 800054c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000550:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000554:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000558:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800055c:	d002      	beq.n	8000564 <__adddf3+0x84>
 800055e:	4252      	negs	r2, r2
 8000560:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000564:	ea94 0f05 	teq	r4, r5
 8000568:	f000 80a7 	beq.w	80006ba <__adddf3+0x1da>
 800056c:	f1a4 0401 	sub.w	r4, r4, #1
 8000570:	f1d5 0e20 	rsbs	lr, r5, #32
 8000574:	db0d      	blt.n	8000592 <__adddf3+0xb2>
 8000576:	fa02 fc0e 	lsl.w	ip, r2, lr
 800057a:	fa22 f205 	lsr.w	r2, r2, r5
 800057e:	1880      	adds	r0, r0, r2
 8000580:	f141 0100 	adc.w	r1, r1, #0
 8000584:	fa03 f20e 	lsl.w	r2, r3, lr
 8000588:	1880      	adds	r0, r0, r2
 800058a:	fa43 f305 	asr.w	r3, r3, r5
 800058e:	4159      	adcs	r1, r3
 8000590:	e00e      	b.n	80005b0 <__adddf3+0xd0>
 8000592:	f1a5 0520 	sub.w	r5, r5, #32
 8000596:	f10e 0e20 	add.w	lr, lr, #32
 800059a:	2a01      	cmp	r2, #1
 800059c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005a0:	bf28      	it	cs
 80005a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005a6:	fa43 f305 	asr.w	r3, r3, r5
 80005aa:	18c0      	adds	r0, r0, r3
 80005ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	d507      	bpl.n	80005c6 <__adddf3+0xe6>
 80005b6:	f04f 0e00 	mov.w	lr, #0
 80005ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80005be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005c6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005ca:	d31b      	bcc.n	8000604 <__adddf3+0x124>
 80005cc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005d0:	d30c      	bcc.n	80005ec <__adddf3+0x10c>
 80005d2:	0849      	lsrs	r1, r1, #1
 80005d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005dc:	f104 0401 	add.w	r4, r4, #1
 80005e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005e4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005e8:	f080 809a 	bcs.w	8000720 <__adddf3+0x240>
 80005ec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80005f0:	bf08      	it	eq
 80005f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005f6:	f150 0000 	adcs.w	r0, r0, #0
 80005fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fe:	ea41 0105 	orr.w	r1, r1, r5
 8000602:	bd30      	pop	{r4, r5, pc}
 8000604:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000608:	4140      	adcs	r0, r0
 800060a:	eb41 0101 	adc.w	r1, r1, r1
 800060e:	3c01      	subs	r4, #1
 8000610:	bf28      	it	cs
 8000612:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000616:	d2e9      	bcs.n	80005ec <__adddf3+0x10c>
 8000618:	f091 0f00 	teq	r1, #0
 800061c:	bf04      	itt	eq
 800061e:	4601      	moveq	r1, r0
 8000620:	2000      	moveq	r0, #0
 8000622:	fab1 f381 	clz	r3, r1
 8000626:	bf08      	it	eq
 8000628:	3320      	addeq	r3, #32
 800062a:	f1a3 030b 	sub.w	r3, r3, #11
 800062e:	f1b3 0220 	subs.w	r2, r3, #32
 8000632:	da0c      	bge.n	800064e <__adddf3+0x16e>
 8000634:	320c      	adds	r2, #12
 8000636:	dd08      	ble.n	800064a <__adddf3+0x16a>
 8000638:	f102 0c14 	add.w	ip, r2, #20
 800063c:	f1c2 020c 	rsb	r2, r2, #12
 8000640:	fa01 f00c 	lsl.w	r0, r1, ip
 8000644:	fa21 f102 	lsr.w	r1, r1, r2
 8000648:	e00c      	b.n	8000664 <__adddf3+0x184>
 800064a:	f102 0214 	add.w	r2, r2, #20
 800064e:	bfd8      	it	le
 8000650:	f1c2 0c20 	rsble	ip, r2, #32
 8000654:	fa01 f102 	lsl.w	r1, r1, r2
 8000658:	fa20 fc0c 	lsr.w	ip, r0, ip
 800065c:	bfdc      	itt	le
 800065e:	ea41 010c 	orrle.w	r1, r1, ip
 8000662:	4090      	lslle	r0, r2
 8000664:	1ae4      	subs	r4, r4, r3
 8000666:	bfa2      	ittt	ge
 8000668:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800066c:	4329      	orrge	r1, r5
 800066e:	bd30      	popge	{r4, r5, pc}
 8000670:	ea6f 0404 	mvn.w	r4, r4
 8000674:	3c1f      	subs	r4, #31
 8000676:	da1c      	bge.n	80006b2 <__adddf3+0x1d2>
 8000678:	340c      	adds	r4, #12
 800067a:	dc0e      	bgt.n	800069a <__adddf3+0x1ba>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0220 	rsb	r2, r4, #32
 8000684:	fa20 f004 	lsr.w	r0, r0, r4
 8000688:	fa01 f302 	lsl.w	r3, r1, r2
 800068c:	ea40 0003 	orr.w	r0, r0, r3
 8000690:	fa21 f304 	lsr.w	r3, r1, r4
 8000694:	ea45 0103 	orr.w	r1, r5, r3
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	f1c4 040c 	rsb	r4, r4, #12
 800069e:	f1c4 0220 	rsb	r2, r4, #32
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 f304 	lsl.w	r3, r1, r4
 80006aa:	ea40 0003 	orr.w	r0, r0, r3
 80006ae:	4629      	mov	r1, r5
 80006b0:	bd30      	pop	{r4, r5, pc}
 80006b2:	fa21 f004 	lsr.w	r0, r1, r4
 80006b6:	4629      	mov	r1, r5
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	f094 0f00 	teq	r4, #0
 80006be:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006c2:	bf06      	itte	eq
 80006c4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006c8:	3401      	addeq	r4, #1
 80006ca:	3d01      	subne	r5, #1
 80006cc:	e74e      	b.n	800056c <__adddf3+0x8c>
 80006ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006d2:	bf18      	it	ne
 80006d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006d8:	d029      	beq.n	800072e <__adddf3+0x24e>
 80006da:	ea94 0f05 	teq	r4, r5
 80006de:	bf08      	it	eq
 80006e0:	ea90 0f02 	teqeq	r0, r2
 80006e4:	d005      	beq.n	80006f2 <__adddf3+0x212>
 80006e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006ea:	bf04      	itt	eq
 80006ec:	4619      	moveq	r1, r3
 80006ee:	4610      	moveq	r0, r2
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	ea91 0f03 	teq	r1, r3
 80006f6:	bf1e      	ittt	ne
 80006f8:	2100      	movne	r1, #0
 80006fa:	2000      	movne	r0, #0
 80006fc:	bd30      	popne	{r4, r5, pc}
 80006fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000702:	d105      	bne.n	8000710 <__adddf3+0x230>
 8000704:	0040      	lsls	r0, r0, #1
 8000706:	4149      	adcs	r1, r1
 8000708:	bf28      	it	cs
 800070a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800070e:	bd30      	pop	{r4, r5, pc}
 8000710:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000714:	bf3c      	itt	cc
 8000716:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800071a:	bd30      	popcc	{r4, r5, pc}
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000720:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000724:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000728:	f04f 0000 	mov.w	r0, #0
 800072c:	bd30      	pop	{r4, r5, pc}
 800072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000732:	bf1a      	itte	ne
 8000734:	4619      	movne	r1, r3
 8000736:	4610      	movne	r0, r2
 8000738:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800073c:	bf1c      	itt	ne
 800073e:	460b      	movne	r3, r1
 8000740:	4602      	movne	r2, r0
 8000742:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000746:	bf06      	itte	eq
 8000748:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800074c:	ea91 0f03 	teqeq	r1, r3
 8000750:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000754:	bd30      	pop	{r4, r5, pc}
 8000756:	bf00      	nop

08000758 <__aeabi_ui2d>:
 8000758:	f090 0f00 	teq	r0, #0
 800075c:	bf04      	itt	eq
 800075e:	2100      	moveq	r1, #0
 8000760:	4770      	bxeq	lr
 8000762:	b530      	push	{r4, r5, lr}
 8000764:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000768:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800076c:	f04f 0500 	mov.w	r5, #0
 8000770:	f04f 0100 	mov.w	r1, #0
 8000774:	e750      	b.n	8000618 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_i2d>:
 8000778:	f090 0f00 	teq	r0, #0
 800077c:	bf04      	itt	eq
 800077e:	2100      	moveq	r1, #0
 8000780:	4770      	bxeq	lr
 8000782:	b530      	push	{r4, r5, lr}
 8000784:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000788:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800078c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000790:	bf48      	it	mi
 8000792:	4240      	negmi	r0, r0
 8000794:	f04f 0100 	mov.w	r1, #0
 8000798:	e73e      	b.n	8000618 <__adddf3+0x138>
 800079a:	bf00      	nop

0800079c <__aeabi_f2d>:
 800079c:	0042      	lsls	r2, r0, #1
 800079e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007aa:	bf1f      	itttt	ne
 80007ac:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007b4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007b8:	4770      	bxne	lr
 80007ba:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007be:	bf08      	it	eq
 80007c0:	4770      	bxeq	lr
 80007c2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007c6:	bf04      	itt	eq
 80007c8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007cc:	4770      	bxeq	lr
 80007ce:	b530      	push	{r4, r5, lr}
 80007d0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	e71c      	b.n	8000618 <__adddf3+0x138>
 80007de:	bf00      	nop

080007e0 <__aeabi_ul2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f04f 0500 	mov.w	r5, #0
 80007ee:	e00a      	b.n	8000806 <__aeabi_l2d+0x16>

080007f0 <__aeabi_l2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80007fe:	d502      	bpl.n	8000806 <__aeabi_l2d+0x16>
 8000800:	4240      	negs	r0, r0
 8000802:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000806:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800080a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800080e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000812:	f43f aed8 	beq.w	80005c6 <__adddf3+0xe6>
 8000816:	f04f 0203 	mov.w	r2, #3
 800081a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800081e:	bf18      	it	ne
 8000820:	3203      	addne	r2, #3
 8000822:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000826:	bf18      	it	ne
 8000828:	3203      	addne	r2, #3
 800082a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800082e:	f1c2 0320 	rsb	r3, r2, #32
 8000832:	fa00 fc03 	lsl.w	ip, r0, r3
 8000836:	fa20 f002 	lsr.w	r0, r0, r2
 800083a:	fa01 fe03 	lsl.w	lr, r1, r3
 800083e:	ea40 000e 	orr.w	r0, r0, lr
 8000842:	fa21 f102 	lsr.w	r1, r1, r2
 8000846:	4414      	add	r4, r2
 8000848:	e6bd      	b.n	80005c6 <__adddf3+0xe6>
 800084a:	bf00      	nop

0800084c <__aeabi_d2uiz>:
 800084c:	004a      	lsls	r2, r1, #1
 800084e:	d211      	bcs.n	8000874 <__aeabi_d2uiz+0x28>
 8000850:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000854:	d211      	bcs.n	800087a <__aeabi_d2uiz+0x2e>
 8000856:	d50d      	bpl.n	8000874 <__aeabi_d2uiz+0x28>
 8000858:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800085c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000860:	d40e      	bmi.n	8000880 <__aeabi_d2uiz+0x34>
 8000862:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000866:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800086a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800086e:	fa23 f002 	lsr.w	r0, r3, r2
 8000872:	4770      	bx	lr
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	4770      	bx	lr
 800087a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800087e:	d102      	bne.n	8000886 <__aeabi_d2uiz+0x3a>
 8000880:	f04f 30ff 	mov.w	r0, #4294967295
 8000884:	4770      	bx	lr
 8000886:	f04f 0000 	mov.w	r0, #0
 800088a:	4770      	bx	lr

0800088c <__aeabi_uldivmod>:
 800088c:	b953      	cbnz	r3, 80008a4 <__aeabi_uldivmod+0x18>
 800088e:	b94a      	cbnz	r2, 80008a4 <__aeabi_uldivmod+0x18>
 8000890:	2900      	cmp	r1, #0
 8000892:	bf08      	it	eq
 8000894:	2800      	cmpeq	r0, #0
 8000896:	bf1c      	itt	ne
 8000898:	f04f 31ff 	movne.w	r1, #4294967295
 800089c:	f04f 30ff 	movne.w	r0, #4294967295
 80008a0:	f000 b96e 	b.w	8000b80 <__aeabi_idiv0>
 80008a4:	f1ad 0c08 	sub.w	ip, sp, #8
 80008a8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008ac:	f000 f806 	bl	80008bc <__udivmoddi4>
 80008b0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008b8:	b004      	add	sp, #16
 80008ba:	4770      	bx	lr

080008bc <__udivmoddi4>:
 80008bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008c0:	9d08      	ldr	r5, [sp, #32]
 80008c2:	4604      	mov	r4, r0
 80008c4:	468c      	mov	ip, r1
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	f040 8083 	bne.w	80009d2 <__udivmoddi4+0x116>
 80008cc:	428a      	cmp	r2, r1
 80008ce:	4617      	mov	r7, r2
 80008d0:	d947      	bls.n	8000962 <__udivmoddi4+0xa6>
 80008d2:	fab2 f282 	clz	r2, r2
 80008d6:	b142      	cbz	r2, 80008ea <__udivmoddi4+0x2e>
 80008d8:	f1c2 0020 	rsb	r0, r2, #32
 80008dc:	fa24 f000 	lsr.w	r0, r4, r0
 80008e0:	4091      	lsls	r1, r2
 80008e2:	4097      	lsls	r7, r2
 80008e4:	ea40 0c01 	orr.w	ip, r0, r1
 80008e8:	4094      	lsls	r4, r2
 80008ea:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80008ee:	0c23      	lsrs	r3, r4, #16
 80008f0:	fbbc f6f8 	udiv	r6, ip, r8
 80008f4:	fa1f fe87 	uxth.w	lr, r7
 80008f8:	fb08 c116 	mls	r1, r8, r6, ip
 80008fc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000900:	fb06 f10e 	mul.w	r1, r6, lr
 8000904:	4299      	cmp	r1, r3
 8000906:	d909      	bls.n	800091c <__udivmoddi4+0x60>
 8000908:	18fb      	adds	r3, r7, r3
 800090a:	f106 30ff 	add.w	r0, r6, #4294967295
 800090e:	f080 8119 	bcs.w	8000b44 <__udivmoddi4+0x288>
 8000912:	4299      	cmp	r1, r3
 8000914:	f240 8116 	bls.w	8000b44 <__udivmoddi4+0x288>
 8000918:	3e02      	subs	r6, #2
 800091a:	443b      	add	r3, r7
 800091c:	1a5b      	subs	r3, r3, r1
 800091e:	b2a4      	uxth	r4, r4
 8000920:	fbb3 f0f8 	udiv	r0, r3, r8
 8000924:	fb08 3310 	mls	r3, r8, r0, r3
 8000928:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800092c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000930:	45a6      	cmp	lr, r4
 8000932:	d909      	bls.n	8000948 <__udivmoddi4+0x8c>
 8000934:	193c      	adds	r4, r7, r4
 8000936:	f100 33ff 	add.w	r3, r0, #4294967295
 800093a:	f080 8105 	bcs.w	8000b48 <__udivmoddi4+0x28c>
 800093e:	45a6      	cmp	lr, r4
 8000940:	f240 8102 	bls.w	8000b48 <__udivmoddi4+0x28c>
 8000944:	3802      	subs	r0, #2
 8000946:	443c      	add	r4, r7
 8000948:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800094c:	eba4 040e 	sub.w	r4, r4, lr
 8000950:	2600      	movs	r6, #0
 8000952:	b11d      	cbz	r5, 800095c <__udivmoddi4+0xa0>
 8000954:	40d4      	lsrs	r4, r2
 8000956:	2300      	movs	r3, #0
 8000958:	e9c5 4300 	strd	r4, r3, [r5]
 800095c:	4631      	mov	r1, r6
 800095e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000962:	b902      	cbnz	r2, 8000966 <__udivmoddi4+0xaa>
 8000964:	deff      	udf	#255	; 0xff
 8000966:	fab2 f282 	clz	r2, r2
 800096a:	2a00      	cmp	r2, #0
 800096c:	d150      	bne.n	8000a10 <__udivmoddi4+0x154>
 800096e:	1bcb      	subs	r3, r1, r7
 8000970:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000974:	fa1f f887 	uxth.w	r8, r7
 8000978:	2601      	movs	r6, #1
 800097a:	fbb3 fcfe 	udiv	ip, r3, lr
 800097e:	0c21      	lsrs	r1, r4, #16
 8000980:	fb0e 331c 	mls	r3, lr, ip, r3
 8000984:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000988:	fb08 f30c 	mul.w	r3, r8, ip
 800098c:	428b      	cmp	r3, r1
 800098e:	d907      	bls.n	80009a0 <__udivmoddi4+0xe4>
 8000990:	1879      	adds	r1, r7, r1
 8000992:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000996:	d202      	bcs.n	800099e <__udivmoddi4+0xe2>
 8000998:	428b      	cmp	r3, r1
 800099a:	f200 80e9 	bhi.w	8000b70 <__udivmoddi4+0x2b4>
 800099e:	4684      	mov	ip, r0
 80009a0:	1ac9      	subs	r1, r1, r3
 80009a2:	b2a3      	uxth	r3, r4
 80009a4:	fbb1 f0fe 	udiv	r0, r1, lr
 80009a8:	fb0e 1110 	mls	r1, lr, r0, r1
 80009ac:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80009b0:	fb08 f800 	mul.w	r8, r8, r0
 80009b4:	45a0      	cmp	r8, r4
 80009b6:	d907      	bls.n	80009c8 <__udivmoddi4+0x10c>
 80009b8:	193c      	adds	r4, r7, r4
 80009ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80009be:	d202      	bcs.n	80009c6 <__udivmoddi4+0x10a>
 80009c0:	45a0      	cmp	r8, r4
 80009c2:	f200 80d9 	bhi.w	8000b78 <__udivmoddi4+0x2bc>
 80009c6:	4618      	mov	r0, r3
 80009c8:	eba4 0408 	sub.w	r4, r4, r8
 80009cc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80009d0:	e7bf      	b.n	8000952 <__udivmoddi4+0x96>
 80009d2:	428b      	cmp	r3, r1
 80009d4:	d909      	bls.n	80009ea <__udivmoddi4+0x12e>
 80009d6:	2d00      	cmp	r5, #0
 80009d8:	f000 80b1 	beq.w	8000b3e <__udivmoddi4+0x282>
 80009dc:	2600      	movs	r6, #0
 80009de:	e9c5 0100 	strd	r0, r1, [r5]
 80009e2:	4630      	mov	r0, r6
 80009e4:	4631      	mov	r1, r6
 80009e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009ea:	fab3 f683 	clz	r6, r3
 80009ee:	2e00      	cmp	r6, #0
 80009f0:	d14a      	bne.n	8000a88 <__udivmoddi4+0x1cc>
 80009f2:	428b      	cmp	r3, r1
 80009f4:	d302      	bcc.n	80009fc <__udivmoddi4+0x140>
 80009f6:	4282      	cmp	r2, r0
 80009f8:	f200 80b8 	bhi.w	8000b6c <__udivmoddi4+0x2b0>
 80009fc:	1a84      	subs	r4, r0, r2
 80009fe:	eb61 0103 	sbc.w	r1, r1, r3
 8000a02:	2001      	movs	r0, #1
 8000a04:	468c      	mov	ip, r1
 8000a06:	2d00      	cmp	r5, #0
 8000a08:	d0a8      	beq.n	800095c <__udivmoddi4+0xa0>
 8000a0a:	e9c5 4c00 	strd	r4, ip, [r5]
 8000a0e:	e7a5      	b.n	800095c <__udivmoddi4+0xa0>
 8000a10:	f1c2 0320 	rsb	r3, r2, #32
 8000a14:	fa20 f603 	lsr.w	r6, r0, r3
 8000a18:	4097      	lsls	r7, r2
 8000a1a:	fa01 f002 	lsl.w	r0, r1, r2
 8000a1e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a22:	40d9      	lsrs	r1, r3
 8000a24:	4330      	orrs	r0, r6
 8000a26:	0c03      	lsrs	r3, r0, #16
 8000a28:	fbb1 f6fe 	udiv	r6, r1, lr
 8000a2c:	fa1f f887 	uxth.w	r8, r7
 8000a30:	fb0e 1116 	mls	r1, lr, r6, r1
 8000a34:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a38:	fb06 f108 	mul.w	r1, r6, r8
 8000a3c:	4299      	cmp	r1, r3
 8000a3e:	fa04 f402 	lsl.w	r4, r4, r2
 8000a42:	d909      	bls.n	8000a58 <__udivmoddi4+0x19c>
 8000a44:	18fb      	adds	r3, r7, r3
 8000a46:	f106 3cff 	add.w	ip, r6, #4294967295
 8000a4a:	f080 808d 	bcs.w	8000b68 <__udivmoddi4+0x2ac>
 8000a4e:	4299      	cmp	r1, r3
 8000a50:	f240 808a 	bls.w	8000b68 <__udivmoddi4+0x2ac>
 8000a54:	3e02      	subs	r6, #2
 8000a56:	443b      	add	r3, r7
 8000a58:	1a5b      	subs	r3, r3, r1
 8000a5a:	b281      	uxth	r1, r0
 8000a5c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000a60:	fb0e 3310 	mls	r3, lr, r0, r3
 8000a64:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a68:	fb00 f308 	mul.w	r3, r0, r8
 8000a6c:	428b      	cmp	r3, r1
 8000a6e:	d907      	bls.n	8000a80 <__udivmoddi4+0x1c4>
 8000a70:	1879      	adds	r1, r7, r1
 8000a72:	f100 3cff 	add.w	ip, r0, #4294967295
 8000a76:	d273      	bcs.n	8000b60 <__udivmoddi4+0x2a4>
 8000a78:	428b      	cmp	r3, r1
 8000a7a:	d971      	bls.n	8000b60 <__udivmoddi4+0x2a4>
 8000a7c:	3802      	subs	r0, #2
 8000a7e:	4439      	add	r1, r7
 8000a80:	1acb      	subs	r3, r1, r3
 8000a82:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000a86:	e778      	b.n	800097a <__udivmoddi4+0xbe>
 8000a88:	f1c6 0c20 	rsb	ip, r6, #32
 8000a8c:	fa03 f406 	lsl.w	r4, r3, r6
 8000a90:	fa22 f30c 	lsr.w	r3, r2, ip
 8000a94:	431c      	orrs	r4, r3
 8000a96:	fa20 f70c 	lsr.w	r7, r0, ip
 8000a9a:	fa01 f306 	lsl.w	r3, r1, r6
 8000a9e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000aa2:	fa21 f10c 	lsr.w	r1, r1, ip
 8000aa6:	431f      	orrs	r7, r3
 8000aa8:	0c3b      	lsrs	r3, r7, #16
 8000aaa:	fbb1 f9fe 	udiv	r9, r1, lr
 8000aae:	fa1f f884 	uxth.w	r8, r4
 8000ab2:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ab6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000aba:	fb09 fa08 	mul.w	sl, r9, r8
 8000abe:	458a      	cmp	sl, r1
 8000ac0:	fa02 f206 	lsl.w	r2, r2, r6
 8000ac4:	fa00 f306 	lsl.w	r3, r0, r6
 8000ac8:	d908      	bls.n	8000adc <__udivmoddi4+0x220>
 8000aca:	1861      	adds	r1, r4, r1
 8000acc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ad0:	d248      	bcs.n	8000b64 <__udivmoddi4+0x2a8>
 8000ad2:	458a      	cmp	sl, r1
 8000ad4:	d946      	bls.n	8000b64 <__udivmoddi4+0x2a8>
 8000ad6:	f1a9 0902 	sub.w	r9, r9, #2
 8000ada:	4421      	add	r1, r4
 8000adc:	eba1 010a 	sub.w	r1, r1, sl
 8000ae0:	b2bf      	uxth	r7, r7
 8000ae2:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ae6:	fb0e 1110 	mls	r1, lr, r0, r1
 8000aea:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000aee:	fb00 f808 	mul.w	r8, r0, r8
 8000af2:	45b8      	cmp	r8, r7
 8000af4:	d907      	bls.n	8000b06 <__udivmoddi4+0x24a>
 8000af6:	19e7      	adds	r7, r4, r7
 8000af8:	f100 31ff 	add.w	r1, r0, #4294967295
 8000afc:	d22e      	bcs.n	8000b5c <__udivmoddi4+0x2a0>
 8000afe:	45b8      	cmp	r8, r7
 8000b00:	d92c      	bls.n	8000b5c <__udivmoddi4+0x2a0>
 8000b02:	3802      	subs	r0, #2
 8000b04:	4427      	add	r7, r4
 8000b06:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000b0a:	eba7 0708 	sub.w	r7, r7, r8
 8000b0e:	fba0 8902 	umull	r8, r9, r0, r2
 8000b12:	454f      	cmp	r7, r9
 8000b14:	46c6      	mov	lr, r8
 8000b16:	4649      	mov	r1, r9
 8000b18:	d31a      	bcc.n	8000b50 <__udivmoddi4+0x294>
 8000b1a:	d017      	beq.n	8000b4c <__udivmoddi4+0x290>
 8000b1c:	b15d      	cbz	r5, 8000b36 <__udivmoddi4+0x27a>
 8000b1e:	ebb3 020e 	subs.w	r2, r3, lr
 8000b22:	eb67 0701 	sbc.w	r7, r7, r1
 8000b26:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000b2a:	40f2      	lsrs	r2, r6
 8000b2c:	ea4c 0202 	orr.w	r2, ip, r2
 8000b30:	40f7      	lsrs	r7, r6
 8000b32:	e9c5 2700 	strd	r2, r7, [r5]
 8000b36:	2600      	movs	r6, #0
 8000b38:	4631      	mov	r1, r6
 8000b3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b3e:	462e      	mov	r6, r5
 8000b40:	4628      	mov	r0, r5
 8000b42:	e70b      	b.n	800095c <__udivmoddi4+0xa0>
 8000b44:	4606      	mov	r6, r0
 8000b46:	e6e9      	b.n	800091c <__udivmoddi4+0x60>
 8000b48:	4618      	mov	r0, r3
 8000b4a:	e6fd      	b.n	8000948 <__udivmoddi4+0x8c>
 8000b4c:	4543      	cmp	r3, r8
 8000b4e:	d2e5      	bcs.n	8000b1c <__udivmoddi4+0x260>
 8000b50:	ebb8 0e02 	subs.w	lr, r8, r2
 8000b54:	eb69 0104 	sbc.w	r1, r9, r4
 8000b58:	3801      	subs	r0, #1
 8000b5a:	e7df      	b.n	8000b1c <__udivmoddi4+0x260>
 8000b5c:	4608      	mov	r0, r1
 8000b5e:	e7d2      	b.n	8000b06 <__udivmoddi4+0x24a>
 8000b60:	4660      	mov	r0, ip
 8000b62:	e78d      	b.n	8000a80 <__udivmoddi4+0x1c4>
 8000b64:	4681      	mov	r9, r0
 8000b66:	e7b9      	b.n	8000adc <__udivmoddi4+0x220>
 8000b68:	4666      	mov	r6, ip
 8000b6a:	e775      	b.n	8000a58 <__udivmoddi4+0x19c>
 8000b6c:	4630      	mov	r0, r6
 8000b6e:	e74a      	b.n	8000a06 <__udivmoddi4+0x14a>
 8000b70:	f1ac 0c02 	sub.w	ip, ip, #2
 8000b74:	4439      	add	r1, r7
 8000b76:	e713      	b.n	80009a0 <__udivmoddi4+0xe4>
 8000b78:	3802      	subs	r0, #2
 8000b7a:	443c      	add	r4, r7
 8000b7c:	e724      	b.n	80009c8 <__udivmoddi4+0x10c>
 8000b7e:	bf00      	nop

08000b80 <__aeabi_idiv0>:
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop

08000b84 <ADF_Init>:
extern uint8_t ADF_status;

/* Functions -------------------------------------------------------------------*/

/* ADF7242 config after cold start or wake-up from sleep */
void ADF_Init(uint32_t frequency){
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b084      	sub	sp, #16
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ADF7242_GP1_GPIO_Port, ADF7242_GP1_Pin, GPIO_PIN_RESET); //transmit data input low SPORT mode
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	2101      	movs	r1, #1
 8000b90:	4830      	ldr	r0, [pc, #192]	; (8000c54 <ADF_Init+0xd0>)
 8000b92:	f005 fb25 	bl	80061e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET); //HGM off
 8000b96:	2200      	movs	r2, #0
 8000b98:	2102      	movs	r1, #2
 8000b9a:	482f      	ldr	r0, [pc, #188]	; (8000c58 <ADF_Init+0xd4>)
 8000b9c:	f005 fb20 	bl	80061e0 <HAL_GPIO_WritePin>

	uint8_t res = 0;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	73fb      	strb	r3, [r7, #15]
	// Reset transceiver at startup with RC_RESET command (p.37)
	ADF_reset();
 8000ba4:	f000 f85e 	bl	8000c64 <ADF_reset>
	HAL_Delay(10);
 8000ba8:	200a      	movs	r0, #10
 8000baa:	f003 fb61 	bl	8004270 <HAL_Delay>

	// RC_mode = IEEE802.15.4 packet with automatic preamble and SFD generation
	ADF_SPI_MEM_WR(0x13e,0x00);
 8000bae:	2100      	movs	r1, #0
 8000bb0:	f44f 709f 	mov.w	r0, #318	; 0x13e
 8000bb4:	f000 f89c 	bl	8000cf0 <ADF_SPI_MEM_WR>

	// Interrupt setup
	// irq1_en0 register -> no battery monitor, chip ready for access... interrupt on IRQ1
	ADF_SPI_MEM_WR(0x3c7,0x00);
 8000bb8:	2100      	movs	r1, #0
 8000bba:	f240 30c7 	movw	r0, #967	; 0x3c7
 8000bbe:	f000 f897 	bl	8000cf0 <ADF_SPI_MEM_WR>
	// irq1_en1 register -> packet transmission complete interrupt on IRQ1
	ADF_SPI_MEM_WR(0x3c8,0x10);
 8000bc2:	2110      	movs	r1, #16
 8000bc4:	f44f 7072 	mov.w	r0, #968	; 0x3c8
 8000bc8:	f000 f892 	bl	8000cf0 <ADF_SPI_MEM_WR>
	// irq2_en0 register -> no battery monitor, chip ready for access... interrupt on IRQ2
	ADF_SPI_MEM_WR(0x3c9,0x00);
 8000bcc:	2100      	movs	r1, #0
 8000bce:	f240 30c9 	movw	r0, #969	; 0x3c9
 8000bd2:	f000 f88d 	bl	8000cf0 <ADF_SPI_MEM_WR>
	// irq2_en1 register -> packet received in RX_BUFFER interrupt on IRQ2
	ADF_SPI_MEM_WR(0x3ca,0x08);
 8000bd6:	2108      	movs	r1, #8
 8000bd8:	f240 30ca 	movw	r0, #970	; 0x3ca
 8000bdc:	f000 f888 	bl	8000cf0 <ADF_SPI_MEM_WR>

	// Clear all interrupt flags
	ADF_SPI_MEM_WR(0x3cb,0xff);
 8000be0:	21ff      	movs	r1, #255	; 0xff
 8000be2:	f240 30cb 	movw	r0, #971	; 0x3cb
 8000be6:	f000 f883 	bl	8000cf0 <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x3cc,0xff);
 8000bea:	21ff      	movs	r1, #255	; 0xff
 8000bec:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 8000bf0:	f000 f87e 	bl	8000cf0 <ADF_SPI_MEM_WR>

	// Set transceiver in idle state
	ADF_set_IDLE_mode();
 8000bf4:	f000 f930 	bl	8000e58 <ADF_set_IDLE_mode>
	HAL_Delay(10);
 8000bf8:	200a      	movs	r0, #10
 8000bfa:	f003 fb39 	bl	8004270 <HAL_Delay>

	// Set frequency
	ADF_SET_FREQ_kHz(frequency);
 8000bfe:	6878      	ldr	r0, [r7, #4]
 8000c00:	f000 f854 	bl	8000cac <ADF_SET_FREQ_kHz>

	// Read register txpb (Transmit packet storage base address)
	TX_BUFFER_BASE = ADF_SPI_MEM_RD(0x314);
 8000c04:	f44f 7045 	mov.w	r0, #788	; 0x314
 8000c08:	f000 f8c4 	bl	8000d94 <ADF_SPI_MEM_RD>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	461a      	mov	r2, r3
 8000c10:	4b12      	ldr	r3, [pc, #72]	; (8000c5c <ADF_Init+0xd8>)
 8000c12:	701a      	strb	r2, [r3, #0]
	// Read register rxpb (Receive packet storage base address)
	RX_BUFFER_BASE = ADF_SPI_MEM_RD(0x315);
 8000c14:	f240 3015 	movw	r0, #789	; 0x315
 8000c18:	f000 f8bc 	bl	8000d94 <ADF_SPI_MEM_RD>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	461a      	mov	r2, r3
 8000c20:	4b0f      	ldr	r3, [pc, #60]	; (8000c60 <ADF_Init+0xdc>)
 8000c22:	701a      	strb	r2, [r3, #0]

	// Set transceiver in idle state
	ADF_set_IDLE_mode();
 8000c24:	f000 f918 	bl	8000e58 <ADF_set_IDLE_mode>
	HAL_Delay(10);
 8000c28:	200a      	movs	r0, #10
 8000c2a:	f003 fb21 	bl	8004270 <HAL_Delay>


	// PA power [7:4] min=3, max=15 & [3]=0 & [2:0]=1
	ADF_SPI_MEM_WR(0x3aa, 0xf1);
 8000c2e:	21f1      	movs	r1, #241	; 0xf1
 8000c30:	f240 30aa 	movw	r0, #938	; 0x3aa
 8000c34:	f000 f85c 	bl	8000cf0 <ADF_SPI_MEM_WR>

	// Setup for external PA and LNA (ext_ctrl register)
	ADF_SPI_MEM_WR(0x100, 0x1C);
 8000c38:	211c      	movs	r1, #28
 8000c3a:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000c3e:	f000 f857 	bl	8000cf0 <ADF_SPI_MEM_WR>

	HAL_Delay(50);
 8000c42:	2032      	movs	r0, #50	; 0x32
 8000c44:	f003 fb14 	bl	8004270 <HAL_Delay>
	ADF_set_PHY_RDY_mode();
 8000c48:	f000 f924 	bl	8000e94 <ADF_set_PHY_RDY_mode>
}
 8000c4c:	bf00      	nop
 8000c4e:	3710      	adds	r7, #16
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	40020400 	.word	0x40020400
 8000c58:	40020000 	.word	0x40020000
 8000c5c:	2000069c 	.word	0x2000069c
 8000c60:	20000a5e 	.word	0x20000a5e

08000c64 <ADF_reset>:

void ADF_reset(void){
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b082      	sub	sp, #8
 8000c68:	af00      	add	r7, sp, #0
	// Write RC_RESET command
	uint8_t byte[] = {0xC8};
 8000c6a:	23c8      	movs	r3, #200	; 0xc8
 8000c6c:	713b      	strb	r3, [r7, #4]
	uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000c6e:	2200      	movs	r2, #0
 8000c70:	2104      	movs	r1, #4
 8000c72:	480c      	ldr	r0, [pc, #48]	; (8000ca4 <ADF_reset+0x40>)
 8000c74:	f005 fab4 	bl	80061e0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 1, 50);
 8000c78:	1d39      	adds	r1, r7, #4
 8000c7a:	2332      	movs	r3, #50	; 0x32
 8000c7c:	2201      	movs	r2, #1
 8000c7e:	480a      	ldr	r0, [pc, #40]	; (8000ca8 <ADF_reset+0x44>)
 8000c80:	f009 febb 	bl	800a9fa <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50);
 8000c84:	1cf9      	adds	r1, r7, #3
 8000c86:	2332      	movs	r3, #50	; 0x32
 8000c88:	2201      	movs	r2, #1
 8000c8a:	4807      	ldr	r0, [pc, #28]	; (8000ca8 <ADF_reset+0x44>)
 8000c8c:	f009 ffe9 	bl	800ac62 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000c90:	2201      	movs	r2, #1
 8000c92:	2104      	movs	r1, #4
 8000c94:	4803      	ldr	r0, [pc, #12]	; (8000ca4 <ADF_reset+0x40>)
 8000c96:	f005 faa3 	bl	80061e0 <HAL_GPIO_WritePin>
}
 8000c9a:	bf00      	nop
 8000c9c:	3708      	adds	r7, #8
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	40020000 	.word	0x40020000
 8000ca8:	200009c4 	.word	0x200009c4

08000cac <ADF_SET_FREQ_kHz>:
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
}

void ADF_SET_FREQ_kHz(uint32_t frequency){
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b084      	sub	sp, #16
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
	uint8_t LSB = frequency&0xff;
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	73fb      	strb	r3, [r7, #15]
	uint8_t MSB = (frequency>>8)&0xff;
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	0a1b      	lsrs	r3, r3, #8
 8000cbc:	73bb      	strb	r3, [r7, #14]
	uint8_t HSB = (frequency>>16)&0xff;
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	0c1b      	lsrs	r3, r3, #16
 8000cc2:	737b      	strb	r3, [r7, #13]
	ADF_SPI_MEM_WR(0x302,HSB);
 8000cc4:	7b7b      	ldrb	r3, [r7, #13]
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	f240 3002 	movw	r0, #770	; 0x302
 8000ccc:	f000 f810 	bl	8000cf0 <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x301,MSB);
 8000cd0:	7bbb      	ldrb	r3, [r7, #14]
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	f240 3001 	movw	r0, #769	; 0x301
 8000cd8:	f000 f80a 	bl	8000cf0 <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x300,LSB);
 8000cdc:	7bfb      	ldrb	r3, [r7, #15]
 8000cde:	4619      	mov	r1, r3
 8000ce0:	f44f 7040 	mov.w	r0, #768	; 0x300
 8000ce4:	f000 f804 	bl	8000cf0 <ADF_SPI_MEM_WR>
}
 8000ce8:	bf00      	nop
 8000cea:	3710      	adds	r7, #16
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bd80      	pop	{r7, pc}

08000cf0 <ADF_SPI_MEM_WR>:
	frequency /= 100;

	return frequency;
}

void ADF_SPI_MEM_WR(uint16_t reg, uint8_t data){
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b084      	sub	sp, #16
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	460a      	mov	r2, r1
 8000cfa:	80fb      	strh	r3, [r7, #6]
 8000cfc:	4613      	mov	r3, r2
 8000cfe:	717b      	strb	r3, [r7, #5]
	uint8_t SPI_MEM_WR_MODES[3] = {0x08, 0x09, 0x0b};
 8000d00:	4a21      	ldr	r2, [pc, #132]	; (8000d88 <ADF_SPI_MEM_WR+0x98>)
 8000d02:	f107 030c 	add.w	r3, r7, #12
 8000d06:	6812      	ldr	r2, [r2, #0]
 8000d08:	4611      	mov	r1, r2
 8000d0a:	8019      	strh	r1, [r3, #0]
 8000d0c:	3302      	adds	r3, #2
 8000d0e:	0c12      	lsrs	r2, r2, #16
 8000d10:	701a      	strb	r2, [r3, #0]
	uint8_t mode;

	if (reg < 0x100)
 8000d12:	88fb      	ldrh	r3, [r7, #6]
 8000d14:	2bff      	cmp	r3, #255	; 0xff
 8000d16:	d802      	bhi.n	8000d1e <ADF_SPI_MEM_WR+0x2e>
		mode = 0;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	73fb      	strb	r3, [r7, #15]
 8000d1c:	e008      	b.n	8000d30 <ADF_SPI_MEM_WR+0x40>
	else if (reg > 0x13f)
 8000d1e:	88fb      	ldrh	r3, [r7, #6]
 8000d20:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000d24:	d302      	bcc.n	8000d2c <ADF_SPI_MEM_WR+0x3c>
		mode = 2;
 8000d26:	2302      	movs	r3, #2
 8000d28:	73fb      	strb	r3, [r7, #15]
 8000d2a:	e001      	b.n	8000d30 <ADF_SPI_MEM_WR+0x40>
	else
		mode = 1;
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	73fb      	strb	r3, [r7, #15]

	uint8_t bytes[3];
	bytes[0] = SPI_MEM_WR_MODES[mode] | ((reg>>8)&0x07);
 8000d30:	7bfb      	ldrb	r3, [r7, #15]
 8000d32:	f107 0210 	add.w	r2, r7, #16
 8000d36:	4413      	add	r3, r2
 8000d38:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8000d3c:	b25a      	sxtb	r2, r3
 8000d3e:	88fb      	ldrh	r3, [r7, #6]
 8000d40:	0a1b      	lsrs	r3, r3, #8
 8000d42:	b29b      	uxth	r3, r3
 8000d44:	b25b      	sxtb	r3, r3
 8000d46:	f003 0307 	and.w	r3, r3, #7
 8000d4a:	b25b      	sxtb	r3, r3
 8000d4c:	4313      	orrs	r3, r2
 8000d4e:	b25b      	sxtb	r3, r3
 8000d50:	b2db      	uxtb	r3, r3
 8000d52:	723b      	strb	r3, [r7, #8]
	bytes[1] = reg&0xff;
 8000d54:	88fb      	ldrh	r3, [r7, #6]
 8000d56:	b2db      	uxtb	r3, r3
 8000d58:	727b      	strb	r3, [r7, #9]
	bytes[2] = data;
 8000d5a:	797b      	ldrb	r3, [r7, #5]
 8000d5c:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000d5e:	2200      	movs	r2, #0
 8000d60:	2104      	movs	r1, #4
 8000d62:	480a      	ldr	r0, [pc, #40]	; (8000d8c <ADF_SPI_MEM_WR+0x9c>)
 8000d64:	f005 fa3c 	bl	80061e0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 3, 50);
 8000d68:	f107 0108 	add.w	r1, r7, #8
 8000d6c:	2332      	movs	r3, #50	; 0x32
 8000d6e:	2203      	movs	r2, #3
 8000d70:	4807      	ldr	r0, [pc, #28]	; (8000d90 <ADF_SPI_MEM_WR+0xa0>)
 8000d72:	f009 fe42 	bl	800a9fa <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000d76:	2201      	movs	r2, #1
 8000d78:	2104      	movs	r1, #4
 8000d7a:	4804      	ldr	r0, [pc, #16]	; (8000d8c <ADF_SPI_MEM_WR+0x9c>)
 8000d7c:	f005 fa30 	bl	80061e0 <HAL_GPIO_WritePin>
}
 8000d80:	bf00      	nop
 8000d82:	3710      	adds	r7, #16
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	08012618 	.word	0x08012618
 8000d8c:	40020000 	.word	0x40020000
 8000d90:	200009c4 	.word	0x200009c4

08000d94 <ADF_SPI_MEM_RD>:

uint8_t ADF_SPI_MEM_RD(uint16_t reg){
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b084      	sub	sp, #16
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	80fb      	strh	r3, [r7, #6]
	uint8_t SPI_MEM_RD_MODES[3] = {0x28, 0x29, 0x2b};
 8000d9e:	4a26      	ldr	r2, [pc, #152]	; (8000e38 <ADF_SPI_MEM_RD+0xa4>)
 8000da0:	f107 030c 	add.w	r3, r7, #12
 8000da4:	6812      	ldr	r2, [r2, #0]
 8000da6:	4611      	mov	r1, r2
 8000da8:	8019      	strh	r1, [r3, #0]
 8000daa:	3302      	adds	r3, #2
 8000dac:	0c12      	lsrs	r2, r2, #16
 8000dae:	701a      	strb	r2, [r3, #0]
	uint8_t mode;
	uint8_t value;

	if (reg < 0x100)
 8000db0:	88fb      	ldrh	r3, [r7, #6]
 8000db2:	2bff      	cmp	r3, #255	; 0xff
 8000db4:	d802      	bhi.n	8000dbc <ADF_SPI_MEM_RD+0x28>
		mode = 0;
 8000db6:	2300      	movs	r3, #0
 8000db8:	73fb      	strb	r3, [r7, #15]
 8000dba:	e008      	b.n	8000dce <ADF_SPI_MEM_RD+0x3a>
	else if (reg > 0x13f)
 8000dbc:	88fb      	ldrh	r3, [r7, #6]
 8000dbe:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000dc2:	d302      	bcc.n	8000dca <ADF_SPI_MEM_RD+0x36>
		mode = 2;
 8000dc4:	2302      	movs	r3, #2
 8000dc6:	73fb      	strb	r3, [r7, #15]
 8000dc8:	e001      	b.n	8000dce <ADF_SPI_MEM_RD+0x3a>
	else
		mode = 1;
 8000dca:	2301      	movs	r3, #1
 8000dcc:	73fb      	strb	r3, [r7, #15]

	uint8_t bytes[3];
	bytes[0] = SPI_MEM_RD_MODES[mode] | ((reg>>8)&0x07);
 8000dce:	7bfb      	ldrb	r3, [r7, #15]
 8000dd0:	f107 0210 	add.w	r2, r7, #16
 8000dd4:	4413      	add	r3, r2
 8000dd6:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8000dda:	b25a      	sxtb	r2, r3
 8000ddc:	88fb      	ldrh	r3, [r7, #6]
 8000dde:	0a1b      	lsrs	r3, r3, #8
 8000de0:	b29b      	uxth	r3, r3
 8000de2:	b25b      	sxtb	r3, r3
 8000de4:	f003 0307 	and.w	r3, r3, #7
 8000de8:	b25b      	sxtb	r3, r3
 8000dea:	4313      	orrs	r3, r2
 8000dec:	b25b      	sxtb	r3, r3
 8000dee:	b2db      	uxtb	r3, r3
 8000df0:	723b      	strb	r3, [r7, #8]
	bytes[1] = reg&0xff;
 8000df2:	88fb      	ldrh	r3, [r7, #6]
 8000df4:	b2db      	uxtb	r3, r3
 8000df6:	727b      	strb	r3, [r7, #9]
	bytes[2] = 0xff;
 8000df8:	23ff      	movs	r3, #255	; 0xff
 8000dfa:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	2104      	movs	r1, #4
 8000e00:	480e      	ldr	r0, [pc, #56]	; (8000e3c <ADF_SPI_MEM_RD+0xa8>)
 8000e02:	f005 f9ed 	bl	80061e0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 3, 50);
 8000e06:	f107 0108 	add.w	r1, r7, #8
 8000e0a:	2332      	movs	r3, #50	; 0x32
 8000e0c:	2203      	movs	r2, #3
 8000e0e:	480c      	ldr	r0, [pc, #48]	; (8000e40 <ADF_SPI_MEM_RD+0xac>)
 8000e10:	f009 fdf3 	bl	800a9fa <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &value, 1, 50);
 8000e14:	f107 010b 	add.w	r1, r7, #11
 8000e18:	2332      	movs	r3, #50	; 0x32
 8000e1a:	2201      	movs	r2, #1
 8000e1c:	4808      	ldr	r0, [pc, #32]	; (8000e40 <ADF_SPI_MEM_RD+0xac>)
 8000e1e:	f009 ff20 	bl	800ac62 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000e22:	2201      	movs	r2, #1
 8000e24:	2104      	movs	r1, #4
 8000e26:	4805      	ldr	r0, [pc, #20]	; (8000e3c <ADF_SPI_MEM_RD+0xa8>)
 8000e28:	f005 f9da 	bl	80061e0 <HAL_GPIO_WritePin>

	return value;
 8000e2c:	7afb      	ldrb	r3, [r7, #11]
}
 8000e2e:	4618      	mov	r0, r3
 8000e30:	3710      	adds	r7, #16
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	0801261c 	.word	0x0801261c
 8000e3c:	40020000 	.word	0x40020000
 8000e40:	200009c4 	.word	0x200009c4

08000e44 <ADF_set_turnaround_Tx_Rx>:

void ADF_set_turnaround_Tx_Rx(void){
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
	// Set auto_tx_to_rx_turnaround
	ADF_SPI_MEM_WR(0x107,0x08);
 8000e48:	2108      	movs	r1, #8
 8000e4a:	f240 1007 	movw	r0, #263	; 0x107
 8000e4e:	f7ff ff4f 	bl	8000cf0 <ADF_SPI_MEM_WR>
}
 8000e52:	bf00      	nop
 8000e54:	bd80      	pop	{r7, pc}
	...

08000e58 <ADF_set_IDLE_mode>:
void ADF_set_turnaround_Rx_Tx(void){
	// Set auto_rx_to_tx_turnaround
	ADF_SPI_MEM_WR(0x107,0x04);
}

void ADF_set_IDLE_mode(void){
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xB2};
 8000e5e:	23b2      	movs	r3, #178	; 0xb2
 8000e60:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000e62:	2200      	movs	r2, #0
 8000e64:	2104      	movs	r1, #4
 8000e66:	4809      	ldr	r0, [pc, #36]	; (8000e8c <ADF_set_IDLE_mode+0x34>)
 8000e68:	f005 f9ba 	bl	80061e0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 8000e6c:	1d3b      	adds	r3, r7, #4
 8000e6e:	2201      	movs	r2, #1
 8000e70:	4619      	mov	r1, r3
 8000e72:	4807      	ldr	r0, [pc, #28]	; (8000e90 <ADF_set_IDLE_mode+0x38>)
 8000e74:	f00a f9a0 	bl	800b1b8 <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000e78:	2201      	movs	r2, #1
 8000e7a:	2104      	movs	r1, #4
 8000e7c:	4803      	ldr	r0, [pc, #12]	; (8000e8c <ADF_set_IDLE_mode+0x34>)
 8000e7e:	f005 f9af 	bl	80061e0 <HAL_GPIO_WritePin>

	//delay_us(31); // TX to Idle state (max transition timing) p.14
}
 8000e82:	bf00      	nop
 8000e84:	3708      	adds	r7, #8
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	40020000 	.word	0x40020000
 8000e90:	200009c4 	.word	0x200009c4

08000e94 <ADF_set_PHY_RDY_mode>:

void ADF_set_PHY_RDY_mode(void){
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb3};
 8000e9a:	23b3      	movs	r3, #179	; 0xb3
 8000e9c:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	2104      	movs	r1, #4
 8000ea2:	4809      	ldr	r0, [pc, #36]	; (8000ec8 <ADF_set_PHY_RDY_mode+0x34>)
 8000ea4:	f005 f99c 	bl	80061e0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 8000ea8:	1d3b      	adds	r3, r7, #4
 8000eaa:	2201      	movs	r2, #1
 8000eac:	4619      	mov	r1, r3
 8000eae:	4807      	ldr	r0, [pc, #28]	; (8000ecc <ADF_set_PHY_RDY_mode+0x38>)
 8000eb0:	f00a f982 	bl	800b1b8 <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	2104      	movs	r1, #4
 8000eb8:	4803      	ldr	r0, [pc, #12]	; (8000ec8 <ADF_set_PHY_RDY_mode+0x34>)
 8000eba:	f005 f991 	bl	80061e0 <HAL_GPIO_WritePin>

	//delay_us(145); // Idle to PHY_RDY state (max transition timing) p.14
}
 8000ebe:	bf00      	nop
 8000ec0:	3708      	adds	r7, #8
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	40020000 	.word	0x40020000
 8000ecc:	200009c4 	.word	0x200009c4

08000ed0 <ADF_set_Tx_mode>:

void ADF_set_Tx_mode(void){
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb5};
 8000ed6:	23b5      	movs	r3, #181	; 0xb5
 8000ed8:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000eda:	2200      	movs	r2, #0
 8000edc:	2104      	movs	r1, #4
 8000ede:	4809      	ldr	r0, [pc, #36]	; (8000f04 <ADF_set_Tx_mode+0x34>)
 8000ee0:	f005 f97e 	bl	80061e0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 8000ee4:	1d3b      	adds	r3, r7, #4
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	4619      	mov	r1, r3
 8000eea:	4807      	ldr	r0, [pc, #28]	; (8000f08 <ADF_set_Tx_mode+0x38>)
 8000eec:	f00a f964 	bl	800b1b8 <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	2104      	movs	r1, #4
 8000ef4:	4803      	ldr	r0, [pc, #12]	; (8000f04 <ADF_set_Tx_mode+0x34>)
 8000ef6:	f005 f973 	bl	80061e0 <HAL_GPIO_WritePin>

	//delay_us(200); // (max transition timing) p.14
}
 8000efa:	bf00      	nop
 8000efc:	3708      	adds	r7, #8
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	40020000 	.word	0x40020000
 8000f08:	200009c4 	.word	0x200009c4

08000f0c <ADF_set_Rx_mode>:

void ADF_set_Rx_mode(void){
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b082      	sub	sp, #8
 8000f10:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb4};
 8000f12:	23b4      	movs	r3, #180	; 0xb4
 8000f14:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000f16:	2200      	movs	r2, #0
 8000f18:	2104      	movs	r1, #4
 8000f1a:	4809      	ldr	r0, [pc, #36]	; (8000f40 <ADF_set_Rx_mode+0x34>)
 8000f1c:	f005 f960 	bl	80061e0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 1,50);
 8000f20:	1d39      	adds	r1, r7, #4
 8000f22:	2332      	movs	r3, #50	; 0x32
 8000f24:	2201      	movs	r2, #1
 8000f26:	4807      	ldr	r0, [pc, #28]	; (8000f44 <ADF_set_Rx_mode+0x38>)
 8000f28:	f009 fd67 	bl	800a9fa <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	2104      	movs	r1, #4
 8000f30:	4803      	ldr	r0, [pc, #12]	; (8000f40 <ADF_set_Rx_mode+0x34>)
 8000f32:	f005 f955 	bl	80061e0 <HAL_GPIO_WritePin>

	//delay_us(200); // (max transition timing) p.14
}
 8000f36:	bf00      	nop
 8000f38:	3708      	adds	r7, #8
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	40020000 	.word	0x40020000
 8000f44:	200009c4 	.word	0x200009c4

08000f48 <ADF_SPI_READY>:

/* Check if transceiver is ready for SPI access (p.73) */
uint8_t ADF_SPI_READY(void){
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	2104      	movs	r1, #4
 8000f50:	480e      	ldr	r0, [pc, #56]	; (8000f8c <ADF_SPI_READY+0x44>)
 8000f52:	f005 f945 	bl	80061e0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, 0xff, 1, 50);
 8000f56:	2332      	movs	r3, #50	; 0x32
 8000f58:	2201      	movs	r2, #1
 8000f5a:	21ff      	movs	r1, #255	; 0xff
 8000f5c:	480c      	ldr	r0, [pc, #48]	; (8000f90 <ADF_SPI_READY+0x48>)
 8000f5e:	f009 fd4c 	bl	800a9fa <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50);
 8000f62:	2332      	movs	r3, #50	; 0x32
 8000f64:	2201      	movs	r2, #1
 8000f66:	490b      	ldr	r1, [pc, #44]	; (8000f94 <ADF_SPI_READY+0x4c>)
 8000f68:	4809      	ldr	r0, [pc, #36]	; (8000f90 <ADF_SPI_READY+0x48>)
 8000f6a:	f009 fe7a 	bl	800ac62 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000f6e:	2201      	movs	r2, #1
 8000f70:	2104      	movs	r1, #4
 8000f72:	4806      	ldr	r0, [pc, #24]	; (8000f8c <ADF_SPI_READY+0x44>)
 8000f74:	f005 f934 	bl	80061e0 <HAL_GPIO_WritePin>

	if ((ADF_status&0x80) == 0x80)
 8000f78:	4b06      	ldr	r3, [pc, #24]	; (8000f94 <ADF_SPI_READY+0x4c>)
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	b25b      	sxtb	r3, r3
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	da01      	bge.n	8000f86 <ADF_SPI_READY+0x3e>
		return 1;
 8000f82:	2301      	movs	r3, #1
 8000f84:	e000      	b.n	8000f88 <ADF_SPI_READY+0x40>
	else
		return 0;
 8000f86:	2300      	movs	r3, #0
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	40020000 	.word	0x40020000
 8000f90:	200009c4 	.word	0x200009c4
 8000f94:	20000b00 	.word	0x20000b00

08000f98 <ADF_RC_READY>:

/* Check if transceiver is ready for RC command (p.73) */
uint8_t ADF_RC_READY(void){
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	2104      	movs	r1, #4
 8000fa0:	480f      	ldr	r0, [pc, #60]	; (8000fe0 <ADF_RC_READY+0x48>)
 8000fa2:	f005 f91d 	bl	80061e0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, 0xff, 1, 50);
 8000fa6:	2332      	movs	r3, #50	; 0x32
 8000fa8:	2201      	movs	r2, #1
 8000faa:	21ff      	movs	r1, #255	; 0xff
 8000fac:	480d      	ldr	r0, [pc, #52]	; (8000fe4 <ADF_RC_READY+0x4c>)
 8000fae:	f009 fd24 	bl	800a9fa <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50);
 8000fb2:	2332      	movs	r3, #50	; 0x32
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	490c      	ldr	r1, [pc, #48]	; (8000fe8 <ADF_RC_READY+0x50>)
 8000fb8:	480a      	ldr	r0, [pc, #40]	; (8000fe4 <ADF_RC_READY+0x4c>)
 8000fba:	f009 fe52 	bl	800ac62 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	2104      	movs	r1, #4
 8000fc2:	4807      	ldr	r0, [pc, #28]	; (8000fe0 <ADF_RC_READY+0x48>)
 8000fc4:	f005 f90c 	bl	80061e0 <HAL_GPIO_WritePin>

	if ((ADF_status&0xA0) == 0xA0)
 8000fc8:	4b07      	ldr	r3, [pc, #28]	; (8000fe8 <ADF_RC_READY+0x50>)
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8000fd0:	2ba0      	cmp	r3, #160	; 0xa0
 8000fd2:	d101      	bne.n	8000fd8 <ADF_RC_READY+0x40>
		return 1;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	e000      	b.n	8000fda <ADF_RC_READY+0x42>
	else
		return 0;
 8000fd8:	2300      	movs	r3, #0
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	40020000 	.word	0x40020000
 8000fe4:	200009c4 	.word	0x200009c4
 8000fe8:	20000b00 	.word	0x20000b00

08000fec <ADF_status_word>:
	else
		return 0;
}

/* Check SPI status word (p.73) */
uint8_t ADF_status_word(void){
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	2104      	movs	r1, #4
 8000ff4:	480b      	ldr	r0, [pc, #44]	; (8001024 <ADF_status_word+0x38>)
 8000ff6:	f005 f8f3 	bl	80061e0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, 0xff, 1, 50);
 8000ffa:	2332      	movs	r3, #50	; 0x32
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	21ff      	movs	r1, #255	; 0xff
 8001000:	4809      	ldr	r0, [pc, #36]	; (8001028 <ADF_status_word+0x3c>)
 8001002:	f009 fcfa 	bl	800a9fa <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50);
 8001006:	2332      	movs	r3, #50	; 0x32
 8001008:	2201      	movs	r2, #1
 800100a:	4908      	ldr	r1, [pc, #32]	; (800102c <ADF_status_word+0x40>)
 800100c:	4806      	ldr	r0, [pc, #24]	; (8001028 <ADF_status_word+0x3c>)
 800100e:	f009 fe28 	bl	800ac62 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8001012:	2201      	movs	r2, #1
 8001014:	2104      	movs	r1, #4
 8001016:	4803      	ldr	r0, [pc, #12]	; (8001024 <ADF_status_word+0x38>)
 8001018:	f005 f8e2 	bl	80061e0 <HAL_GPIO_WritePin>

	return ADF_status;
 800101c:	4b03      	ldr	r3, [pc, #12]	; (800102c <ADF_status_word+0x40>)
 800101e:	781b      	ldrb	r3, [r3, #0]
}
 8001020:	4618      	mov	r0, r3
 8001022:	bd80      	pop	{r7, pc}
 8001024:	40020000 	.word	0x40020000
 8001028:	200009c4 	.word	0x200009c4
 800102c:	20000b00 	.word	0x20000b00

08001030 <ADF_clear_Rx_flag>:

void ADF_clear_Rx_flag(void){
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
	ADF_SPI_MEM_WR(0x3cc,0x08);
 8001034:	2108      	movs	r1, #8
 8001036:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 800103a:	f7ff fe59 	bl	8000cf0 <ADF_SPI_MEM_WR>
}
 800103e:	bf00      	nop
 8001040:	bd80      	pop	{r7, pc}

08001042 <ADF_clear_Tx_flag>:

void ADF_clear_Tx_flag(void){
 8001042:	b580      	push	{r7, lr}
 8001044:	af00      	add	r7, sp, #0
	ADF_SPI_MEM_WR(0x3cc,0x10);
 8001046:	2110      	movs	r1, #16
 8001048:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 800104c:	f7ff fe50 	bl	8000cf0 <ADF_SPI_MEM_WR>
}
 8001050:	bf00      	nop
 8001052:	bd80      	pop	{r7, pc}

08001054 <advance_pointer>:
};

/* Variables -------------------------------------------------------------------*/

/* Private Functions -------------------------------------------------------------------*/
static void advance_pointer(cbuf_handle_t cbuf){
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d105      	bne.n	800106e <advance_pointer+0x1a>
 8001062:	4b18      	ldr	r3, [pc, #96]	; (80010c4 <advance_pointer+0x70>)
 8001064:	4a18      	ldr	r2, [pc, #96]	; (80010c8 <advance_pointer+0x74>)
 8001066:	2115      	movs	r1, #21
 8001068:	4818      	ldr	r0, [pc, #96]	; (80010cc <advance_pointer+0x78>)
 800106a:	f010 f8b5 	bl	80111d8 <__assert_func>

	if(cbuf->full)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	7c1b      	ldrb	r3, [r3, #16]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d00b      	beq.n	800108e <advance_pointer+0x3a>
		cbuf->tail = (cbuf->tail + 1) % cbuf->max;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	689b      	ldr	r3, [r3, #8]
 800107a:	3301      	adds	r3, #1
 800107c:	687a      	ldr	r2, [r7, #4]
 800107e:	68d2      	ldr	r2, [r2, #12]
 8001080:	fbb3 f1f2 	udiv	r1, r3, r2
 8001084:	fb02 f201 	mul.w	r2, r2, r1
 8001088:	1a9a      	subs	r2, r3, r2
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	609a      	str	r2, [r3, #8]

	cbuf->head = (cbuf->head + 1) % cbuf->max;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	685b      	ldr	r3, [r3, #4]
 8001092:	3301      	adds	r3, #1
 8001094:	687a      	ldr	r2, [r7, #4]
 8001096:	68d2      	ldr	r2, [r2, #12]
 8001098:	fbb3 f1f2 	udiv	r1, r3, r2
 800109c:	fb02 f201 	mul.w	r2, r2, r1
 80010a0:	1a9a      	subs	r2, r3, r2
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	605a      	str	r2, [r3, #4]

	cbuf->full = (cbuf->head == cbuf->tail);
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	685a      	ldr	r2, [r3, #4]
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	689b      	ldr	r3, [r3, #8]
 80010ae:	429a      	cmp	r2, r3
 80010b0:	bf0c      	ite	eq
 80010b2:	2301      	moveq	r3, #1
 80010b4:	2300      	movne	r3, #0
 80010b6:	b2da      	uxtb	r2, r3
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	741a      	strb	r2, [r3, #16]
}
 80010bc:	bf00      	nop
 80010be:	3708      	adds	r7, #8
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	08012620 	.word	0x08012620
 80010c8:	08012724 	.word	0x08012724
 80010cc:	08012628 	.word	0x08012628

080010d0 <retreat_pointer>:

static void retreat_pointer(cbuf_handle_t cbuf){
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d105      	bne.n	80010ea <retreat_pointer+0x1a>
 80010de:	4b0c      	ldr	r3, [pc, #48]	; (8001110 <retreat_pointer+0x40>)
 80010e0:	4a0c      	ldr	r2, [pc, #48]	; (8001114 <retreat_pointer+0x44>)
 80010e2:	2120      	movs	r1, #32
 80010e4:	480c      	ldr	r0, [pc, #48]	; (8001118 <retreat_pointer+0x48>)
 80010e6:	f010 f877 	bl	80111d8 <__assert_func>

	cbuf->full = false;
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	2200      	movs	r2, #0
 80010ee:	741a      	strb	r2, [r3, #16]
	cbuf->tail = (cbuf->tail + 1) % cbuf->max;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	689b      	ldr	r3, [r3, #8]
 80010f4:	3301      	adds	r3, #1
 80010f6:	687a      	ldr	r2, [r7, #4]
 80010f8:	68d2      	ldr	r2, [r2, #12]
 80010fa:	fbb3 f1f2 	udiv	r1, r3, r2
 80010fe:	fb02 f201 	mul.w	r2, r2, r1
 8001102:	1a9a      	subs	r2, r3, r2
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	609a      	str	r2, [r3, #8]
}
 8001108:	bf00      	nop
 800110a:	3708      	adds	r7, #8
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	08012620 	.word	0x08012620
 8001114:	08012734 	.word	0x08012734
 8001118:	08012628 	.word	0x08012628

0800111c <circular_buf_init>:

/* Public Functions -------------------------------------------------------------------*/
cbuf_handle_t circular_buf_init(uint16_t* buffer, size_t size){
 800111c:	b580      	push	{r7, lr}
 800111e:	b084      	sub	sp, #16
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
 8001124:	6039      	str	r1, [r7, #0]
	assert(buffer && size);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d002      	beq.n	8001132 <circular_buf_init+0x16>
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d105      	bne.n	800113e <circular_buf_init+0x22>
 8001132:	4b17      	ldr	r3, [pc, #92]	; (8001190 <circular_buf_init+0x74>)
 8001134:	4a17      	ldr	r2, [pc, #92]	; (8001194 <circular_buf_init+0x78>)
 8001136:	2128      	movs	r1, #40	; 0x28
 8001138:	4817      	ldr	r0, [pc, #92]	; (8001198 <circular_buf_init+0x7c>)
 800113a:	f010 f84d 	bl	80111d8 <__assert_func>

	cbuf_handle_t cbuf = malloc(sizeof(circular_buf_t));
 800113e:	2014      	movs	r0, #20
 8001140:	f010 f8a4 	bl	801128c <malloc>
 8001144:	4603      	mov	r3, r0
 8001146:	60fb      	str	r3, [r7, #12]
	assert(cbuf);
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d105      	bne.n	800115a <circular_buf_init+0x3e>
 800114e:	4b13      	ldr	r3, [pc, #76]	; (800119c <circular_buf_init+0x80>)
 8001150:	4a10      	ldr	r2, [pc, #64]	; (8001194 <circular_buf_init+0x78>)
 8001152:	212b      	movs	r1, #43	; 0x2b
 8001154:	4810      	ldr	r0, [pc, #64]	; (8001198 <circular_buf_init+0x7c>)
 8001156:	f010 f83f 	bl	80111d8 <__assert_func>

	cbuf->buffer = buffer;
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	687a      	ldr	r2, [r7, #4]
 800115e:	601a      	str	r2, [r3, #0]
	cbuf->max = size;
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	683a      	ldr	r2, [r7, #0]
 8001164:	60da      	str	r2, [r3, #12]
	circular_buf_reset(cbuf);
 8001166:	68f8      	ldr	r0, [r7, #12]
 8001168:	f000 f81c 	bl	80011a4 <circular_buf_reset>

	assert(circular_buf_empty(cbuf));
 800116c:	68f8      	ldr	r0, [r7, #12]
 800116e:	f000 f8d3 	bl	8001318 <circular_buf_empty>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d105      	bne.n	8001184 <circular_buf_init+0x68>
 8001178:	4b09      	ldr	r3, [pc, #36]	; (80011a0 <circular_buf_init+0x84>)
 800117a:	4a06      	ldr	r2, [pc, #24]	; (8001194 <circular_buf_init+0x78>)
 800117c:	2131      	movs	r1, #49	; 0x31
 800117e:	4806      	ldr	r0, [pc, #24]	; (8001198 <circular_buf_init+0x7c>)
 8001180:	f010 f82a 	bl	80111d8 <__assert_func>

	return cbuf;
 8001184:	68fb      	ldr	r3, [r7, #12]
}
 8001186:	4618      	mov	r0, r3
 8001188:	3710      	adds	r7, #16
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	0801263c 	.word	0x0801263c
 8001194:	08012744 	.word	0x08012744
 8001198:	08012628 	.word	0x08012628
 800119c:	08012620 	.word	0x08012620
 80011a0:	0801264c 	.word	0x0801264c

080011a4 <circular_buf_reset>:
void circular_buf_free(cbuf_handle_t cbuf){
	assert(cbuf);
	free(cbuf);
}

void circular_buf_reset(cbuf_handle_t cbuf){
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
    assert(cbuf);
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d105      	bne.n	80011be <circular_buf_reset+0x1a>
 80011b2:	4b09      	ldr	r3, [pc, #36]	; (80011d8 <circular_buf_reset+0x34>)
 80011b4:	4a09      	ldr	r2, [pc, #36]	; (80011dc <circular_buf_reset+0x38>)
 80011b6:	213c      	movs	r1, #60	; 0x3c
 80011b8:	4809      	ldr	r0, [pc, #36]	; (80011e0 <circular_buf_reset+0x3c>)
 80011ba:	f010 f80d 	bl	80111d8 <__assert_func>

    cbuf->head = 0;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2200      	movs	r2, #0
 80011c2:	605a      	str	r2, [r3, #4]
    cbuf->tail = 0;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	2200      	movs	r2, #0
 80011c8:	609a      	str	r2, [r3, #8]
    cbuf->full = false;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	2200      	movs	r2, #0
 80011ce:	741a      	strb	r2, [r3, #16]
}
 80011d0:	bf00      	nop
 80011d2:	3708      	adds	r7, #8
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	08012620 	.word	0x08012620
 80011dc:	08012758 	.word	0x08012758
 80011e0:	08012628 	.word	0x08012628

080011e4 <circular_buf_size>:

size_t circular_buf_size(cbuf_handle_t cbuf){
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b084      	sub	sp, #16
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d105      	bne.n	80011fe <circular_buf_size+0x1a>
 80011f2:	4b15      	ldr	r3, [pc, #84]	; (8001248 <circular_buf_size+0x64>)
 80011f4:	4a15      	ldr	r2, [pc, #84]	; (800124c <circular_buf_size+0x68>)
 80011f6:	2144      	movs	r1, #68	; 0x44
 80011f8:	4815      	ldr	r0, [pc, #84]	; (8001250 <circular_buf_size+0x6c>)
 80011fa:	f00f ffed 	bl	80111d8 <__assert_func>

	size_t size = cbuf->max;
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	68db      	ldr	r3, [r3, #12]
 8001202:	60fb      	str	r3, [r7, #12]

	if(!cbuf->full)	{
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	7c1b      	ldrb	r3, [r3, #16]
 8001208:	f083 0301 	eor.w	r3, r3, #1
 800120c:	b2db      	uxtb	r3, r3
 800120e:	2b00      	cmp	r3, #0
 8001210:	d015      	beq.n	800123e <circular_buf_size+0x5a>
		if(cbuf->head >= cbuf->tail){
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	685a      	ldr	r2, [r3, #4]
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	689b      	ldr	r3, [r3, #8]
 800121a:	429a      	cmp	r2, r3
 800121c:	d306      	bcc.n	800122c <circular_buf_size+0x48>
			size = (cbuf->head - cbuf->tail);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	685a      	ldr	r2, [r3, #4]
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	689b      	ldr	r3, [r3, #8]
 8001226:	1ad3      	subs	r3, r2, r3
 8001228:	60fb      	str	r3, [r7, #12]
 800122a:	e008      	b.n	800123e <circular_buf_size+0x5a>
		}
		else{
			size = (cbuf->max + cbuf->head - cbuf->tail);
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	68da      	ldr	r2, [r3, #12]
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	441a      	add	r2, r3
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	689b      	ldr	r3, [r3, #8]
 800123a:	1ad3      	subs	r3, r2, r3
 800123c:	60fb      	str	r3, [r7, #12]
		}
	}
	return size;
 800123e:	68fb      	ldr	r3, [r7, #12]
}
 8001240:	4618      	mov	r0, r3
 8001242:	3710      	adds	r7, #16
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	08012620 	.word	0x08012620
 800124c:	0801276c 	.word	0x0801276c
 8001250:	08012628 	.word	0x08012628

08001254 <circular_buf_put_overwrite>:
	assert(cbuf);

	return cbuf->max;
}

void circular_buf_put_overwrite(cbuf_handle_t cbuf, uint16_t data){
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
 800125c:	460b      	mov	r3, r1
 800125e:	807b      	strh	r3, [r7, #2]
	assert(cbuf && cbuf->buffer);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d003      	beq.n	800126e <circular_buf_put_overwrite+0x1a>
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d105      	bne.n	800127a <circular_buf_put_overwrite+0x26>
 800126e:	4b0a      	ldr	r3, [pc, #40]	; (8001298 <circular_buf_put_overwrite+0x44>)
 8001270:	4a0a      	ldr	r2, [pc, #40]	; (800129c <circular_buf_put_overwrite+0x48>)
 8001272:	215a      	movs	r1, #90	; 0x5a
 8001274:	480a      	ldr	r0, [pc, #40]	; (80012a0 <circular_buf_put_overwrite+0x4c>)
 8001276:	f00f ffaf 	bl	80111d8 <__assert_func>

    cbuf->buffer[cbuf->head] = data;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681a      	ldr	r2, [r3, #0]
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	005b      	lsls	r3, r3, #1
 8001284:	4413      	add	r3, r2
 8001286:	887a      	ldrh	r2, [r7, #2]
 8001288:	801a      	strh	r2, [r3, #0]

    advance_pointer(cbuf);
 800128a:	6878      	ldr	r0, [r7, #4]
 800128c:	f7ff fee2 	bl	8001054 <advance_pointer>
}
 8001290:	bf00      	nop
 8001292:	3708      	adds	r7, #8
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	08012668 	.word	0x08012668
 800129c:	08012780 	.word	0x08012780
 80012a0:	08012628 	.word	0x08012628

080012a4 <circular_buf_get>:
    }

    return r;
}

int circular_buf_get(cbuf_handle_t cbuf, uint16_t * data){
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b084      	sub	sp, #16
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
 80012ac:	6039      	str	r1, [r7, #0]
    assert(cbuf && data && cbuf->buffer);
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d006      	beq.n	80012c2 <circular_buf_get+0x1e>
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d003      	beq.n	80012c2 <circular_buf_get+0x1e>
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d105      	bne.n	80012ce <circular_buf_get+0x2a>
 80012c2:	4b12      	ldr	r3, [pc, #72]	; (800130c <circular_buf_get+0x68>)
 80012c4:	4a12      	ldr	r2, [pc, #72]	; (8001310 <circular_buf_get+0x6c>)
 80012c6:	2170      	movs	r1, #112	; 0x70
 80012c8:	4812      	ldr	r0, [pc, #72]	; (8001314 <circular_buf_get+0x70>)
 80012ca:	f00f ff85 	bl	80111d8 <__assert_func>

    int r = -1;
 80012ce:	f04f 33ff 	mov.w	r3, #4294967295
 80012d2:	60fb      	str	r3, [r7, #12]

    if(!circular_buf_empty(cbuf)){
 80012d4:	6878      	ldr	r0, [r7, #4]
 80012d6:	f000 f81f 	bl	8001318 <circular_buf_empty>
 80012da:	4603      	mov	r3, r0
 80012dc:	f083 0301 	eor.w	r3, r3, #1
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d00d      	beq.n	8001302 <circular_buf_get+0x5e>
        *data = cbuf->buffer[cbuf->tail];
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681a      	ldr	r2, [r3, #0]
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	689b      	ldr	r3, [r3, #8]
 80012ee:	005b      	lsls	r3, r3, #1
 80012f0:	4413      	add	r3, r2
 80012f2:	881a      	ldrh	r2, [r3, #0]
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	801a      	strh	r2, [r3, #0]
        retreat_pointer(cbuf);
 80012f8:	6878      	ldr	r0, [r7, #4]
 80012fa:	f7ff fee9 	bl	80010d0 <retreat_pointer>

        r = 0;
 80012fe:	2300      	movs	r3, #0
 8001300:	60fb      	str	r3, [r7, #12]
    }

    return r;
 8001302:	68fb      	ldr	r3, [r7, #12]
}
 8001304:	4618      	mov	r0, r3
 8001306:	3710      	adds	r7, #16
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	08012680 	.word	0x08012680
 8001310:	0801279c 	.word	0x0801279c
 8001314:	08012628 	.word	0x08012628

08001318 <circular_buf_empty>:

bool circular_buf_empty(cbuf_handle_t cbuf){
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d105      	bne.n	8001332 <circular_buf_empty+0x1a>
 8001326:	4b0e      	ldr	r3, [pc, #56]	; (8001360 <circular_buf_empty+0x48>)
 8001328:	4a0e      	ldr	r2, [pc, #56]	; (8001364 <circular_buf_empty+0x4c>)
 800132a:	217f      	movs	r1, #127	; 0x7f
 800132c:	480e      	ldr	r0, [pc, #56]	; (8001368 <circular_buf_empty+0x50>)
 800132e:	f00f ff53 	bl	80111d8 <__assert_func>

    return (!cbuf->full && (cbuf->head == cbuf->tail));
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	7c1b      	ldrb	r3, [r3, #16]
 8001336:	f083 0301 	eor.w	r3, r3, #1
 800133a:	b2db      	uxtb	r3, r3
 800133c:	2b00      	cmp	r3, #0
 800133e:	d007      	beq.n	8001350 <circular_buf_empty+0x38>
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	685a      	ldr	r2, [r3, #4]
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	689b      	ldr	r3, [r3, #8]
 8001348:	429a      	cmp	r2, r3
 800134a:	d101      	bne.n	8001350 <circular_buf_empty+0x38>
 800134c:	2301      	movs	r3, #1
 800134e:	e000      	b.n	8001352 <circular_buf_empty+0x3a>
 8001350:	2300      	movs	r3, #0
 8001352:	f003 0301 	and.w	r3, r3, #1
 8001356:	b2db      	uxtb	r3, r3
}
 8001358:	4618      	mov	r0, r3
 800135a:	3708      	adds	r7, #8
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	08012620 	.word	0x08012620
 8001364:	080127b0 	.word	0x080127b0
 8001368:	08012628 	.word	0x08012628

0800136c <OLED_init>:
extern RTC_DateTypeDef sDate;

/* Variables -------------------------------------------------------------------*/

/* Functions -------------------------------------------------------------------*/
void OLED_init(void){
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
	SSD1306_Init();
 8001370:	f001 ff3e 	bl	80031f0 <SSD1306_Init>
}
 8001374:	bf00      	nop
 8001376:	bd80      	pop	{r7, pc}

08001378 <OLED_clear_screen>:

void OLED_clear_screen(void){
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 800137c:	2000      	movs	r0, #0
 800137e:	f002 f82d 	bl	80033dc <SSD1306_Fill>
}
 8001382:	bf00      	nop
 8001384:	bd80      	pop	{r7, pc}

08001386 <OLED_update>:

void OLED_update(void){
 8001386:	b580      	push	{r7, lr}
 8001388:	af00      	add	r7, sp, #0
	SSD1306_UpdateScreen();
 800138a:	f001 ffeb 	bl	8003364 <SSD1306_UpdateScreen>
}
 800138e:	bf00      	nop
 8001390:	bd80      	pop	{r7, pc}
	...

08001394 <OLED_print_text>:

void OLED_shutdown(void){
	SSD1306_OFF();
}

void OLED_print_text(char command[], uint8_t x, uint8_t y){
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
 800139c:	460b      	mov	r3, r1
 800139e:	70fb      	strb	r3, [r7, #3]
 80013a0:	4613      	mov	r3, r2
 80013a2:	70bb      	strb	r3, [r7, #2]
	SSD1306_GotoXY(x,y);
 80013a4:	78fb      	ldrb	r3, [r7, #3]
 80013a6:	b29b      	uxth	r3, r3
 80013a8:	78ba      	ldrb	r2, [r7, #2]
 80013aa:	b292      	uxth	r2, r2
 80013ac:	4611      	mov	r1, r2
 80013ae:	4618      	mov	r0, r3
 80013b0:	f002 f88c 	bl	80034cc <SSD1306_GotoXY>
	SSD1306_Puts(command, &Font_7x10, SSD1306_COLOR_WHITE);
 80013b4:	2201      	movs	r2, #1
 80013b6:	4904      	ldr	r1, [pc, #16]	; (80013c8 <OLED_print_text+0x34>)
 80013b8:	6878      	ldr	r0, [r7, #4]
 80013ba:	f002 f91d 	bl	80035f8 <SSD1306_Puts>
}
 80013be:	bf00      	nop
 80013c0:	3708      	adds	r7, #8
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	20000000 	.word	0x20000000

080013cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013cc:	e92d 4390 	stmdb	sp!, {r4, r7, r8, r9, lr}
 80013d0:	b09b      	sub	sp, #108	; 0x6c
 80013d2:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013d4:	f002 feda 	bl	800418c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013d8:	f000 fbd0 	bl	8001b7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013dc:	f001 f888 	bl	80024f0 <MX_GPIO_Init>
  MX_ADC1_Init();
 80013e0:	f000 fc50 	bl	8001c84 <MX_ADC1_Init>
  MX_DAC_Init();
 80013e4:	f000 fcc6 	bl	8001d74 <MX_DAC_Init>
  MX_I2C1_Init();
 80013e8:	f000 fcee 	bl	8001dc8 <MX_I2C1_Init>
  MX_SPI1_Init();
 80013ec:	f000 fd74 	bl	8001ed8 <MX_SPI1_Init>
  MX_SPI2_Init();
 80013f0:	f000 fda8 	bl	8001f44 <MX_SPI2_Init>
  MX_TIM1_Init();
 80013f4:	f000 fddc 	bl	8001fb0 <MX_TIM1_Init>
  MX_TIM3_Init();
 80013f8:	f000 fec6 	bl	8002188 <MX_TIM3_Init>
  MX_USB_DEVICE_Init();
 80013fc:	f00f f94a 	bl	8010694 <MX_USB_DEVICE_Init>
  MX_UART5_Init();
 8001400:	f001 f84c 	bl	800249c <MX_UART5_Init>
  MX_RTC_Init();
 8001404:	f000 fd0e 	bl	8001e24 <MX_RTC_Init>
  MX_TIM5_Init();
 8001408:	f000 ff40 	bl	800228c <MX_TIM5_Init>
  MX_TIM11_Init();
 800140c:	f001 f822 	bl	8002454 <MX_TIM11_Init>
  MX_TIM2_Init();
 8001410:	f000 fe6e 	bl	80020f0 <MX_TIM2_Init>
  MX_TIM7_Init();
 8001414:	f000 ffae 	bl	8002374 <MX_TIM7_Init>
  MX_TIM9_Init();
 8001418:	f000 ffe2 	bl	80023e0 <MX_TIM9_Init>
  MX_CRYP_Init();
 800141c:	f000 fc86 	bl	8001d2c <MX_CRYP_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim7);
 8001420:	4889      	ldr	r0, [pc, #548]	; (8001648 <main+0x27c>)
 8001422:	f00a fd52 	bl	800beca <HAL_TIM_Base_Start>


  // Start PWM timers for RGB led
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001426:	2100      	movs	r1, #0
 8001428:	4888      	ldr	r0, [pc, #544]	; (800164c <main+0x280>)
 800142a:	f00a febf 	bl	800c1ac <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800142e:	2108      	movs	r1, #8
 8001430:	4887      	ldr	r0, [pc, #540]	; (8001650 <main+0x284>)
 8001432:	f00a febb 	bl	800c1ac <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8001436:	210c      	movs	r1, #12
 8001438:	4885      	ldr	r0, [pc, #532]	; (8001650 <main+0x284>)
 800143a:	f00a feb7 	bl	800c1ac <HAL_TIM_PWM_Start>

  LED_RGB_status(0, 0, 35);
 800143e:	2223      	movs	r2, #35	; 0x23
 8001440:	2100      	movs	r1, #0
 8001442:	2000      	movs	r0, #0
 8001444:	f001 fc16 	bl	8002c74 <LED_RGB_status>

  startup();
 8001448:	f001 fb42 	bl	8002ad0 <startup>
  potmeterInit(settings_volume);
 800144c:	4b81      	ldr	r3, [pc, #516]	; (8001654 <main+0x288>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	4618      	mov	r0, r3
 8001452:	f001 fbef 	bl	8002c34 <potmeterInit>

  // OLED interrupt TIM9 (1s)
  HAL_TIM_Base_Start_IT(&htim9);
 8001456:	4880      	ldr	r0, [pc, #512]	; (8001658 <main+0x28c>)
 8001458:	f00a fd5b 	bl	800bf12 <HAL_TIM_Base_Start_IT>

  // USB VCP variables
  int8_t buffer[25];
  int16_t RSSI_buf_16[16];

  ptrdev = &dev1;
 800145c:	4b7f      	ldr	r3, [pc, #508]	; (800165c <main+0x290>)
 800145e:	4a80      	ldr	r2, [pc, #512]	; (8001660 <main+0x294>)
 8001460:	601a      	str	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1){

	  if (settings_mode == 'T') {
 8001462:	4b80      	ldr	r3, [pc, #512]	; (8001664 <main+0x298>)
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	2b54      	cmp	r3, #84	; 0x54
 8001468:	d10e      	bne.n	8001488 <main+0xbc>
		  // Send audio packet whenever there are enough samples in circular buffer
		  cbuf_size = circular_buf_size(audio_buffer_handle_t);
 800146a:	4b7f      	ldr	r3, [pc, #508]	; (8001668 <main+0x29c>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4618      	mov	r0, r3
 8001470:	f7ff feb8 	bl	80011e4 <circular_buf_size>
 8001474:	4603      	mov	r3, r0
 8001476:	b29a      	uxth	r2, r3
 8001478:	4b7c      	ldr	r3, [pc, #496]	; (800166c <main+0x2a0>)
 800147a:	801a      	strh	r2, [r3, #0]
		  if (cbuf_size > settings_audiosamples_length){
 800147c:	4b7b      	ldr	r3, [pc, #492]	; (800166c <main+0x2a0>)
 800147e:	881b      	ldrh	r3, [r3, #0]
 8001480:	2b30      	cmp	r3, #48	; 0x30
 8001482:	d901      	bls.n	8001488 <main+0xbc>
			  transmitAudioPacket();
 8001484:	f001 fc54 	bl	8002d30 <transmitAudioPacket>
		  }
	  }

	  if (INT_PACKET_RECEIVED){
 8001488:	4b79      	ldr	r3, [pc, #484]	; (8001670 <main+0x2a4>)
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	2b00      	cmp	r3, #0
 800148e:	f000 835b 	beq.w	8001b48 <main+0x77c>
		  INT_PACKET_RECEIVED = 0;
 8001492:	4b77      	ldr	r3, [pc, #476]	; (8001670 <main+0x2a4>)
 8001494:	2200      	movs	r2, #0
 8001496:	701a      	strb	r2, [r3, #0]

		  if (settings_mode == 'R'){
 8001498:	4b72      	ldr	r3, [pc, #456]	; (8001664 <main+0x298>)
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	2b52      	cmp	r3, #82	; 0x52
 800149e:	f040 81d4 	bne.w	800184a <main+0x47e>
			  readPacket();
 80014a2:	f001 fcd1 	bl	8002e48 <readPacket>
			  if((Rx_to_ID == source_ID) || (Rx_to_ID == broadcast_ID)){
 80014a6:	4b73      	ldr	r3, [pc, #460]	; (8001674 <main+0x2a8>)
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	2201      	movs	r2, #1
 80014ac:	4293      	cmp	r3, r2
 80014ae:	d005      	beq.n	80014bc <main+0xf0>
 80014b0:	4b70      	ldr	r3, [pc, #448]	; (8001674 <main+0x2a8>)
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	22ff      	movs	r2, #255	; 0xff
 80014b6:	4293      	cmp	r3, r2
 80014b8:	f040 8346 	bne.w	8001b48 <main+0x77c>
				  //writeKeyPacket();
				  encryption_byte = 0;
 80014bc:	4b6e      	ldr	r3, [pc, #440]	; (8001678 <main+0x2ac>)
 80014be:	2200      	movs	r2, #0
 80014c0:	701a      	strb	r2, [r3, #0]
				  if (!(ptrdev->RSSI_counter)){
 80014c2:	4b66      	ldr	r3, [pc, #408]	; (800165c <main+0x290>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d11e      	bne.n	800150a <main+0x13e>
					  ptrdev->RSSI_Mean_Double = Rx_RSSI;
 80014cc:	4b6b      	ldr	r3, [pc, #428]	; (800167c <main+0x2b0>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	4a62      	ldr	r2, [pc, #392]	; (800165c <main+0x290>)
 80014d2:	6814      	ldr	r4, [r2, #0]
 80014d4:	4618      	mov	r0, r3
 80014d6:	f7ff f93f 	bl	8000758 <__aeabi_ui2d>
 80014da:	4602      	mov	r2, r0
 80014dc:	460b      	mov	r3, r1
 80014de:	e9c4 2304 	strd	r2, r3, [r4, #16]
					  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 80014e2:	4b5e      	ldr	r3, [pc, #376]	; (800165c <main+0x290>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	ed93 7b04 	vldr	d7, [r3, #16]
 80014ea:	eeb0 0a47 	vmov.f32	s0, s14
 80014ee:	eef0 0a67 	vmov.f32	s1, s15
 80014f2:	f011 f83f 	bl	8012574 <round>
 80014f6:	ec51 0b10 	vmov	r0, r1, d0
 80014fa:	4b58      	ldr	r3, [pc, #352]	; (800165c <main+0x290>)
 80014fc:	681c      	ldr	r4, [r3, #0]
 80014fe:	f7ff f9a5 	bl	800084c <__aeabi_d2uiz>
 8001502:	4603      	mov	r3, r0
 8001504:	b29b      	uxth	r3, r3
 8001506:	8123      	strh	r3, [r4, #8]
 8001508:	e03e      	b.n	8001588 <main+0x1bc>
				  }
				  else{
					  ptrdev->RSSI_Mean_Double = (ALPHA*Rx_RSSI) + ((1-ALPHA)*ptrdev->RSSI_Mean_Double);
 800150a:	4b5c      	ldr	r3, [pc, #368]	; (800167c <main+0x2b0>)
 800150c:	781b      	ldrb	r3, [r3, #0]
 800150e:	4618      	mov	r0, r3
 8001510:	f7ff f932 	bl	8000778 <__aeabi_i2d>
 8001514:	4b5a      	ldr	r3, [pc, #360]	; (8001680 <main+0x2b4>)
 8001516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800151a:	f7fe feb1 	bl	8000280 <__aeabi_dmul>
 800151e:	4602      	mov	r2, r0
 8001520:	460b      	mov	r3, r1
 8001522:	4690      	mov	r8, r2
 8001524:	4699      	mov	r9, r3
 8001526:	4b56      	ldr	r3, [pc, #344]	; (8001680 <main+0x2b4>)
 8001528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800152c:	f04f 0000 	mov.w	r0, #0
 8001530:	4954      	ldr	r1, [pc, #336]	; (8001684 <main+0x2b8>)
 8001532:	f7fe ffd3 	bl	80004dc <__aeabi_dsub>
 8001536:	4602      	mov	r2, r0
 8001538:	460b      	mov	r3, r1
 800153a:	4610      	mov	r0, r2
 800153c:	4619      	mov	r1, r3
 800153e:	4b47      	ldr	r3, [pc, #284]	; (800165c <main+0x290>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001546:	f7fe fe9b 	bl	8000280 <__aeabi_dmul>
 800154a:	4602      	mov	r2, r0
 800154c:	460b      	mov	r3, r1
 800154e:	4943      	ldr	r1, [pc, #268]	; (800165c <main+0x290>)
 8001550:	680c      	ldr	r4, [r1, #0]
 8001552:	4640      	mov	r0, r8
 8001554:	4649      	mov	r1, r9
 8001556:	f7fe ffc3 	bl	80004e0 <__adddf3>
 800155a:	4602      	mov	r2, r0
 800155c:	460b      	mov	r3, r1
 800155e:	e9c4 2304 	strd	r2, r3, [r4, #16]
					  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 8001562:	4b3e      	ldr	r3, [pc, #248]	; (800165c <main+0x290>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	ed93 7b04 	vldr	d7, [r3, #16]
 800156a:	eeb0 0a47 	vmov.f32	s0, s14
 800156e:	eef0 0a67 	vmov.f32	s1, s15
 8001572:	f010 ffff 	bl	8012574 <round>
 8001576:	ec51 0b10 	vmov	r0, r1, d0
 800157a:	4b38      	ldr	r3, [pc, #224]	; (800165c <main+0x290>)
 800157c:	681c      	ldr	r4, [r3, #0]
 800157e:	f7ff f965 	bl	800084c <__aeabi_d2uiz>
 8001582:	4603      	mov	r3, r0
 8001584:	b29b      	uxth	r3, r3
 8001586:	8123      	strh	r3, [r4, #8]
				  }
				  (ptrdev->RSSI_counter)++;
 8001588:	4b34      	ldr	r3, [pc, #208]	; (800165c <main+0x290>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	685a      	ldr	r2, [r3, #4]
 800158e:	3201      	adds	r2, #1
 8001590:	605a      	str	r2, [r3, #4]


				  if(Rx_packet_type == packet_type_keybit_chosen){
 8001592:	4b3d      	ldr	r3, [pc, #244]	; (8001688 <main+0x2bc>)
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	22aa      	movs	r2, #170	; 0xaa
 8001598:	4293      	cmp	r3, r2
 800159a:	d13e      	bne.n	800161a <main+0x24e>
					  // Point to correct device with Rx_from_ID

					  // Generate new keybit
					  if(Rx_RSSI <= ptrdev->RSSI_Mean){
 800159c:	4b37      	ldr	r3, [pc, #220]	; (800167c <main+0x2b0>)
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	b29a      	uxth	r2, r3
 80015a2:	4b2e      	ldr	r3, [pc, #184]	; (800165c <main+0x290>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	891b      	ldrh	r3, [r3, #8]
 80015a8:	429a      	cmp	r2, r3
 80015aa:	d813      	bhi.n	80015d4 <main+0x208>
						  if(ptrdev->keybits_8bit < 8){
 80015ac:	4b2b      	ldr	r3, [pc, #172]	; (800165c <main+0x290>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	7e1b      	ldrb	r3, [r3, #24]
 80015b2:	2b07      	cmp	r3, #7
 80015b4:	d82d      	bhi.n	8001612 <main+0x246>
							  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 0;
 80015b6:	4b29      	ldr	r3, [pc, #164]	; (800165c <main+0x290>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	7e5a      	ldrb	r2, [r3, #25]
 80015bc:	4b27      	ldr	r3, [pc, #156]	; (800165c <main+0x290>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	0052      	lsls	r2, r2, #1
 80015c2:	b2d2      	uxtb	r2, r2
 80015c4:	765a      	strb	r2, [r3, #25]
							  (ptrdev->keybits_8bit)++;
 80015c6:	4b25      	ldr	r3, [pc, #148]	; (800165c <main+0x290>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	7e1a      	ldrb	r2, [r3, #24]
 80015cc:	3201      	adds	r2, #1
 80015ce:	b2d2      	uxtb	r2, r2
 80015d0:	761a      	strb	r2, [r3, #24]
 80015d2:	e01e      	b.n	8001612 <main+0x246>
						  }
					  }
					  else if(Rx_RSSI > ptrdev->RSSI_Mean){
 80015d4:	4b29      	ldr	r3, [pc, #164]	; (800167c <main+0x2b0>)
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	b29a      	uxth	r2, r3
 80015da:	4b20      	ldr	r3, [pc, #128]	; (800165c <main+0x290>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	891b      	ldrh	r3, [r3, #8]
 80015e0:	429a      	cmp	r2, r3
 80015e2:	d916      	bls.n	8001612 <main+0x246>
						  if(ptrdev->keybits_8bit < 8){
 80015e4:	4b1d      	ldr	r3, [pc, #116]	; (800165c <main+0x290>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	7e1b      	ldrb	r3, [r3, #24]
 80015ea:	2b07      	cmp	r3, #7
 80015ec:	d811      	bhi.n	8001612 <main+0x246>
							  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 1;
 80015ee:	4b1b      	ldr	r3, [pc, #108]	; (800165c <main+0x290>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	7e5b      	ldrb	r3, [r3, #25]
 80015f4:	005b      	lsls	r3, r3, #1
 80015f6:	b25b      	sxtb	r3, r3
 80015f8:	f043 0301 	orr.w	r3, r3, #1
 80015fc:	b25a      	sxtb	r2, r3
 80015fe:	4b17      	ldr	r3, [pc, #92]	; (800165c <main+0x290>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	b2d2      	uxtb	r2, r2
 8001604:	765a      	strb	r2, [r3, #25]
							  (ptrdev->keybits_8bit)++;
 8001606:	4b15      	ldr	r3, [pc, #84]	; (800165c <main+0x290>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	7e1a      	ldrb	r2, [r3, #24]
 800160c:	3201      	adds	r2, #1
 800160e:	b2d2      	uxtb	r2, r2
 8001610:	761a      	strb	r2, [r3, #24]
						  }
					  }

					  encryption_byte = packet_type_reply;
 8001612:	220f      	movs	r2, #15
 8001614:	4b18      	ldr	r3, [pc, #96]	; (8001678 <main+0x2ac>)
 8001616:	701a      	strb	r2, [r3, #0]
 8001618:	e10e      	b.n	8001838 <main+0x46c>
				  }

				  else if(Rx_packet_type == packet_type_keybit_chosen_Hamming){
 800161a:	4b1b      	ldr	r3, [pc, #108]	; (8001688 <main+0x2bc>)
 800161c:	781b      	ldrb	r3, [r3, #0]
 800161e:	22ab      	movs	r2, #171	; 0xab
 8001620:	4293      	cmp	r3, r2
 8001622:	d178      	bne.n	8001716 <main+0x34a>
					  // Point to correct device with Rx_from_ID

					  // Generate last keybit of 8-bit key
					  if(Rx_RSSI <= ptrdev->RSSI_Mean){
 8001624:	4b15      	ldr	r3, [pc, #84]	; (800167c <main+0x2b0>)
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	b29a      	uxth	r2, r3
 800162a:	4b0c      	ldr	r3, [pc, #48]	; (800165c <main+0x290>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	891b      	ldrh	r3, [r3, #8]
 8001630:	429a      	cmp	r2, r3
 8001632:	d82b      	bhi.n	800168c <main+0x2c0>
						  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 0;
 8001634:	4b09      	ldr	r3, [pc, #36]	; (800165c <main+0x290>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	7e5a      	ldrb	r2, [r3, #25]
 800163a:	4b08      	ldr	r3, [pc, #32]	; (800165c <main+0x290>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	0052      	lsls	r2, r2, #1
 8001640:	b2d2      	uxtb	r2, r2
 8001642:	765a      	strb	r2, [r3, #25]
 8001644:	e036      	b.n	80016b4 <main+0x2e8>
 8001646:	bf00      	nop
 8001648:	20000a64 	.word	0x20000a64
 800164c:	2000090c 	.word	0x2000090c
 8001650:	20000798 	.word	0x20000798
 8001654:	20000042 	.word	0x20000042
 8001658:	2000094c 	.word	0x2000094c
 800165c:	20000754 	.word	0x20000754
 8001660:	20000008 	.word	0x20000008
 8001664:	20000040 	.word	0x20000040
 8001668:	20000750 	.word	0x20000750
 800166c:	20000280 	.word	0x20000280
 8001670:	20000269 	.word	0x20000269
 8001674:	20000a60 	.word	0x20000a60
 8001678:	20000268 	.word	0x20000268
 800167c:	20000a5f 	.word	0x20000a5f
 8001680:	20000060 	.word	0x20000060
 8001684:	3ff00000 	.word	0x3ff00000
 8001688:	200008b9 	.word	0x200008b9
					  }
					  else if(Rx_RSSI > ptrdev->RSSI_Mean){
 800168c:	4b84      	ldr	r3, [pc, #528]	; (80018a0 <main+0x4d4>)
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	b29a      	uxth	r2, r3
 8001692:	4b84      	ldr	r3, [pc, #528]	; (80018a4 <main+0x4d8>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	891b      	ldrh	r3, [r3, #8]
 8001698:	429a      	cmp	r2, r3
 800169a:	d90b      	bls.n	80016b4 <main+0x2e8>
						  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 1;
 800169c:	4b81      	ldr	r3, [pc, #516]	; (80018a4 <main+0x4d8>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	7e5b      	ldrb	r3, [r3, #25]
 80016a2:	005b      	lsls	r3, r3, #1
 80016a4:	b25b      	sxtb	r3, r3
 80016a6:	f043 0301 	orr.w	r3, r3, #1
 80016aa:	b25a      	sxtb	r2, r3
 80016ac:	4b7d      	ldr	r3, [pc, #500]	; (80018a4 <main+0x4d8>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	b2d2      	uxtb	r2, r2
 80016b2:	765a      	strb	r2, [r3, #25]
					  }

					  // Do a Hamming correction with Rx_Hamming_code

					  // Shift 8-bit key in 32-bit key + update parameters
					  ptrdev->key_32bit = ((ptrdev->key_32bit)<<8) | (ptrdev->key_8bit);
 80016b4:	4b7b      	ldr	r3, [pc, #492]	; (80018a4 <main+0x4d8>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	69db      	ldr	r3, [r3, #28]
 80016ba:	021a      	lsls	r2, r3, #8
 80016bc:	4b79      	ldr	r3, [pc, #484]	; (80018a4 <main+0x4d8>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	7e5b      	ldrb	r3, [r3, #25]
 80016c2:	4619      	mov	r1, r3
 80016c4:	4b77      	ldr	r3, [pc, #476]	; (80018a4 <main+0x4d8>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	430a      	orrs	r2, r1
 80016ca:	61da      	str	r2, [r3, #28]
					  ptrdev->key_8bit = 0;
 80016cc:	4b75      	ldr	r3, [pc, #468]	; (80018a4 <main+0x4d8>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	2200      	movs	r2, #0
 80016d2:	765a      	strb	r2, [r3, #25]
					  ptrdev->keybits_8bit = 0;
 80016d4:	4b73      	ldr	r3, [pc, #460]	; (80018a4 <main+0x4d8>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	2200      	movs	r2, #0
 80016da:	761a      	strb	r2, [r3, #24]
					  (ptrdev->keybytes_32bit)++;
 80016dc:	4b71      	ldr	r3, [pc, #452]	; (80018a4 <main+0x4d8>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	7e9a      	ldrb	r2, [r3, #26]
 80016e2:	3201      	adds	r2, #1
 80016e4:	b2d2      	uxtb	r2, r2
 80016e6:	769a      	strb	r2, [r3, #26]

					  encryption_byte = packet_type_reply;
 80016e8:	220f      	movs	r2, #15
 80016ea:	4b6f      	ldr	r3, [pc, #444]	; (80018a8 <main+0x4dc>)
 80016ec:	701a      	strb	r2, [r3, #0]

					  // Transmit over USB
					  uint8_t TxBuf[32];
					  sprintf(TxBuf, "%lu\r\n", (unsigned long) (ptrdev->key_32bit));
 80016ee:	4b6d      	ldr	r3, [pc, #436]	; (80018a4 <main+0x4d8>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	69da      	ldr	r2, [r3, #28]
 80016f4:	1d3b      	adds	r3, r7, #4
 80016f6:	496d      	ldr	r1, [pc, #436]	; (80018ac <main+0x4e0>)
 80016f8:	4618      	mov	r0, r3
 80016fa:	f010 f987 	bl	8011a0c <siprintf>
					  CDC_Transmit_FS((int8_t *)TxBuf, strlen(TxBuf));
 80016fe:	1d3b      	adds	r3, r7, #4
 8001700:	4618      	mov	r0, r3
 8001702:	f7fe fd65 	bl	80001d0 <strlen>
 8001706:	4603      	mov	r3, r0
 8001708:	b29a      	uxth	r2, r3
 800170a:	1d3b      	adds	r3, r7, #4
 800170c:	4611      	mov	r1, r2
 800170e:	4618      	mov	r0, r3
 8001710:	f00f f910 	bl	8010934 <CDC_Transmit_FS>
 8001714:	e090      	b.n	8001838 <main+0x46c>
				  }

				  else if(Rx_packet_type == packet_type_keybit_chosen_CRC){
 8001716:	4b66      	ldr	r3, [pc, #408]	; (80018b0 <main+0x4e4>)
 8001718:	781b      	ldrb	r3, [r3, #0]
 800171a:	22ac      	movs	r2, #172	; 0xac
 800171c:	4293      	cmp	r3, r2
 800171e:	d142      	bne.n	80017a6 <main+0x3da>
					  // Point to correct device with Rx_from_ID

					  // Generate last keybit of 8-bit key
					  if(Rx_RSSI <= ptrdev->RSSI_Mean){
 8001720:	4b5f      	ldr	r3, [pc, #380]	; (80018a0 <main+0x4d4>)
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	b29a      	uxth	r2, r3
 8001726:	4b5f      	ldr	r3, [pc, #380]	; (80018a4 <main+0x4d8>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	891b      	ldrh	r3, [r3, #8]
 800172c:	429a      	cmp	r2, r3
 800172e:	d808      	bhi.n	8001742 <main+0x376>
						  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 0;
 8001730:	4b5c      	ldr	r3, [pc, #368]	; (80018a4 <main+0x4d8>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	7e5a      	ldrb	r2, [r3, #25]
 8001736:	4b5b      	ldr	r3, [pc, #364]	; (80018a4 <main+0x4d8>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	0052      	lsls	r2, r2, #1
 800173c:	b2d2      	uxtb	r2, r2
 800173e:	765a      	strb	r2, [r3, #25]
 8001740:	e013      	b.n	800176a <main+0x39e>
					  }
					  else if(Rx_RSSI > ptrdev->RSSI_Mean){
 8001742:	4b57      	ldr	r3, [pc, #348]	; (80018a0 <main+0x4d4>)
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	b29a      	uxth	r2, r3
 8001748:	4b56      	ldr	r3, [pc, #344]	; (80018a4 <main+0x4d8>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	891b      	ldrh	r3, [r3, #8]
 800174e:	429a      	cmp	r2, r3
 8001750:	d90b      	bls.n	800176a <main+0x39e>
						  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 1;
 8001752:	4b54      	ldr	r3, [pc, #336]	; (80018a4 <main+0x4d8>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	7e5b      	ldrb	r3, [r3, #25]
 8001758:	005b      	lsls	r3, r3, #1
 800175a:	b25b      	sxtb	r3, r3
 800175c:	f043 0301 	orr.w	r3, r3, #1
 8001760:	b25a      	sxtb	r2, r3
 8001762:	4b50      	ldr	r3, [pc, #320]	; (80018a4 <main+0x4d8>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	b2d2      	uxtb	r2, r2
 8001768:	765a      	strb	r2, [r3, #25]
					  }

					  // Do a Hamming correction with Rx_Hamming_code

					  // Shift 8-bit key in 32-bit key + update parameters
					  ptrdev->key_32bit = ((ptrdev->key_32bit)<<8) | (ptrdev->key_8bit);
 800176a:	4b4e      	ldr	r3, [pc, #312]	; (80018a4 <main+0x4d8>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	69db      	ldr	r3, [r3, #28]
 8001770:	021a      	lsls	r2, r3, #8
 8001772:	4b4c      	ldr	r3, [pc, #304]	; (80018a4 <main+0x4d8>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	7e5b      	ldrb	r3, [r3, #25]
 8001778:	4619      	mov	r1, r3
 800177a:	4b4a      	ldr	r3, [pc, #296]	; (80018a4 <main+0x4d8>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	430a      	orrs	r2, r1
 8001780:	61da      	str	r2, [r3, #28]
					  ptrdev->key_8bit = 0;
 8001782:	4b48      	ldr	r3, [pc, #288]	; (80018a4 <main+0x4d8>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	2200      	movs	r2, #0
 8001788:	765a      	strb	r2, [r3, #25]
					  ptrdev->keybits_8bit = 0;
 800178a:	4b46      	ldr	r3, [pc, #280]	; (80018a4 <main+0x4d8>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	2200      	movs	r2, #0
 8001790:	761a      	strb	r2, [r3, #24]
					  (ptrdev->keybytes_32bit)++;
 8001792:	4b44      	ldr	r3, [pc, #272]	; (80018a4 <main+0x4d8>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	7e9a      	ldrb	r2, [r3, #26]
 8001798:	3201      	adds	r2, #1
 800179a:	b2d2      	uxtb	r2, r2
 800179c:	769a      	strb	r2, [r3, #26]

					  // Generate CRC of Rx-key + do CRC check with Tx CRC

					  // If CRC does match, set packet_type = CRC_OK & add 32bit key to 128bit key; if CRC doesn't match, set packet_type = CRC_BAD
					  encryption_byte = packet_type_keybit_CRC_ok;
 800179e:	22a0      	movs	r2, #160	; 0xa0
 80017a0:	4b41      	ldr	r3, [pc, #260]	; (80018a8 <main+0x4dc>)
 80017a2:	701a      	strb	r2, [r3, #0]
 80017a4:	e048      	b.n	8001838 <main+0x46c>
				  }

				  else if(Rx_packet_type == packet_type_audio_encrypted){
 80017a6:	4b42      	ldr	r3, [pc, #264]	; (80018b0 <main+0x4e4>)
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	22ff      	movs	r2, #255	; 0xff
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d123      	bne.n	80017f8 <main+0x42c>
					  HAL_CRYP_Decrypt(&hcryp, data, settings_audiosamples_length, samples, 50);
 80017b0:	2332      	movs	r3, #50	; 0x32
 80017b2:	9300      	str	r3, [sp, #0]
 80017b4:	4b3f      	ldr	r3, [pc, #252]	; (80018b4 <main+0x4e8>)
 80017b6:	2230      	movs	r2, #48	; 0x30
 80017b8:	493f      	ldr	r1, [pc, #252]	; (80018b8 <main+0x4ec>)
 80017ba:	4840      	ldr	r0, [pc, #256]	; (80018bc <main+0x4f0>)
 80017bc:	f003 fcd4 	bl	8005168 <HAL_CRYP_Decrypt>
					  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 80017c0:	2300      	movs	r3, #0
 80017c2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80017c6:	e00f      	b.n	80017e8 <main+0x41c>
						  circular_buf_put_overwrite(audio_buffer_handle_t, samples[i]);
 80017c8:	4b3d      	ldr	r3, [pc, #244]	; (80018c0 <main+0x4f4>)
 80017ca:	681a      	ldr	r2, [r3, #0]
 80017cc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80017d0:	4938      	ldr	r1, [pc, #224]	; (80018b4 <main+0x4e8>)
 80017d2:	5ccb      	ldrb	r3, [r1, r3]
 80017d4:	b29b      	uxth	r3, r3
 80017d6:	4619      	mov	r1, r3
 80017d8:	4610      	mov	r0, r2
 80017da:	f7ff fd3b 	bl	8001254 <circular_buf_put_overwrite>
					  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 80017de:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80017e2:	3301      	adds	r3, #1
 80017e4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80017e8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80017ec:	2b2f      	cmp	r3, #47	; 0x2f
 80017ee:	d9eb      	bls.n	80017c8 <main+0x3fc>
					  }
					  encryption_byte = packet_type_reply;
 80017f0:	220f      	movs	r2, #15
 80017f2:	4b2d      	ldr	r3, [pc, #180]	; (80018a8 <main+0x4dc>)
 80017f4:	701a      	strb	r2, [r3, #0]
 80017f6:	e01f      	b.n	8001838 <main+0x46c>
				  }
				  else if(Rx_packet_type == packet_type_audio){
 80017f8:	4b2d      	ldr	r3, [pc, #180]	; (80018b0 <main+0x4e4>)
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	22fe      	movs	r2, #254	; 0xfe
 80017fe:	4293      	cmp	r3, r2
 8001800:	d11a      	bne.n	8001838 <main+0x46c>
					  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8001802:	2300      	movs	r3, #0
 8001804:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
 8001808:	e00f      	b.n	800182a <main+0x45e>
						  circular_buf_put_overwrite(audio_buffer_handle_t, data[i]);
 800180a:	4b2d      	ldr	r3, [pc, #180]	; (80018c0 <main+0x4f4>)
 800180c:	681a      	ldr	r2, [r3, #0]
 800180e:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001812:	4929      	ldr	r1, [pc, #164]	; (80018b8 <main+0x4ec>)
 8001814:	5ccb      	ldrb	r3, [r1, r3]
 8001816:	b29b      	uxth	r3, r3
 8001818:	4619      	mov	r1, r3
 800181a:	4610      	mov	r0, r2
 800181c:	f7ff fd1a 	bl	8001254 <circular_buf_put_overwrite>
					  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8001820:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001824:	3301      	adds	r3, #1
 8001826:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
 800182a:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 800182e:	2b2f      	cmp	r3, #47	; 0x2f
 8001830:	d9eb      	bls.n	800180a <main+0x43e>
					  }
					  encryption_byte = packet_type_reply; //hoeft eigenlijk geen packetten te sturen als reply
 8001832:	220f      	movs	r2, #15
 8001834:	4b1c      	ldr	r3, [pc, #112]	; (80018a8 <main+0x4dc>)
 8001836:	701a      	strb	r2, [r3, #0]
				  }

				  writeKeybitPacket(ptrdev, encryption_byte);
 8001838:	4b1a      	ldr	r3, [pc, #104]	; (80018a4 <main+0x4d8>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a1a      	ldr	r2, [pc, #104]	; (80018a8 <main+0x4dc>)
 800183e:	7812      	ldrb	r2, [r2, #0]
 8001840:	4611      	mov	r1, r2
 8001842:	4618      	mov	r0, r3
 8001844:	f001 fba8 	bl	8002f98 <writeKeybitPacket>
 8001848:	e17e      	b.n	8001b48 <main+0x77c>
				  //sprintf(buffer, "%d %d\r\n", (int8_t) Rx_RSSI, (int8_t) ptrdev->RSSI_Mean);
				  //CDC_Transmit_FS((int8_t *)buffer, strlen(buffer));
			  }
		  }

		  else if (settings_mode == 'T'){
 800184a:	4b1e      	ldr	r3, [pc, #120]	; (80018c4 <main+0x4f8>)
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	2b54      	cmp	r3, #84	; 0x54
 8001850:	f040 817a 	bne.w	8001b48 <main+0x77c>
			  readPacket();
 8001854:	f001 faf8 	bl	8002e48 <readPacket>
			  if (!(ptrdev->RSSI_counter)){
 8001858:	4b12      	ldr	r3, [pc, #72]	; (80018a4 <main+0x4d8>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d132      	bne.n	80018c8 <main+0x4fc>
				  ptrdev->RSSI_Mean_Double = Rx_RSSI;
 8001862:	4b0f      	ldr	r3, [pc, #60]	; (80018a0 <main+0x4d4>)
 8001864:	781b      	ldrb	r3, [r3, #0]
 8001866:	4a0f      	ldr	r2, [pc, #60]	; (80018a4 <main+0x4d8>)
 8001868:	6814      	ldr	r4, [r2, #0]
 800186a:	4618      	mov	r0, r3
 800186c:	f7fe ff74 	bl	8000758 <__aeabi_ui2d>
 8001870:	4602      	mov	r2, r0
 8001872:	460b      	mov	r3, r1
 8001874:	e9c4 2304 	strd	r2, r3, [r4, #16]
				  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 8001878:	4b0a      	ldr	r3, [pc, #40]	; (80018a4 <main+0x4d8>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	ed93 7b04 	vldr	d7, [r3, #16]
 8001880:	eeb0 0a47 	vmov.f32	s0, s14
 8001884:	eef0 0a67 	vmov.f32	s1, s15
 8001888:	f010 fe74 	bl	8012574 <round>
 800188c:	ec51 0b10 	vmov	r0, r1, d0
 8001890:	4b04      	ldr	r3, [pc, #16]	; (80018a4 <main+0x4d8>)
 8001892:	681c      	ldr	r4, [r3, #0]
 8001894:	f7fe ffda 	bl	800084c <__aeabi_d2uiz>
 8001898:	4603      	mov	r3, r0
 800189a:	b29b      	uxth	r3, r3
 800189c:	8123      	strh	r3, [r4, #8]
 800189e:	e052      	b.n	8001946 <main+0x57a>
 80018a0:	20000a5f 	.word	0x20000a5f
 80018a4:	20000754 	.word	0x20000754
 80018a8:	20000268 	.word	0x20000268
 80018ac:	080126a0 	.word	0x080126a0
 80018b0:	200008b9 	.word	0x200008b9
 80018b4:	20000994 	.word	0x20000994
 80018b8:	200008dc 	.word	0x200008dc
 80018bc:	20000aa4 	.word	0x20000aa4
 80018c0:	20000750 	.word	0x20000750
 80018c4:	20000040 	.word	0x20000040
			  }
			  else{
				  ptrdev->RSSI_Mean_Double = (ALPHA*Rx_RSSI) + ((1-ALPHA)*ptrdev->RSSI_Mean_Double);
 80018c8:	4ba4      	ldr	r3, [pc, #656]	; (8001b5c <main+0x790>)
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7fe ff53 	bl	8000778 <__aeabi_i2d>
 80018d2:	4ba3      	ldr	r3, [pc, #652]	; (8001b60 <main+0x794>)
 80018d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018d8:	f7fe fcd2 	bl	8000280 <__aeabi_dmul>
 80018dc:	4602      	mov	r2, r0
 80018de:	460b      	mov	r3, r1
 80018e0:	4690      	mov	r8, r2
 80018e2:	4699      	mov	r9, r3
 80018e4:	4b9e      	ldr	r3, [pc, #632]	; (8001b60 <main+0x794>)
 80018e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ea:	f04f 0000 	mov.w	r0, #0
 80018ee:	499d      	ldr	r1, [pc, #628]	; (8001b64 <main+0x798>)
 80018f0:	f7fe fdf4 	bl	80004dc <__aeabi_dsub>
 80018f4:	4602      	mov	r2, r0
 80018f6:	460b      	mov	r3, r1
 80018f8:	4610      	mov	r0, r2
 80018fa:	4619      	mov	r1, r3
 80018fc:	4b9a      	ldr	r3, [pc, #616]	; (8001b68 <main+0x79c>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001904:	f7fe fcbc 	bl	8000280 <__aeabi_dmul>
 8001908:	4602      	mov	r2, r0
 800190a:	460b      	mov	r3, r1
 800190c:	4996      	ldr	r1, [pc, #600]	; (8001b68 <main+0x79c>)
 800190e:	680c      	ldr	r4, [r1, #0]
 8001910:	4640      	mov	r0, r8
 8001912:	4649      	mov	r1, r9
 8001914:	f7fe fde4 	bl	80004e0 <__adddf3>
 8001918:	4602      	mov	r2, r0
 800191a:	460b      	mov	r3, r1
 800191c:	e9c4 2304 	strd	r2, r3, [r4, #16]
				  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 8001920:	4b91      	ldr	r3, [pc, #580]	; (8001b68 <main+0x79c>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	ed93 7b04 	vldr	d7, [r3, #16]
 8001928:	eeb0 0a47 	vmov.f32	s0, s14
 800192c:	eef0 0a67 	vmov.f32	s1, s15
 8001930:	f010 fe20 	bl	8012574 <round>
 8001934:	ec51 0b10 	vmov	r0, r1, d0
 8001938:	4b8b      	ldr	r3, [pc, #556]	; (8001b68 <main+0x79c>)
 800193a:	681c      	ldr	r4, [r3, #0]
 800193c:	f7fe ff86 	bl	800084c <__aeabi_d2uiz>
 8001940:	4603      	mov	r3, r0
 8001942:	b29b      	uxth	r3, r3
 8001944:	8123      	strh	r3, [r4, #8]
			  }
			  (ptrdev->RSSI_counter)++;
 8001946:	4b88      	ldr	r3, [pc, #544]	; (8001b68 <main+0x79c>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	685a      	ldr	r2, [r3, #4]
 800194c:	3201      	adds	r2, #1
 800194e:	605a      	str	r2, [r3, #4]


			  // ---Key generation algorithm TX---
			  // Wait for 100 RSSI values
			  if(ptrdev->RSSI_counter > 100){
 8001950:	4b85      	ldr	r3, [pc, #532]	; (8001b68 <main+0x79c>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	2b64      	cmp	r3, #100	; 0x64
 8001958:	f240 80e4 	bls.w	8001b24 <main+0x758>
				  // Delay for new keybit is passed
				  if (ptrdev->key_chosen_wait_timer == 0){
 800195c:	4b82      	ldr	r3, [pc, #520]	; (8001b68 <main+0x79c>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8001964:	2b00      	cmp	r3, #0
 8001966:	d153      	bne.n	8001a10 <main+0x644>
					  // RSS below threshold -> keybit = 0
					  if (Rx_RSSI < (ptrdev->RSSI_Mean - settings_threshold)){
 8001968:	4b7c      	ldr	r3, [pc, #496]	; (8001b5c <main+0x790>)
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	461a      	mov	r2, r3
 800196e:	4b7e      	ldr	r3, [pc, #504]	; (8001b68 <main+0x79c>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	891b      	ldrh	r3, [r3, #8]
 8001974:	4619      	mov	r1, r3
 8001976:	4b7d      	ldr	r3, [pc, #500]	; (8001b6c <main+0x7a0>)
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	1acb      	subs	r3, r1, r3
 800197c:	429a      	cmp	r2, r3
 800197e:	da1b      	bge.n	80019b8 <main+0x5ec>
						  if ((ptrdev->keybits_8bit) < 8){
 8001980:	4b79      	ldr	r3, [pc, #484]	; (8001b68 <main+0x79c>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	7e1b      	ldrb	r3, [r3, #24]
 8001986:	2b07      	cmp	r3, #7
 8001988:	d84a      	bhi.n	8001a20 <main+0x654>
							  ptrdev->key_8bit = ((ptrdev->key_8bit)<<1) | 0;
 800198a:	4b77      	ldr	r3, [pc, #476]	; (8001b68 <main+0x79c>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	7e5a      	ldrb	r2, [r3, #25]
 8001990:	4b75      	ldr	r3, [pc, #468]	; (8001b68 <main+0x79c>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	0052      	lsls	r2, r2, #1
 8001996:	b2d2      	uxtb	r2, r2
 8001998:	765a      	strb	r2, [r3, #25]
							  (ptrdev->keybits_8bit)++;
 800199a:	4b73      	ldr	r3, [pc, #460]	; (8001b68 <main+0x79c>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	7e1a      	ldrb	r2, [r3, #24]
 80019a0:	3201      	adds	r2, #1
 80019a2:	b2d2      	uxtb	r2, r2
 80019a4:	761a      	strb	r2, [r3, #24]
							  encryption_byte = packet_type_keybit_chosen;
 80019a6:	22aa      	movs	r2, #170	; 0xaa
 80019a8:	4b71      	ldr	r3, [pc, #452]	; (8001b70 <main+0x7a4>)
 80019aa:	701a      	strb	r2, [r3, #0]

							  ptrdev->key_chosen_wait_timer = 8;
 80019ac:	4b6e      	ldr	r3, [pc, #440]	; (8001b68 <main+0x79c>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	2208      	movs	r2, #8
 80019b2:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 80019b6:	e033      	b.n	8001a20 <main+0x654>
						  }
					  }
					  // RSS above threshold -> keybit = 1
					  else if (Rx_RSSI > (ptrdev->RSSI_Mean + settings_threshold)){
 80019b8:	4b68      	ldr	r3, [pc, #416]	; (8001b5c <main+0x790>)
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	461a      	mov	r2, r3
 80019be:	4b6a      	ldr	r3, [pc, #424]	; (8001b68 <main+0x79c>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	891b      	ldrh	r3, [r3, #8]
 80019c4:	4619      	mov	r1, r3
 80019c6:	4b69      	ldr	r3, [pc, #420]	; (8001b6c <main+0x7a0>)
 80019c8:	781b      	ldrb	r3, [r3, #0]
 80019ca:	440b      	add	r3, r1
 80019cc:	429a      	cmp	r2, r3
 80019ce:	dd27      	ble.n	8001a20 <main+0x654>
						  if ((ptrdev->keybits_8bit) < 8){
 80019d0:	4b65      	ldr	r3, [pc, #404]	; (8001b68 <main+0x79c>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	7e1b      	ldrb	r3, [r3, #24]
 80019d6:	2b07      	cmp	r3, #7
 80019d8:	d822      	bhi.n	8001a20 <main+0x654>
							  ptrdev->key_8bit = ((ptrdev->key_8bit)<<1) | 1;
 80019da:	4b63      	ldr	r3, [pc, #396]	; (8001b68 <main+0x79c>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	7e5b      	ldrb	r3, [r3, #25]
 80019e0:	005b      	lsls	r3, r3, #1
 80019e2:	b25b      	sxtb	r3, r3
 80019e4:	f043 0301 	orr.w	r3, r3, #1
 80019e8:	b25a      	sxtb	r2, r3
 80019ea:	4b5f      	ldr	r3, [pc, #380]	; (8001b68 <main+0x79c>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	b2d2      	uxtb	r2, r2
 80019f0:	765a      	strb	r2, [r3, #25]
							  (ptrdev->keybits_8bit)++;
 80019f2:	4b5d      	ldr	r3, [pc, #372]	; (8001b68 <main+0x79c>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	7e1a      	ldrb	r2, [r3, #24]
 80019f8:	3201      	adds	r2, #1
 80019fa:	b2d2      	uxtb	r2, r2
 80019fc:	761a      	strb	r2, [r3, #24]
							  encryption_byte = packet_type_keybit_chosen;
 80019fe:	22aa      	movs	r2, #170	; 0xaa
 8001a00:	4b5b      	ldr	r3, [pc, #364]	; (8001b70 <main+0x7a4>)
 8001a02:	701a      	strb	r2, [r3, #0]

							  ptrdev->key_chosen_wait_timer = 8;
 8001a04:	4b58      	ldr	r3, [pc, #352]	; (8001b68 <main+0x79c>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	2208      	movs	r2, #8
 8001a0a:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 8001a0e:	e007      	b.n	8001a20 <main+0x654>
						  }
					  }
				  }
				  else{
					  (ptrdev->key_chosen_wait_timer)--;
 8001a10:	4b55      	ldr	r3, [pc, #340]	; (8001b68 <main+0x79c>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 8001a18:	3a01      	subs	r2, #1
 8001a1a:	b2d2      	uxtb	r2, r2
 8001a1c:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
				  }

				  // Hamming
				  if(ptrdev->keybits_8bit == 8 && ptrdev->keybytes_32bit != 4 && ptrdev->keywords_128bit != 4){
 8001a20:	4b51      	ldr	r3, [pc, #324]	; (8001b68 <main+0x79c>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	7e1b      	ldrb	r3, [r3, #24]
 8001a26:	2b08      	cmp	r3, #8
 8001a28:	d13b      	bne.n	8001aa2 <main+0x6d6>
 8001a2a:	4b4f      	ldr	r3, [pc, #316]	; (8001b68 <main+0x79c>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	7e9b      	ldrb	r3, [r3, #26]
 8001a30:	2b04      	cmp	r3, #4
 8001a32:	d036      	beq.n	8001aa2 <main+0x6d6>
 8001a34:	4b4c      	ldr	r3, [pc, #304]	; (8001b68 <main+0x79c>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001a3c:	2b04      	cmp	r3, #4
 8001a3e:	d030      	beq.n	8001aa2 <main+0x6d6>
					  // Prepare hamming
					  // Hamming_send(Key_New);

					  // Shift 8-bit key in 32-bit key + update parameters
					  ptrdev->key_32bit = ((ptrdev->key_32bit)<<8) | (ptrdev->key_8bit);
 8001a40:	4b49      	ldr	r3, [pc, #292]	; (8001b68 <main+0x79c>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	69db      	ldr	r3, [r3, #28]
 8001a46:	021a      	lsls	r2, r3, #8
 8001a48:	4b47      	ldr	r3, [pc, #284]	; (8001b68 <main+0x79c>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	7e5b      	ldrb	r3, [r3, #25]
 8001a4e:	4619      	mov	r1, r3
 8001a50:	4b45      	ldr	r3, [pc, #276]	; (8001b68 <main+0x79c>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	430a      	orrs	r2, r1
 8001a56:	61da      	str	r2, [r3, #28]
					  ptrdev->key_8bit = 0;
 8001a58:	4b43      	ldr	r3, [pc, #268]	; (8001b68 <main+0x79c>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	765a      	strb	r2, [r3, #25]
					  ptrdev->keybits_8bit = 0;
 8001a60:	4b41      	ldr	r3, [pc, #260]	; (8001b68 <main+0x79c>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	2200      	movs	r2, #0
 8001a66:	761a      	strb	r2, [r3, #24]
					  (ptrdev->keybytes_32bit)++;
 8001a68:	4b3f      	ldr	r3, [pc, #252]	; (8001b68 <main+0x79c>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	7e9a      	ldrb	r2, [r3, #26]
 8001a6e:	3201      	adds	r2, #1
 8001a70:	b2d2      	uxtb	r2, r2
 8001a72:	769a      	strb	r2, [r3, #26]

					  encryption_byte = packet_type_keybit_chosen_Hamming;
 8001a74:	22ab      	movs	r2, #171	; 0xab
 8001a76:	4b3e      	ldr	r3, [pc, #248]	; (8001b70 <main+0x7a4>)
 8001a78:	701a      	strb	r2, [r3, #0]

					  // Transmit over USB
					  uint8_t TxBuf[32];
					  sprintf(TxBuf, "%lu\r\n", (unsigned long) (ptrdev->key_32bit));
 8001a7a:	4b3b      	ldr	r3, [pc, #236]	; (8001b68 <main+0x79c>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	69da      	ldr	r2, [r3, #28]
 8001a80:	1d3b      	adds	r3, r7, #4
 8001a82:	493c      	ldr	r1, [pc, #240]	; (8001b74 <main+0x7a8>)
 8001a84:	4618      	mov	r0, r3
 8001a86:	f00f ffc1 	bl	8011a0c <siprintf>
					  CDC_Transmit_FS((int8_t *)TxBuf, strlen(TxBuf));
 8001a8a:	1d3b      	adds	r3, r7, #4
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f7fe fb9f 	bl	80001d0 <strlen>
 8001a92:	4603      	mov	r3, r0
 8001a94:	b29a      	uxth	r2, r3
 8001a96:	1d3b      	adds	r3, r7, #4
 8001a98:	4611      	mov	r1, r2
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f00e ff4a 	bl	8010934 <CDC_Transmit_FS>
				  if(ptrdev->keybits_8bit == 8 && ptrdev->keybytes_32bit != 4 && ptrdev->keywords_128bit != 4){
 8001aa0:	e040      	b.n	8001b24 <main+0x758>
				  }
				  // CRC
				  else if(ptrdev->keybits_8bit == 8 && ptrdev->keybytes_32bit == 4 && ptrdev->keywords_128bit != 4){
 8001aa2:	4b31      	ldr	r3, [pc, #196]	; (8001b68 <main+0x79c>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	7e1b      	ldrb	r3, [r3, #24]
 8001aa8:	2b08      	cmp	r3, #8
 8001aaa:	d120      	bne.n	8001aee <main+0x722>
 8001aac:	4b2e      	ldr	r3, [pc, #184]	; (8001b68 <main+0x79c>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	7e9b      	ldrb	r3, [r3, #26]
 8001ab2:	2b04      	cmp	r3, #4
 8001ab4:	d11b      	bne.n	8001aee <main+0x722>
 8001ab6:	4b2c      	ldr	r3, [pc, #176]	; (8001b68 <main+0x79c>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001abe:	2b04      	cmp	r3, #4
 8001ac0:	d015      	beq.n	8001aee <main+0x722>
					  // Update 128-bit key with new 32-bit key ==> niet hierin doen, maar enkel eens CRC response ok

					  // calculate CRC + set flag for packet with CRC on networklayer

					  (ptrdev->key_counter_32bit)++;
 8001ac2:	4b29      	ldr	r3, [pc, #164]	; (8001b68 <main+0x79c>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	8c1a      	ldrh	r2, [r3, #32]
 8001ac8:	3201      	adds	r2, #1
 8001aca:	b292      	uxth	r2, r2
 8001acc:	841a      	strh	r2, [r3, #32]
					  (ptrdev->keywords_128bit)++; //enkel als response CRC ok is
 8001ace:	4b26      	ldr	r3, [pc, #152]	; (8001b68 <main+0x79c>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8001ad6:	3201      	adds	r2, #1
 8001ad8:	b2d2      	uxtb	r2, r2
 8001ada:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
					  (ptrdev->keybytes_32bit) = 0;
 8001ade:	4b22      	ldr	r3, [pc, #136]	; (8001b68 <main+0x79c>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	769a      	strb	r2, [r3, #26]

					  encryption_byte = packet_type_keybit_chosen_CRC;
 8001ae6:	22ac      	movs	r2, #172	; 0xac
 8001ae8:	4b21      	ldr	r3, [pc, #132]	; (8001b70 <main+0x7a4>)
 8001aea:	701a      	strb	r2, [r3, #0]
 8001aec:	e01a      	b.n	8001b24 <main+0x758>

				  }
				  else if(ptrdev->keybits_8bit == 8 && ptrdev->keybytes_32bit == 4 && ptrdev->keywords_128bit == 4){
 8001aee:	4b1e      	ldr	r3, [pc, #120]	; (8001b68 <main+0x79c>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	7e1b      	ldrb	r3, [r3, #24]
 8001af4:	2b08      	cmp	r3, #8
 8001af6:	d115      	bne.n	8001b24 <main+0x758>
 8001af8:	4b1b      	ldr	r3, [pc, #108]	; (8001b68 <main+0x79c>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	7e9b      	ldrb	r3, [r3, #26]
 8001afe:	2b04      	cmp	r3, #4
 8001b00:	d110      	bne.n	8001b24 <main+0x758>
 8001b02:	4b19      	ldr	r3, [pc, #100]	; (8001b68 <main+0x79c>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001b0a:	2b04      	cmp	r3, #4
 8001b0c:	d10a      	bne.n	8001b24 <main+0x758>
					  // Hoeft niet per se omdat we de 128-bit sleutel per 32-bit updaten als CRC response ok is
					  (ptrdev->key_counter)++;
 8001b0e:	4b16      	ldr	r3, [pc, #88]	; (8001b68 <main+0x79c>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 8001b14:	3201      	adds	r2, #1
 8001b16:	b292      	uxth	r2, r2
 8001b18:	869a      	strh	r2, [r3, #52]	; 0x34
					  ptrdev->keywords_128bit = 0;
 8001b1a:	4b13      	ldr	r3, [pc, #76]	; (8001b68 <main+0x79c>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	2200      	movs	r2, #0
 8001b20:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				  }
			  }
			  if(encryption_byte !=0){
 8001b24:	4b12      	ldr	r3, [pc, #72]	; (8001b70 <main+0x7a4>)
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d00d      	beq.n	8001b48 <main+0x77c>
				  HAL_Delay(1); //Delay om RX niet t flooden met packets
 8001b2c:	2001      	movs	r0, #1
 8001b2e:	f002 fb9f 	bl	8004270 <HAL_Delay>
				  writeKeybitPacket(ptrdev, encryption_byte);
 8001b32:	4b0d      	ldr	r3, [pc, #52]	; (8001b68 <main+0x79c>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4a0e      	ldr	r2, [pc, #56]	; (8001b70 <main+0x7a4>)
 8001b38:	7812      	ldrb	r2, [r2, #0]
 8001b3a:	4611      	mov	r1, r2
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f001 fa2b 	bl	8002f98 <writeKeybitPacket>
				  encryption_byte = 0;
 8001b42:	4b0b      	ldr	r3, [pc, #44]	; (8001b70 <main+0x7a4>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	701a      	strb	r2, [r3, #0]
			  //sprintf(buffer, "%d %d\r\n", (int8_t) Rx_RSSI, (int8_t) ptrdev->RSSI_Mean);
			  //CDC_Transmit_FS((int8_t *)buffer, strlen(buffer));
		  }
	  }

	  if (INT_PACKET_SENT){
 8001b48:	4b0b      	ldr	r3, [pc, #44]	; (8001b78 <main+0x7ac>)
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	f43f ac88 	beq.w	8001462 <main+0x96>
		  INT_PACKET_SENT = 0;
 8001b52:	4b09      	ldr	r3, [pc, #36]	; (8001b78 <main+0x7ac>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	701a      	strb	r2, [r3, #0]
	  if (settings_mode == 'T') {
 8001b58:	e483      	b.n	8001462 <main+0x96>
 8001b5a:	bf00      	nop
 8001b5c:	20000a5f 	.word	0x20000a5f
 8001b60:	20000060 	.word	0x20000060
 8001b64:	3ff00000 	.word	0x3ff00000
 8001b68:	20000754 	.word	0x20000754
 8001b6c:	20000043 	.word	0x20000043
 8001b70:	20000268 	.word	0x20000268
 8001b74:	080126a0 	.word	0x080126a0
 8001b78:	2000026a 	.word	0x2000026a

08001b7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b098      	sub	sp, #96	; 0x60
 8001b80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b82:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001b86:	2230      	movs	r2, #48	; 0x30
 8001b88:	2100      	movs	r1, #0
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f00f fb8e 	bl	80112ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b90:	f107 031c 	add.w	r3, r7, #28
 8001b94:	2200      	movs	r2, #0
 8001b96:	601a      	str	r2, [r3, #0]
 8001b98:	605a      	str	r2, [r3, #4]
 8001b9a:	609a      	str	r2, [r3, #8]
 8001b9c:	60da      	str	r2, [r3, #12]
 8001b9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ba0:	f107 030c 	add.w	r3, r7, #12
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	601a      	str	r2, [r3, #0]
 8001ba8:	605a      	str	r2, [r3, #4]
 8001baa:	609a      	str	r2, [r3, #8]
 8001bac:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bae:	2300      	movs	r3, #0
 8001bb0:	60bb      	str	r3, [r7, #8]
 8001bb2:	4b32      	ldr	r3, [pc, #200]	; (8001c7c <SystemClock_Config+0x100>)
 8001bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bb6:	4a31      	ldr	r2, [pc, #196]	; (8001c7c <SystemClock_Config+0x100>)
 8001bb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bbc:	6413      	str	r3, [r2, #64]	; 0x40
 8001bbe:	4b2f      	ldr	r3, [pc, #188]	; (8001c7c <SystemClock_Config+0x100>)
 8001bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bc6:	60bb      	str	r3, [r7, #8]
 8001bc8:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bca:	2300      	movs	r3, #0
 8001bcc:	607b      	str	r3, [r7, #4]
 8001bce:	4b2c      	ldr	r3, [pc, #176]	; (8001c80 <SystemClock_Config+0x104>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4a2b      	ldr	r2, [pc, #172]	; (8001c80 <SystemClock_Config+0x104>)
 8001bd4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bd8:	6013      	str	r3, [r2, #0]
 8001bda:	4b29      	ldr	r3, [pc, #164]	; (8001c80 <SystemClock_Config+0x104>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001be2:	607b      	str	r3, [r7, #4]
 8001be4:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8001be6:	2305      	movs	r3, #5
 8001be8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001bea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001bee:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bf4:	2302      	movs	r3, #2
 8001bf6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001bf8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001bfc:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001bfe:	2319      	movs	r3, #25
 8001c00:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001c02:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001c06:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c08:	2302      	movs	r3, #2
 8001c0a:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001c0c:	2307      	movs	r3, #7
 8001c0e:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c10:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001c14:	4618      	mov	r0, r3
 8001c16:	f007 fedb 	bl	80099d0 <HAL_RCC_OscConfig>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d001      	beq.n	8001c24 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8001c20:	f001 fae0 	bl	80031e4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c24:	230f      	movs	r3, #15
 8001c26:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c28:	2302      	movs	r3, #2
 8001c2a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001c30:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001c34:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001c36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c3a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001c3c:	f107 031c 	add.w	r3, r7, #28
 8001c40:	2105      	movs	r1, #5
 8001c42:	4618      	mov	r0, r3
 8001c44:	f008 f934 	bl	8009eb0 <HAL_RCC_ClockConfig>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d001      	beq.n	8001c52 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8001c4e:	f001 fac9 	bl	80031e4 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001c52:	2302      	movs	r3, #2
 8001c54:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001c56:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c5a:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c5c:	f107 030c 	add.w	r3, r7, #12
 8001c60:	4618      	mov	r0, r3
 8001c62:	f008 fb1d 	bl	800a2a0 <HAL_RCCEx_PeriphCLKConfig>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d001      	beq.n	8001c70 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8001c6c:	f001 faba 	bl	80031e4 <Error_Handler>
  }
  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8001c70:	f008 fa04 	bl	800a07c <HAL_RCC_EnableCSS>
}
 8001c74:	bf00      	nop
 8001c76:	3760      	adds	r7, #96	; 0x60
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	40023800 	.word	0x40023800
 8001c80:	40007000 	.word	0x40007000

08001c84 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b084      	sub	sp, #16
 8001c88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001c8a:	463b      	mov	r3, r7
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	601a      	str	r2, [r3, #0]
 8001c90:	605a      	str	r2, [r3, #4]
 8001c92:	609a      	str	r2, [r3, #8]
 8001c94:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001c96:	4b23      	ldr	r3, [pc, #140]	; (8001d24 <MX_ADC1_Init+0xa0>)
 8001c98:	4a23      	ldr	r2, [pc, #140]	; (8001d28 <MX_ADC1_Init+0xa4>)
 8001c9a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001c9c:	4b21      	ldr	r3, [pc, #132]	; (8001d24 <MX_ADC1_Init+0xa0>)
 8001c9e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001ca2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 8001ca4:	4b1f      	ldr	r3, [pc, #124]	; (8001d24 <MX_ADC1_Init+0xa0>)
 8001ca6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001caa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001cac:	4b1d      	ldr	r3, [pc, #116]	; (8001d24 <MX_ADC1_Init+0xa0>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001cb2:	4b1c      	ldr	r3, [pc, #112]	; (8001d24 <MX_ADC1_Init+0xa0>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001cb8:	4b1a      	ldr	r3, [pc, #104]	; (8001d24 <MX_ADC1_Init+0xa0>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001cc0:	4b18      	ldr	r3, [pc, #96]	; (8001d24 <MX_ADC1_Init+0xa0>)
 8001cc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001cc6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T5_CC1;
 8001cc8:	4b16      	ldr	r3, [pc, #88]	; (8001d24 <MX_ADC1_Init+0xa0>)
 8001cca:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8001cce:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001cd0:	4b14      	ldr	r3, [pc, #80]	; (8001d24 <MX_ADC1_Init+0xa0>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001cd6:	4b13      	ldr	r3, [pc, #76]	; (8001d24 <MX_ADC1_Init+0xa0>)
 8001cd8:	2201      	movs	r2, #1
 8001cda:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001cdc:	4b11      	ldr	r3, [pc, #68]	; (8001d24 <MX_ADC1_Init+0xa0>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001ce4:	4b0f      	ldr	r3, [pc, #60]	; (8001d24 <MX_ADC1_Init+0xa0>)
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001cea:	480e      	ldr	r0, [pc, #56]	; (8001d24 <MX_ADC1_Init+0xa0>)
 8001cec:	f002 fae4 	bl	80042b8 <HAL_ADC_Init>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d001      	beq.n	8001cfa <MX_ADC1_Init+0x76>
  {
    Error_Handler();
 8001cf6:	f001 fa75 	bl	80031e4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001cfa:	2303      	movs	r3, #3
 8001cfc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001d02:	2300      	movs	r3, #0
 8001d04:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d06:	463b      	mov	r3, r7
 8001d08:	4619      	mov	r1, r3
 8001d0a:	4806      	ldr	r0, [pc, #24]	; (8001d24 <MX_ADC1_Init+0xa0>)
 8001d0c:	f002 fd88 	bl	8004820 <HAL_ADC_ConfigChannel>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d001      	beq.n	8001d1a <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8001d16:	f001 fa65 	bl	80031e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001d1a:	bf00      	nop
 8001d1c:	3710      	adds	r7, #16
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	20000818 	.word	0x20000818
 8001d28:	40012000 	.word	0x40012000

08001d2c <MX_CRYP_Init>:
  * @brief CRYP Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRYP_Init(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0
  /* USER CODE END CRYP_Init 0 */

  /* USER CODE BEGIN CRYP_Init 1 */

  /* USER CODE END CRYP_Init 1 */
  hcryp.Instance = CRYP;
 8001d30:	4b0d      	ldr	r3, [pc, #52]	; (8001d68 <MX_CRYP_Init+0x3c>)
 8001d32:	4a0e      	ldr	r2, [pc, #56]	; (8001d6c <MX_CRYP_Init+0x40>)
 8001d34:	601a      	str	r2, [r3, #0]
  hcryp.Init.DataType = CRYP_DATATYPE_8B;
 8001d36:	4b0c      	ldr	r3, [pc, #48]	; (8001d68 <MX_CRYP_Init+0x3c>)
 8001d38:	2280      	movs	r2, #128	; 0x80
 8001d3a:	605a      	str	r2, [r3, #4]
  hcryp.Init.KeySize = CRYP_KEYSIZE_128B;
 8001d3c:	4b0a      	ldr	r3, [pc, #40]	; (8001d68 <MX_CRYP_Init+0x3c>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	609a      	str	r2, [r3, #8]
  hcryp.Init.pKey = (uint32_t *)pKeyCRYP;
 8001d42:	4b09      	ldr	r3, [pc, #36]	; (8001d68 <MX_CRYP_Init+0x3c>)
 8001d44:	4a0a      	ldr	r2, [pc, #40]	; (8001d70 <MX_CRYP_Init+0x44>)
 8001d46:	60da      	str	r2, [r3, #12]
  hcryp.Init.Algorithm = CRYP_AES_ECB;
 8001d48:	4b07      	ldr	r3, [pc, #28]	; (8001d68 <MX_CRYP_Init+0x3c>)
 8001d4a:	2220      	movs	r2, #32
 8001d4c:	615a      	str	r2, [r3, #20]
  hcryp.Init.DataWidthUnit = CRYP_DATAWIDTHUNIT_BYTE;
 8001d4e:	4b06      	ldr	r3, [pc, #24]	; (8001d68 <MX_CRYP_Init+0x3c>)
 8001d50:	2201      	movs	r2, #1
 8001d52:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_CRYP_Init(&hcryp) != HAL_OK)
 8001d54:	4804      	ldr	r0, [pc, #16]	; (8001d68 <MX_CRYP_Init+0x3c>)
 8001d56:	f003 f89c 	bl	8004e92 <HAL_CRYP_Init>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <MX_CRYP_Init+0x38>
  {
    Error_Handler();
 8001d60:	f001 fa40 	bl	80031e4 <Error_Handler>
  }
  /* USER CODE BEGIN CRYP_Init 2 */

  /* USER CODE END CRYP_Init 2 */

}
 8001d64:	bf00      	nop
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	20000aa4 	.word	0x20000aa4
 8001d6c:	50060000 	.word	0x50060000
 8001d70:	08012f30 	.word	0x08012f30

08001d74 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001d7a:	463b      	mov	r3, r7
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	601a      	str	r2, [r3, #0]
 8001d80:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8001d82:	4b0f      	ldr	r3, [pc, #60]	; (8001dc0 <MX_DAC_Init+0x4c>)
 8001d84:	4a0f      	ldr	r2, [pc, #60]	; (8001dc4 <MX_DAC_Init+0x50>)
 8001d86:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001d88:	480d      	ldr	r0, [pc, #52]	; (8001dc0 <MX_DAC_Init+0x4c>)
 8001d8a:	f003 fed2 	bl	8005b32 <HAL_DAC_Init>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d001      	beq.n	8001d98 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001d94:	f001 fa26 	bl	80031e4 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001da0:	463b      	mov	r3, r7
 8001da2:	2200      	movs	r2, #0
 8001da4:	4619      	mov	r1, r3
 8001da6:	4806      	ldr	r0, [pc, #24]	; (8001dc0 <MX_DAC_Init+0x4c>)
 8001da8:	f003 ffba 	bl	8005d20 <HAL_DAC_ConfigChannel>
 8001dac:	4603      	mov	r3, r0
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d001      	beq.n	8001db6 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001db2:	f001 fa17 	bl	80031e4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8001db6:	bf00      	nop
 8001db8:	3708      	adds	r7, #8
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	200008a4 	.word	0x200008a4
 8001dc4:	40007400 	.word	0x40007400

08001dc8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001dcc:	4b12      	ldr	r3, [pc, #72]	; (8001e18 <MX_I2C1_Init+0x50>)
 8001dce:	4a13      	ldr	r2, [pc, #76]	; (8001e1c <MX_I2C1_Init+0x54>)
 8001dd0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001dd2:	4b11      	ldr	r3, [pc, #68]	; (8001e18 <MX_I2C1_Init+0x50>)
 8001dd4:	4a12      	ldr	r2, [pc, #72]	; (8001e20 <MX_I2C1_Init+0x58>)
 8001dd6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001dd8:	4b0f      	ldr	r3, [pc, #60]	; (8001e18 <MX_I2C1_Init+0x50>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001dde:	4b0e      	ldr	r3, [pc, #56]	; (8001e18 <MX_I2C1_Init+0x50>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001de4:	4b0c      	ldr	r3, [pc, #48]	; (8001e18 <MX_I2C1_Init+0x50>)
 8001de6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001dea:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001dec:	4b0a      	ldr	r3, [pc, #40]	; (8001e18 <MX_I2C1_Init+0x50>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001df2:	4b09      	ldr	r3, [pc, #36]	; (8001e18 <MX_I2C1_Init+0x50>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001df8:	4b07      	ldr	r3, [pc, #28]	; (8001e18 <MX_I2C1_Init+0x50>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001dfe:	4b06      	ldr	r3, [pc, #24]	; (8001e18 <MX_I2C1_Init+0x50>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001e04:	4804      	ldr	r0, [pc, #16]	; (8001e18 <MX_I2C1_Init+0x50>)
 8001e06:	f004 fa1d 	bl	8006244 <HAL_I2C_Init>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d001      	beq.n	8001e14 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001e10:	f001 f9e8 	bl	80031e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001e14:	bf00      	nop
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	200006f8 	.word	0x200006f8
 8001e1c:	40005400 	.word	0x40005400
 8001e20:	00061a80 	.word	0x00061a80

08001e24 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b086      	sub	sp, #24
 8001e28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001e2a:	1d3b      	adds	r3, r7, #4
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	601a      	str	r2, [r3, #0]
 8001e30:	605a      	str	r2, [r3, #4]
 8001e32:	609a      	str	r2, [r3, #8]
 8001e34:	60da      	str	r2, [r3, #12]
 8001e36:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001e38:	2300      	movs	r3, #0
 8001e3a:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001e3c:	4b24      	ldr	r3, [pc, #144]	; (8001ed0 <MX_RTC_Init+0xac>)
 8001e3e:	4a25      	ldr	r2, [pc, #148]	; (8001ed4 <MX_RTC_Init+0xb0>)
 8001e40:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001e42:	4b23      	ldr	r3, [pc, #140]	; (8001ed0 <MX_RTC_Init+0xac>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001e48:	4b21      	ldr	r3, [pc, #132]	; (8001ed0 <MX_RTC_Init+0xac>)
 8001e4a:	227f      	movs	r2, #127	; 0x7f
 8001e4c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001e4e:	4b20      	ldr	r3, [pc, #128]	; (8001ed0 <MX_RTC_Init+0xac>)
 8001e50:	22ff      	movs	r2, #255	; 0xff
 8001e52:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001e54:	4b1e      	ldr	r3, [pc, #120]	; (8001ed0 <MX_RTC_Init+0xac>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001e5a:	4b1d      	ldr	r3, [pc, #116]	; (8001ed0 <MX_RTC_Init+0xac>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001e60:	4b1b      	ldr	r3, [pc, #108]	; (8001ed0 <MX_RTC_Init+0xac>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001e66:	481a      	ldr	r0, [pc, #104]	; (8001ed0 <MX_RTC_Init+0xac>)
 8001e68:	f008 fafc 	bl	800a464 <HAL_RTC_Init>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d001      	beq.n	8001e76 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8001e72:	f001 f9b7 	bl	80031e4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 12;
 8001e76:	230c      	movs	r3, #12
 8001e78:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 59;
 8001e7a:	233b      	movs	r3, #59	; 0x3b
 8001e7c:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001e82:	2300      	movs	r3, #0
 8001e84:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001e86:	2300      	movs	r3, #0
 8001e88:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8001e8a:	1d3b      	adds	r3, r7, #4
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	4619      	mov	r1, r3
 8001e90:	480f      	ldr	r0, [pc, #60]	; (8001ed0 <MX_RTC_Init+0xac>)
 8001e92:	f008 fb78 	bl	800a586 <HAL_RTC_SetTime>
 8001e96:	4603      	mov	r3, r0
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d001      	beq.n	8001ea0 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001e9c:	f001 f9a2 	bl	80031e4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MAY;
 8001ea4:	2305      	movs	r3, #5
 8001ea6:	707b      	strb	r3, [r7, #1]
  sDate.Date = 31;
 8001ea8:	231f      	movs	r3, #31
 8001eaa:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 8001eac:	2300      	movs	r3, #0
 8001eae:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8001eb0:	463b      	mov	r3, r7
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	4806      	ldr	r0, [pc, #24]	; (8001ed0 <MX_RTC_Init+0xac>)
 8001eb8:	f008 fc22 	bl	800a700 <HAL_RTC_SetDate>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d001      	beq.n	8001ec6 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8001ec2:	f001 f98f 	bl	80031e4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001ec6:	bf00      	nop
 8001ec8:	3718      	adds	r7, #24
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	200008bc 	.word	0x200008bc
 8001ed4:	40002800 	.word	0x40002800

08001ed8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001edc:	4b17      	ldr	r3, [pc, #92]	; (8001f3c <MX_SPI1_Init+0x64>)
 8001ede:	4a18      	ldr	r2, [pc, #96]	; (8001f40 <MX_SPI1_Init+0x68>)
 8001ee0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001ee2:	4b16      	ldr	r3, [pc, #88]	; (8001f3c <MX_SPI1_Init+0x64>)
 8001ee4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001ee8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001eea:	4b14      	ldr	r3, [pc, #80]	; (8001f3c <MX_SPI1_Init+0x64>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ef0:	4b12      	ldr	r3, [pc, #72]	; (8001f3c <MX_SPI1_Init+0x64>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ef6:	4b11      	ldr	r3, [pc, #68]	; (8001f3c <MX_SPI1_Init+0x64>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001efc:	4b0f      	ldr	r3, [pc, #60]	; (8001f3c <MX_SPI1_Init+0x64>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001f02:	4b0e      	ldr	r3, [pc, #56]	; (8001f3c <MX_SPI1_Init+0x64>)
 8001f04:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f08:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001f0a:	4b0c      	ldr	r3, [pc, #48]	; (8001f3c <MX_SPI1_Init+0x64>)
 8001f0c:	2210      	movs	r2, #16
 8001f0e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f10:	4b0a      	ldr	r3, [pc, #40]	; (8001f3c <MX_SPI1_Init+0x64>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f16:	4b09      	ldr	r3, [pc, #36]	; (8001f3c <MX_SPI1_Init+0x64>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f1c:	4b07      	ldr	r3, [pc, #28]	; (8001f3c <MX_SPI1_Init+0x64>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001f22:	4b06      	ldr	r3, [pc, #24]	; (8001f3c <MX_SPI1_Init+0x64>)
 8001f24:	220a      	movs	r2, #10
 8001f26:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001f28:	4804      	ldr	r0, [pc, #16]	; (8001f3c <MX_SPI1_Init+0x64>)
 8001f2a:	f008 fd02 	bl	800a932 <HAL_SPI_Init>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d001      	beq.n	8001f38 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001f34:	f001 f956 	bl	80031e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001f38:	bf00      	nop
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	200009c4 	.word	0x200009c4
 8001f40:	40013000 	.word	0x40013000

08001f44 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001f48:	4b17      	ldr	r3, [pc, #92]	; (8001fa8 <MX_SPI2_Init+0x64>)
 8001f4a:	4a18      	ldr	r2, [pc, #96]	; (8001fac <MX_SPI2_Init+0x68>)
 8001f4c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001f4e:	4b16      	ldr	r3, [pc, #88]	; (8001fa8 <MX_SPI2_Init+0x64>)
 8001f50:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001f54:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001f56:	4b14      	ldr	r3, [pc, #80]	; (8001fa8 <MX_SPI2_Init+0x64>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f5c:	4b12      	ldr	r3, [pc, #72]	; (8001fa8 <MX_SPI2_Init+0x64>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f62:	4b11      	ldr	r3, [pc, #68]	; (8001fa8 <MX_SPI2_Init+0x64>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f68:	4b0f      	ldr	r3, [pc, #60]	; (8001fa8 <MX_SPI2_Init+0x64>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001f6e:	4b0e      	ldr	r3, [pc, #56]	; (8001fa8 <MX_SPI2_Init+0x64>)
 8001f70:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f74:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001f76:	4b0c      	ldr	r3, [pc, #48]	; (8001fa8 <MX_SPI2_Init+0x64>)
 8001f78:	2210      	movs	r2, #16
 8001f7a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f7c:	4b0a      	ldr	r3, [pc, #40]	; (8001fa8 <MX_SPI2_Init+0x64>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f82:	4b09      	ldr	r3, [pc, #36]	; (8001fa8 <MX_SPI2_Init+0x64>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f88:	4b07      	ldr	r3, [pc, #28]	; (8001fa8 <MX_SPI2_Init+0x64>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001f8e:	4b06      	ldr	r3, [pc, #24]	; (8001fa8 <MX_SPI2_Init+0x64>)
 8001f90:	220a      	movs	r2, #10
 8001f92:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001f94:	4804      	ldr	r0, [pc, #16]	; (8001fa8 <MX_SPI2_Init+0x64>)
 8001f96:	f008 fccc 	bl	800a932 <HAL_SPI_Init>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d001      	beq.n	8001fa4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001fa0:	f001 f920 	bl	80031e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001fa4:	bf00      	nop
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	200006a0 	.word	0x200006a0
 8001fac:	40003800 	.word	0x40003800

08001fb0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b096      	sub	sp, #88	; 0x58
 8001fb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fb6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001fba:	2200      	movs	r2, #0
 8001fbc:	601a      	str	r2, [r3, #0]
 8001fbe:	605a      	str	r2, [r3, #4]
 8001fc0:	609a      	str	r2, [r3, #8]
 8001fc2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fc4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001fc8:	2200      	movs	r2, #0
 8001fca:	601a      	str	r2, [r3, #0]
 8001fcc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	601a      	str	r2, [r3, #0]
 8001fd6:	605a      	str	r2, [r3, #4]
 8001fd8:	609a      	str	r2, [r3, #8]
 8001fda:	60da      	str	r2, [r3, #12]
 8001fdc:	611a      	str	r2, [r3, #16]
 8001fde:	615a      	str	r2, [r3, #20]
 8001fe0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001fe2:	1d3b      	adds	r3, r7, #4
 8001fe4:	2220      	movs	r2, #32
 8001fe6:	2100      	movs	r1, #0
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f00f f95f 	bl	80112ac <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001fee:	4b3e      	ldr	r3, [pc, #248]	; (80020e8 <MX_TIM1_Init+0x138>)
 8001ff0:	4a3e      	ldr	r2, [pc, #248]	; (80020ec <MX_TIM1_Init+0x13c>)
 8001ff2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16800-1;
 8001ff4:	4b3c      	ldr	r3, [pc, #240]	; (80020e8 <MX_TIM1_Init+0x138>)
 8001ff6:	f244 129f 	movw	r2, #16799	; 0x419f
 8001ffa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ffc:	4b3a      	ldr	r3, [pc, #232]	; (80020e8 <MX_TIM1_Init+0x138>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 8002002:	4b39      	ldr	r3, [pc, #228]	; (80020e8 <MX_TIM1_Init+0x138>)
 8002004:	2263      	movs	r2, #99	; 0x63
 8002006:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002008:	4b37      	ldr	r3, [pc, #220]	; (80020e8 <MX_TIM1_Init+0x138>)
 800200a:	2200      	movs	r2, #0
 800200c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800200e:	4b36      	ldr	r3, [pc, #216]	; (80020e8 <MX_TIM1_Init+0x138>)
 8002010:	2200      	movs	r2, #0
 8002012:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002014:	4b34      	ldr	r3, [pc, #208]	; (80020e8 <MX_TIM1_Init+0x138>)
 8002016:	2280      	movs	r2, #128	; 0x80
 8002018:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800201a:	4833      	ldr	r0, [pc, #204]	; (80020e8 <MX_TIM1_Init+0x138>)
 800201c:	f009 ff2a 	bl	800be74 <HAL_TIM_Base_Init>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d001      	beq.n	800202a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8002026:	f001 f8dd 	bl	80031e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800202a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800202e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002030:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002034:	4619      	mov	r1, r3
 8002036:	482c      	ldr	r0, [pc, #176]	; (80020e8 <MX_TIM1_Init+0x138>)
 8002038:	f00a fb24 	bl	800c684 <HAL_TIM_ConfigClockSource>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d001      	beq.n	8002046 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002042:	f001 f8cf 	bl	80031e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002046:	4828      	ldr	r0, [pc, #160]	; (80020e8 <MX_TIM1_Init+0x138>)
 8002048:	f00a f87a 	bl	800c140 <HAL_TIM_PWM_Init>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d001      	beq.n	8002056 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002052:	f001 f8c7 	bl	80031e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002056:	2300      	movs	r3, #0
 8002058:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800205a:	2300      	movs	r3, #0
 800205c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800205e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002062:	4619      	mov	r1, r3
 8002064:	4820      	ldr	r0, [pc, #128]	; (80020e8 <MX_TIM1_Init+0x138>)
 8002066:	f00a ff09 	bl	800ce7c <HAL_TIMEx_MasterConfigSynchronization>
 800206a:	4603      	mov	r3, r0
 800206c:	2b00      	cmp	r3, #0
 800206e:	d001      	beq.n	8002074 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002070:	f001 f8b8 	bl	80031e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002074:	2360      	movs	r3, #96	; 0x60
 8002076:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002078:	2300      	movs	r3, #0
 800207a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800207c:	2300      	movs	r3, #0
 800207e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002080:	2300      	movs	r3, #0
 8002082:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002084:	2300      	movs	r3, #0
 8002086:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002088:	2300      	movs	r3, #0
 800208a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800208c:	2300      	movs	r3, #0
 800208e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002090:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002094:	2200      	movs	r2, #0
 8002096:	4619      	mov	r1, r3
 8002098:	4813      	ldr	r0, [pc, #76]	; (80020e8 <MX_TIM1_Init+0x138>)
 800209a:	f00a fa2d 	bl	800c4f8 <HAL_TIM_PWM_ConfigChannel>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d001      	beq.n	80020a8 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80020a4:	f001 f89e 	bl	80031e4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80020a8:	2300      	movs	r3, #0
 80020aa:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80020ac:	2300      	movs	r3, #0
 80020ae:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80020b0:	2300      	movs	r3, #0
 80020b2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80020b4:	2300      	movs	r3, #0
 80020b6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80020b8:	2300      	movs	r3, #0
 80020ba:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80020bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80020c0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80020c2:	2300      	movs	r3, #0
 80020c4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80020c6:	1d3b      	adds	r3, r7, #4
 80020c8:	4619      	mov	r1, r3
 80020ca:	4807      	ldr	r0, [pc, #28]	; (80020e8 <MX_TIM1_Init+0x138>)
 80020cc:	f00a ff52 	bl	800cf74 <HAL_TIMEx_ConfigBreakDeadTime>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d001      	beq.n	80020da <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80020d6:	f001 f885 	bl	80031e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80020da:	4803      	ldr	r0, [pc, #12]	; (80020e8 <MX_TIM1_Init+0x138>)
 80020dc:	f001 fdb6 	bl	8003c4c <HAL_TIM_MspPostInit>

}
 80020e0:	bf00      	nop
 80020e2:	3758      	adds	r7, #88	; 0x58
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	2000090c 	.word	0x2000090c
 80020ec:	40010000 	.word	0x40010000

080020f0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b086      	sub	sp, #24
 80020f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020f6:	f107 0308 	add.w	r3, r7, #8
 80020fa:	2200      	movs	r2, #0
 80020fc:	601a      	str	r2, [r3, #0]
 80020fe:	605a      	str	r2, [r3, #4]
 8002100:	609a      	str	r2, [r3, #8]
 8002102:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002104:	463b      	mov	r3, r7
 8002106:	2200      	movs	r2, #0
 8002108:	601a      	str	r2, [r3, #0]
 800210a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800210c:	4b1d      	ldr	r3, [pc, #116]	; (8002184 <MX_TIM2_Init+0x94>)
 800210e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002112:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002114:	4b1b      	ldr	r3, [pc, #108]	; (8002184 <MX_TIM2_Init+0x94>)
 8002116:	2200      	movs	r2, #0
 8002118:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800211a:	4b1a      	ldr	r3, [pc, #104]	; (8002184 <MX_TIM2_Init+0x94>)
 800211c:	2200      	movs	r2, #0
 800211e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10500-1;
 8002120:	4b18      	ldr	r3, [pc, #96]	; (8002184 <MX_TIM2_Init+0x94>)
 8002122:	f642 1203 	movw	r2, #10499	; 0x2903
 8002126:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002128:	4b16      	ldr	r3, [pc, #88]	; (8002184 <MX_TIM2_Init+0x94>)
 800212a:	2200      	movs	r2, #0
 800212c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800212e:	4b15      	ldr	r3, [pc, #84]	; (8002184 <MX_TIM2_Init+0x94>)
 8002130:	2200      	movs	r2, #0
 8002132:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002134:	4813      	ldr	r0, [pc, #76]	; (8002184 <MX_TIM2_Init+0x94>)
 8002136:	f009 fe9d 	bl	800be74 <HAL_TIM_Base_Init>
 800213a:	4603      	mov	r3, r0
 800213c:	2b00      	cmp	r3, #0
 800213e:	d001      	beq.n	8002144 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002140:	f001 f850 	bl	80031e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002144:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002148:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800214a:	f107 0308 	add.w	r3, r7, #8
 800214e:	4619      	mov	r1, r3
 8002150:	480c      	ldr	r0, [pc, #48]	; (8002184 <MX_TIM2_Init+0x94>)
 8002152:	f00a fa97 	bl	800c684 <HAL_TIM_ConfigClockSource>
 8002156:	4603      	mov	r3, r0
 8002158:	2b00      	cmp	r3, #0
 800215a:	d001      	beq.n	8002160 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800215c:	f001 f842 	bl	80031e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002160:	2320      	movs	r3, #32
 8002162:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002164:	2300      	movs	r3, #0
 8002166:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002168:	463b      	mov	r3, r7
 800216a:	4619      	mov	r1, r3
 800216c:	4805      	ldr	r0, [pc, #20]	; (8002184 <MX_TIM2_Init+0x94>)
 800216e:	f00a fe85 	bl	800ce7c <HAL_TIMEx_MasterConfigSynchronization>
 8002172:	4603      	mov	r3, r0
 8002174:	2b00      	cmp	r3, #0
 8002176:	d001      	beq.n	800217c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002178:	f001 f834 	bl	80031e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800217c:	bf00      	nop
 800217e:	3718      	adds	r7, #24
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	20000a1c 	.word	0x20000a1c

08002188 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b08e      	sub	sp, #56	; 0x38
 800218c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800218e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002192:	2200      	movs	r2, #0
 8002194:	601a      	str	r2, [r3, #0]
 8002196:	605a      	str	r2, [r3, #4]
 8002198:	609a      	str	r2, [r3, #8]
 800219a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800219c:	f107 0320 	add.w	r3, r7, #32
 80021a0:	2200      	movs	r2, #0
 80021a2:	601a      	str	r2, [r3, #0]
 80021a4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80021a6:	1d3b      	adds	r3, r7, #4
 80021a8:	2200      	movs	r2, #0
 80021aa:	601a      	str	r2, [r3, #0]
 80021ac:	605a      	str	r2, [r3, #4]
 80021ae:	609a      	str	r2, [r3, #8]
 80021b0:	60da      	str	r2, [r3, #12]
 80021b2:	611a      	str	r2, [r3, #16]
 80021b4:	615a      	str	r2, [r3, #20]
 80021b6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80021b8:	4b32      	ldr	r3, [pc, #200]	; (8002284 <MX_TIM3_Init+0xfc>)
 80021ba:	4a33      	ldr	r2, [pc, #204]	; (8002288 <MX_TIM3_Init+0x100>)
 80021bc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8400-1;
 80021be:	4b31      	ldr	r3, [pc, #196]	; (8002284 <MX_TIM3_Init+0xfc>)
 80021c0:	f242 02cf 	movw	r2, #8399	; 0x20cf
 80021c4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021c6:	4b2f      	ldr	r3, [pc, #188]	; (8002284 <MX_TIM3_Init+0xfc>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 80021cc:	4b2d      	ldr	r3, [pc, #180]	; (8002284 <MX_TIM3_Init+0xfc>)
 80021ce:	2263      	movs	r2, #99	; 0x63
 80021d0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021d2:	4b2c      	ldr	r3, [pc, #176]	; (8002284 <MX_TIM3_Init+0xfc>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80021d8:	4b2a      	ldr	r3, [pc, #168]	; (8002284 <MX_TIM3_Init+0xfc>)
 80021da:	2280      	movs	r2, #128	; 0x80
 80021dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80021de:	4829      	ldr	r0, [pc, #164]	; (8002284 <MX_TIM3_Init+0xfc>)
 80021e0:	f009 fe48 	bl	800be74 <HAL_TIM_Base_Init>
 80021e4:	4603      	mov	r3, r0
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d001      	beq.n	80021ee <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80021ea:	f000 fffb 	bl	80031e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021f2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80021f4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80021f8:	4619      	mov	r1, r3
 80021fa:	4822      	ldr	r0, [pc, #136]	; (8002284 <MX_TIM3_Init+0xfc>)
 80021fc:	f00a fa42 	bl	800c684 <HAL_TIM_ConfigClockSource>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d001      	beq.n	800220a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8002206:	f000 ffed 	bl	80031e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800220a:	481e      	ldr	r0, [pc, #120]	; (8002284 <MX_TIM3_Init+0xfc>)
 800220c:	f009 ff98 	bl	800c140 <HAL_TIM_PWM_Init>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d001      	beq.n	800221a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002216:	f000 ffe5 	bl	80031e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800221a:	2300      	movs	r3, #0
 800221c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800221e:	2300      	movs	r3, #0
 8002220:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002222:	f107 0320 	add.w	r3, r7, #32
 8002226:	4619      	mov	r1, r3
 8002228:	4816      	ldr	r0, [pc, #88]	; (8002284 <MX_TIM3_Init+0xfc>)
 800222a:	f00a fe27 	bl	800ce7c <HAL_TIMEx_MasterConfigSynchronization>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d001      	beq.n	8002238 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002234:	f000 ffd6 	bl	80031e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002238:	2360      	movs	r3, #96	; 0x60
 800223a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800223c:	2300      	movs	r3, #0
 800223e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002240:	2300      	movs	r3, #0
 8002242:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002244:	2300      	movs	r3, #0
 8002246:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002248:	1d3b      	adds	r3, r7, #4
 800224a:	2208      	movs	r2, #8
 800224c:	4619      	mov	r1, r3
 800224e:	480d      	ldr	r0, [pc, #52]	; (8002284 <MX_TIM3_Init+0xfc>)
 8002250:	f00a f952 	bl	800c4f8 <HAL_TIM_PWM_ConfigChannel>
 8002254:	4603      	mov	r3, r0
 8002256:	2b00      	cmp	r3, #0
 8002258:	d001      	beq.n	800225e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800225a:	f000 ffc3 	bl	80031e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800225e:	1d3b      	adds	r3, r7, #4
 8002260:	220c      	movs	r2, #12
 8002262:	4619      	mov	r1, r3
 8002264:	4807      	ldr	r0, [pc, #28]	; (8002284 <MX_TIM3_Init+0xfc>)
 8002266:	f00a f947 	bl	800c4f8 <HAL_TIM_PWM_ConfigChannel>
 800226a:	4603      	mov	r3, r0
 800226c:	2b00      	cmp	r3, #0
 800226e:	d001      	beq.n	8002274 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8002270:	f000 ffb8 	bl	80031e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002274:	4803      	ldr	r0, [pc, #12]	; (8002284 <MX_TIM3_Init+0xfc>)
 8002276:	f001 fce9 	bl	8003c4c <HAL_TIM_MspPostInit>

}
 800227a:	bf00      	nop
 800227c:	3738      	adds	r7, #56	; 0x38
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	20000798 	.word	0x20000798
 8002288:	40000400 	.word	0x40000400

0800228c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b08e      	sub	sp, #56	; 0x38
 8002290:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002292:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002296:	2200      	movs	r2, #0
 8002298:	601a      	str	r2, [r3, #0]
 800229a:	605a      	str	r2, [r3, #4]
 800229c:	609a      	str	r2, [r3, #8]
 800229e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022a0:	f107 0320 	add.w	r3, r7, #32
 80022a4:	2200      	movs	r2, #0
 80022a6:	601a      	str	r2, [r3, #0]
 80022a8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80022aa:	1d3b      	adds	r3, r7, #4
 80022ac:	2200      	movs	r2, #0
 80022ae:	601a      	str	r2, [r3, #0]
 80022b0:	605a      	str	r2, [r3, #4]
 80022b2:	609a      	str	r2, [r3, #8]
 80022b4:	60da      	str	r2, [r3, #12]
 80022b6:	611a      	str	r2, [r3, #16]
 80022b8:	615a      	str	r2, [r3, #20]
 80022ba:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80022bc:	4b2b      	ldr	r3, [pc, #172]	; (800236c <MX_TIM5_Init+0xe0>)
 80022be:	4a2c      	ldr	r2, [pc, #176]	; (8002370 <MX_TIM5_Init+0xe4>)
 80022c0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80022c2:	4b2a      	ldr	r3, [pc, #168]	; (800236c <MX_TIM5_Init+0xe0>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022c8:	4b28      	ldr	r3, [pc, #160]	; (800236c <MX_TIM5_Init+0xe0>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = (2625)-1;
 80022ce:	4b27      	ldr	r3, [pc, #156]	; (800236c <MX_TIM5_Init+0xe0>)
 80022d0:	f44f 6224 	mov.w	r2, #2624	; 0xa40
 80022d4:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022d6:	4b25      	ldr	r3, [pc, #148]	; (800236c <MX_TIM5_Init+0xe0>)
 80022d8:	2200      	movs	r2, #0
 80022da:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022dc:	4b23      	ldr	r3, [pc, #140]	; (800236c <MX_TIM5_Init+0xe0>)
 80022de:	2200      	movs	r2, #0
 80022e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80022e2:	4822      	ldr	r0, [pc, #136]	; (800236c <MX_TIM5_Init+0xe0>)
 80022e4:	f009 fdc6 	bl	800be74 <HAL_TIM_Base_Init>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d001      	beq.n	80022f2 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 80022ee:	f000 ff79 	bl	80031e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022f6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80022f8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80022fc:	4619      	mov	r1, r3
 80022fe:	481b      	ldr	r0, [pc, #108]	; (800236c <MX_TIM5_Init+0xe0>)
 8002300:	f00a f9c0 	bl	800c684 <HAL_TIM_ConfigClockSource>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d001      	beq.n	800230e <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 800230a:	f000 ff6b 	bl	80031e4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 800230e:	4817      	ldr	r0, [pc, #92]	; (800236c <MX_TIM5_Init+0xe0>)
 8002310:	f009 fe4e 	bl	800bfb0 <HAL_TIM_OC_Init>
 8002314:	4603      	mov	r3, r0
 8002316:	2b00      	cmp	r3, #0
 8002318:	d001      	beq.n	800231e <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 800231a:	f000 ff63 	bl	80031e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 800231e:	2340      	movs	r3, #64	; 0x40
 8002320:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002322:	2300      	movs	r3, #0
 8002324:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002326:	f107 0320 	add.w	r3, r7, #32
 800232a:	4619      	mov	r1, r3
 800232c:	480f      	ldr	r0, [pc, #60]	; (800236c <MX_TIM5_Init+0xe0>)
 800232e:	f00a fda5 	bl	800ce7c <HAL_TIMEx_MasterConfigSynchronization>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d001      	beq.n	800233c <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8002338:	f000 ff54 	bl	80031e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800233c:	2330      	movs	r3, #48	; 0x30
 800233e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 2625-1;
 8002340:	f44f 6324 	mov.w	r3, #2624	; 0xa40
 8002344:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002346:	2300      	movs	r3, #0
 8002348:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800234a:	2300      	movs	r3, #0
 800234c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800234e:	1d3b      	adds	r3, r7, #4
 8002350:	2200      	movs	r2, #0
 8002352:	4619      	mov	r1, r3
 8002354:	4805      	ldr	r0, [pc, #20]	; (800236c <MX_TIM5_Init+0xe0>)
 8002356:	f00a f86f 	bl	800c438 <HAL_TIM_OC_ConfigChannel>
 800235a:	4603      	mov	r3, r0
 800235c:	2b00      	cmp	r3, #0
 800235e:	d001      	beq.n	8002364 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8002360:	f000 ff40 	bl	80031e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002364:	bf00      	nop
 8002366:	3738      	adds	r7, #56	; 0x38
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}
 800236c:	20000758 	.word	0x20000758
 8002370:	40000c00 	.word	0x40000c00

08002374 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b082      	sub	sp, #8
 8002378:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800237a:	463b      	mov	r3, r7
 800237c:	2200      	movs	r2, #0
 800237e:	601a      	str	r2, [r3, #0]
 8002380:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002382:	4b15      	ldr	r3, [pc, #84]	; (80023d8 <MX_TIM7_Init+0x64>)
 8002384:	4a15      	ldr	r2, [pc, #84]	; (80023dc <MX_TIM7_Init+0x68>)
 8002386:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 84-1;
 8002388:	4b13      	ldr	r3, [pc, #76]	; (80023d8 <MX_TIM7_Init+0x64>)
 800238a:	2253      	movs	r2, #83	; 0x53
 800238c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800238e:	4b12      	ldr	r3, [pc, #72]	; (80023d8 <MX_TIM7_Init+0x64>)
 8002390:	2200      	movs	r2, #0
 8002392:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8002394:	4b10      	ldr	r3, [pc, #64]	; (80023d8 <MX_TIM7_Init+0x64>)
 8002396:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800239a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800239c:	4b0e      	ldr	r3, [pc, #56]	; (80023d8 <MX_TIM7_Init+0x64>)
 800239e:	2200      	movs	r2, #0
 80023a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80023a2:	480d      	ldr	r0, [pc, #52]	; (80023d8 <MX_TIM7_Init+0x64>)
 80023a4:	f009 fd66 	bl	800be74 <HAL_TIM_Base_Init>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d001      	beq.n	80023b2 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80023ae:	f000 ff19 	bl	80031e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023b2:	2300      	movs	r3, #0
 80023b4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023b6:	2300      	movs	r3, #0
 80023b8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80023ba:	463b      	mov	r3, r7
 80023bc:	4619      	mov	r1, r3
 80023be:	4806      	ldr	r0, [pc, #24]	; (80023d8 <MX_TIM7_Init+0x64>)
 80023c0:	f00a fd5c 	bl	800ce7c <HAL_TIMEx_MasterConfigSynchronization>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d001      	beq.n	80023ce <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80023ca:	f000 ff0b 	bl	80031e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80023ce:	bf00      	nop
 80023d0:	3708      	adds	r7, #8
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	20000a64 	.word	0x20000a64
 80023dc:	40001400 	.word	0x40001400

080023e0 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b084      	sub	sp, #16
 80023e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023e6:	463b      	mov	r3, r7
 80023e8:	2200      	movs	r2, #0
 80023ea:	601a      	str	r2, [r3, #0]
 80023ec:	605a      	str	r2, [r3, #4]
 80023ee:	609a      	str	r2, [r3, #8]
 80023f0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80023f2:	4b16      	ldr	r3, [pc, #88]	; (800244c <MX_TIM9_Init+0x6c>)
 80023f4:	4a16      	ldr	r2, [pc, #88]	; (8002450 <MX_TIM9_Init+0x70>)
 80023f6:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 4000-1;
 80023f8:	4b14      	ldr	r3, [pc, #80]	; (800244c <MX_TIM9_Init+0x6c>)
 80023fa:	f640 729f 	movw	r2, #3999	; 0xf9f
 80023fe:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002400:	4b12      	ldr	r3, [pc, #72]	; (800244c <MX_TIM9_Init+0x6c>)
 8002402:	2200      	movs	r2, #0
 8002404:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 42000-1;
 8002406:	4b11      	ldr	r3, [pc, #68]	; (800244c <MX_TIM9_Init+0x6c>)
 8002408:	f24a 420f 	movw	r2, #41999	; 0xa40f
 800240c:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800240e:	4b0f      	ldr	r3, [pc, #60]	; (800244c <MX_TIM9_Init+0x6c>)
 8002410:	2200      	movs	r2, #0
 8002412:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002414:	4b0d      	ldr	r3, [pc, #52]	; (800244c <MX_TIM9_Init+0x6c>)
 8002416:	2200      	movs	r2, #0
 8002418:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 800241a:	480c      	ldr	r0, [pc, #48]	; (800244c <MX_TIM9_Init+0x6c>)
 800241c:	f009 fd2a 	bl	800be74 <HAL_TIM_Base_Init>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d001      	beq.n	800242a <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 8002426:	f000 fedd 	bl	80031e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800242a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800242e:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8002430:	463b      	mov	r3, r7
 8002432:	4619      	mov	r1, r3
 8002434:	4805      	ldr	r0, [pc, #20]	; (800244c <MX_TIM9_Init+0x6c>)
 8002436:	f00a f925 	bl	800c684 <HAL_TIM_ConfigClockSource>
 800243a:	4603      	mov	r3, r0
 800243c:	2b00      	cmp	r3, #0
 800243e:	d001      	beq.n	8002444 <MX_TIM9_Init+0x64>
  {
    Error_Handler();
 8002440:	f000 fed0 	bl	80031e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8002444:	bf00      	nop
 8002446:	3710      	adds	r7, #16
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}
 800244c:	2000094c 	.word	0x2000094c
 8002450:	40014000 	.word	0x40014000

08002454 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8002458:	4b0e      	ldr	r3, [pc, #56]	; (8002494 <MX_TIM11_Init+0x40>)
 800245a:	4a0f      	ldr	r2, [pc, #60]	; (8002498 <MX_TIM11_Init+0x44>)
 800245c:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 48000-1;
 800245e:	4b0d      	ldr	r3, [pc, #52]	; (8002494 <MX_TIM11_Init+0x40>)
 8002460:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 8002464:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002466:	4b0b      	ldr	r3, [pc, #44]	; (8002494 <MX_TIM11_Init+0x40>)
 8002468:	2200      	movs	r2, #0
 800246a:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 175-1;
 800246c:	4b09      	ldr	r3, [pc, #36]	; (8002494 <MX_TIM11_Init+0x40>)
 800246e:	22ae      	movs	r2, #174	; 0xae
 8002470:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002472:	4b08      	ldr	r3, [pc, #32]	; (8002494 <MX_TIM11_Init+0x40>)
 8002474:	2200      	movs	r2, #0
 8002476:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002478:	4b06      	ldr	r3, [pc, #24]	; (8002494 <MX_TIM11_Init+0x40>)
 800247a:	2200      	movs	r2, #0
 800247c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800247e:	4805      	ldr	r0, [pc, #20]	; (8002494 <MX_TIM11_Init+0x40>)
 8002480:	f009 fcf8 	bl	800be74 <HAL_TIM_Base_Init>
 8002484:	4603      	mov	r3, r0
 8002486:	2b00      	cmp	r3, #0
 8002488:	d001      	beq.n	800248e <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 800248a:	f000 feab 	bl	80031e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 800248e:	bf00      	nop
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	20000864 	.word	0x20000864
 8002498:	40014800 	.word	0x40014800

0800249c <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80024a0:	4b11      	ldr	r3, [pc, #68]	; (80024e8 <MX_UART5_Init+0x4c>)
 80024a2:	4a12      	ldr	r2, [pc, #72]	; (80024ec <MX_UART5_Init+0x50>)
 80024a4:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80024a6:	4b10      	ldr	r3, [pc, #64]	; (80024e8 <MX_UART5_Init+0x4c>)
 80024a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80024ac:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80024ae:	4b0e      	ldr	r3, [pc, #56]	; (80024e8 <MX_UART5_Init+0x4c>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80024b4:	4b0c      	ldr	r3, [pc, #48]	; (80024e8 <MX_UART5_Init+0x4c>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80024ba:	4b0b      	ldr	r3, [pc, #44]	; (80024e8 <MX_UART5_Init+0x4c>)
 80024bc:	2200      	movs	r2, #0
 80024be:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80024c0:	4b09      	ldr	r3, [pc, #36]	; (80024e8 <MX_UART5_Init+0x4c>)
 80024c2:	220c      	movs	r2, #12
 80024c4:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024c6:	4b08      	ldr	r3, [pc, #32]	; (80024e8 <MX_UART5_Init+0x4c>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80024cc:	4b06      	ldr	r3, [pc, #24]	; (80024e8 <MX_UART5_Init+0x4c>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80024d2:	4805      	ldr	r0, [pc, #20]	; (80024e8 <MX_UART5_Init+0x4c>)
 80024d4:	f00a fdb4 	bl	800d040 <HAL_UART_Init>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d001      	beq.n	80024e2 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 80024de:	f000 fe81 	bl	80031e4 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80024e2:	bf00      	nop
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	200007d8 	.word	0x200007d8
 80024ec:	40005000 	.word	0x40005000

080024f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b08a      	sub	sp, #40	; 0x28
 80024f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024f6:	f107 0314 	add.w	r3, r7, #20
 80024fa:	2200      	movs	r2, #0
 80024fc:	601a      	str	r2, [r3, #0]
 80024fe:	605a      	str	r2, [r3, #4]
 8002500:	609a      	str	r2, [r3, #8]
 8002502:	60da      	str	r2, [r3, #12]
 8002504:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002506:	2300      	movs	r3, #0
 8002508:	613b      	str	r3, [r7, #16]
 800250a:	4b6c      	ldr	r3, [pc, #432]	; (80026bc <MX_GPIO_Init+0x1cc>)
 800250c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800250e:	4a6b      	ldr	r2, [pc, #428]	; (80026bc <MX_GPIO_Init+0x1cc>)
 8002510:	f043 0304 	orr.w	r3, r3, #4
 8002514:	6313      	str	r3, [r2, #48]	; 0x30
 8002516:	4b69      	ldr	r3, [pc, #420]	; (80026bc <MX_GPIO_Init+0x1cc>)
 8002518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800251a:	f003 0304 	and.w	r3, r3, #4
 800251e:	613b      	str	r3, [r7, #16]
 8002520:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002522:	2300      	movs	r3, #0
 8002524:	60fb      	str	r3, [r7, #12]
 8002526:	4b65      	ldr	r3, [pc, #404]	; (80026bc <MX_GPIO_Init+0x1cc>)
 8002528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800252a:	4a64      	ldr	r2, [pc, #400]	; (80026bc <MX_GPIO_Init+0x1cc>)
 800252c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002530:	6313      	str	r3, [r2, #48]	; 0x30
 8002532:	4b62      	ldr	r3, [pc, #392]	; (80026bc <MX_GPIO_Init+0x1cc>)
 8002534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002536:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800253a:	60fb      	str	r3, [r7, #12]
 800253c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800253e:	2300      	movs	r3, #0
 8002540:	60bb      	str	r3, [r7, #8]
 8002542:	4b5e      	ldr	r3, [pc, #376]	; (80026bc <MX_GPIO_Init+0x1cc>)
 8002544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002546:	4a5d      	ldr	r2, [pc, #372]	; (80026bc <MX_GPIO_Init+0x1cc>)
 8002548:	f043 0301 	orr.w	r3, r3, #1
 800254c:	6313      	str	r3, [r2, #48]	; 0x30
 800254e:	4b5b      	ldr	r3, [pc, #364]	; (80026bc <MX_GPIO_Init+0x1cc>)
 8002550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002552:	f003 0301 	and.w	r3, r3, #1
 8002556:	60bb      	str	r3, [r7, #8]
 8002558:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800255a:	2300      	movs	r3, #0
 800255c:	607b      	str	r3, [r7, #4]
 800255e:	4b57      	ldr	r3, [pc, #348]	; (80026bc <MX_GPIO_Init+0x1cc>)
 8002560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002562:	4a56      	ldr	r2, [pc, #344]	; (80026bc <MX_GPIO_Init+0x1cc>)
 8002564:	f043 0302 	orr.w	r3, r3, #2
 8002568:	6313      	str	r3, [r2, #48]	; 0x30
 800256a:	4b54      	ldr	r3, [pc, #336]	; (80026bc <MX_GPIO_Init+0x1cc>)
 800256c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800256e:	f003 0302 	and.w	r3, r3, #2
 8002572:	607b      	str	r3, [r7, #4]
 8002574:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002576:	2300      	movs	r3, #0
 8002578:	603b      	str	r3, [r7, #0]
 800257a:	4b50      	ldr	r3, [pc, #320]	; (80026bc <MX_GPIO_Init+0x1cc>)
 800257c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257e:	4a4f      	ldr	r2, [pc, #316]	; (80026bc <MX_GPIO_Init+0x1cc>)
 8002580:	f043 0308 	orr.w	r3, r3, #8
 8002584:	6313      	str	r3, [r2, #48]	; 0x30
 8002586:	4b4d      	ldr	r3, [pc, #308]	; (80026bc <MX_GPIO_Init+0x1cc>)
 8002588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800258a:	f003 0308 	and.w	r3, r3, #8
 800258e:	603b      	str	r3, [r7, #0]
 8002590:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CLASS_D_SHDN_Pin|MIC_SHDN_Pin|DPOT_CS_Pin|ADF7242_GP3_Pin, GPIO_PIN_RESET);
 8002592:	2200      	movs	r2, #0
 8002594:	2127      	movs	r1, #39	; 0x27
 8002596:	484a      	ldr	r0, [pc, #296]	; (80026c0 <MX_GPIO_Init+0x1d0>)
 8002598:	f003 fe22 	bl	80061e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA_LNA_HGM_Pin|ADF7242_CS_Pin, GPIO_PIN_RESET);
 800259c:	2200      	movs	r2, #0
 800259e:	2106      	movs	r1, #6
 80025a0:	4848      	ldr	r0, [pc, #288]	; (80026c4 <MX_GPIO_Init+0x1d4>)
 80025a2:	f003 fe1d 	bl	80061e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ADF7242_GP1_Pin|ADF7242_GP0_Pin, GPIO_PIN_RESET);
 80025a6:	2200      	movs	r2, #0
 80025a8:	f640 0101 	movw	r1, #2049	; 0x801
 80025ac:	4846      	ldr	r0, [pc, #280]	; (80026c8 <MX_GPIO_Init+0x1d8>)
 80025ae:	f003 fe17 	bl	80061e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CLASS_D_SHDN_Pin MIC_SHDN_Pin DPOT_CS_Pin ADF7242_GP3_Pin */
  GPIO_InitStruct.Pin = CLASS_D_SHDN_Pin|MIC_SHDN_Pin|DPOT_CS_Pin|ADF7242_GP3_Pin;
 80025b2:	2327      	movs	r3, #39	; 0x27
 80025b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025b6:	2301      	movs	r3, #1
 80025b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ba:	2300      	movs	r3, #0
 80025bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025be:	2300      	movs	r3, #0
 80025c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025c2:	f107 0314 	add.w	r3, r7, #20
 80025c6:	4619      	mov	r1, r3
 80025c8:	483d      	ldr	r0, [pc, #244]	; (80026c0 <MX_GPIO_Init+0x1d0>)
 80025ca:	f003 fc55 	bl	8005e78 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA_LNA_HGM_Pin ADF7242_CS_Pin */
  GPIO_InitStruct.Pin = PA_LNA_HGM_Pin|ADF7242_CS_Pin;
 80025ce:	2306      	movs	r3, #6
 80025d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025d2:	2301      	movs	r3, #1
 80025d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d6:	2300      	movs	r3, #0
 80025d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025da:	2300      	movs	r3, #0
 80025dc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025de:	f107 0314 	add.w	r3, r7, #20
 80025e2:	4619      	mov	r1, r3
 80025e4:	4837      	ldr	r0, [pc, #220]	; (80026c4 <MX_GPIO_Init+0x1d4>)
 80025e6:	f003 fc47 	bl	8005e78 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_IRQ1_Pin BTN_TALK_Pin BTN_PWR_Pin */
  GPIO_InitStruct.Pin = ADF7242_IRQ1_Pin|BTN_TALK_Pin|BTN_PWR_Pin;
 80025ea:	23d0      	movs	r3, #208	; 0xd0
 80025ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80025ee:	4b37      	ldr	r3, [pc, #220]	; (80026cc <MX_GPIO_Init+0x1dc>)
 80025f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f2:	2300      	movs	r3, #0
 80025f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025f6:	f107 0314 	add.w	r3, r7, #20
 80025fa:	4619      	mov	r1, r3
 80025fc:	4830      	ldr	r0, [pc, #192]	; (80026c0 <MX_GPIO_Init+0x1d0>)
 80025fe:	f003 fc3b 	bl	8005e78 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_GP1_Pin ADF7242_GP0_Pin */
  GPIO_InitStruct.Pin = ADF7242_GP1_Pin|ADF7242_GP0_Pin;
 8002602:	f640 0301 	movw	r3, #2049	; 0x801
 8002606:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002608:	2301      	movs	r3, #1
 800260a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800260c:	2300      	movs	r3, #0
 800260e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002610:	2300      	movs	r3, #0
 8002612:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002614:	f107 0314 	add.w	r3, r7, #20
 8002618:	4619      	mov	r1, r3
 800261a:	482b      	ldr	r0, [pc, #172]	; (80026c8 <MX_GPIO_Init+0x1d8>)
 800261c:	f003 fc2c 	bl	8005e78 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_IRQ2_Pin BTN_UP_Pin BTN_RIGHT_Pin BTN_LEFT_Pin
                           BTN_DOWN_Pin */
  GPIO_InitStruct.Pin = ADF7242_IRQ2_Pin|BTN_UP_Pin|BTN_RIGHT_Pin|BTN_LEFT_Pin
 8002620:	f24f 0302 	movw	r3, #61442	; 0xf002
 8002624:	617b      	str	r3, [r7, #20]
                          |BTN_DOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002626:	4b29      	ldr	r3, [pc, #164]	; (80026cc <MX_GPIO_Init+0x1dc>)
 8002628:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800262a:	2300      	movs	r3, #0
 800262c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800262e:	f107 0314 	add.w	r3, r7, #20
 8002632:	4619      	mov	r1, r3
 8002634:	4824      	ldr	r0, [pc, #144]	; (80026c8 <MX_GPIO_Init+0x1d8>)
 8002636:	f003 fc1f 	bl	8005e78 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800263a:	2304      	movs	r3, #4
 800263c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800263e:	2302      	movs	r3, #2
 8002640:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002642:	2300      	movs	r3, #0
 8002644:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002646:	2300      	movs	r3, #0
 8002648:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF15_EVENTOUT;
 800264a:	230f      	movs	r3, #15
 800264c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800264e:	f107 0314 	add.w	r3, r7, #20
 8002652:	4619      	mov	r1, r3
 8002654:	481c      	ldr	r0, [pc, #112]	; (80026c8 <MX_GPIO_Init+0x1d8>)
 8002656:	f003 fc0f 	bl	8005e78 <HAL_GPIO_Init>

  /*Configure GPIO pin : LBO_Pin */
  GPIO_InitStruct.Pin = LBO_Pin;
 800265a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800265e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002660:	2300      	movs	r3, #0
 8002662:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002664:	2301      	movs	r3, #1
 8002666:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LBO_GPIO_Port, &GPIO_InitStruct);
 8002668:	f107 0314 	add.w	r3, r7, #20
 800266c:	4619      	mov	r1, r3
 800266e:	4815      	ldr	r0, [pc, #84]	; (80026c4 <MX_GPIO_Init+0x1d4>)
 8002670:	f003 fc02 	bl	8005e78 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 15, 0);
 8002674:	2200      	movs	r2, #0
 8002676:	210f      	movs	r1, #15
 8002678:	2007      	movs	r0, #7
 800267a:	f002 fbd4 	bl	8004e26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800267e:	2007      	movs	r0, #7
 8002680:	f002 fbed 	bl	8004e5e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 15, 0);
 8002684:	2200      	movs	r2, #0
 8002686:	210f      	movs	r1, #15
 8002688:	200a      	movs	r0, #10
 800268a:	f002 fbcc 	bl	8004e26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800268e:	200a      	movs	r0, #10
 8002690:	f002 fbe5 	bl	8004e5e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 8002694:	2200      	movs	r2, #0
 8002696:	2101      	movs	r1, #1
 8002698:	2017      	movs	r0, #23
 800269a:	f002 fbc4 	bl	8004e26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800269e:	2017      	movs	r0, #23
 80026a0:	f002 fbdd 	bl	8004e5e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 80026a4:	2200      	movs	r2, #0
 80026a6:	2101      	movs	r1, #1
 80026a8:	2028      	movs	r0, #40	; 0x28
 80026aa:	f002 fbbc 	bl	8004e26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80026ae:	2028      	movs	r0, #40	; 0x28
 80026b0:	f002 fbd5 	bl	8004e5e <HAL_NVIC_EnableIRQ>

}
 80026b4:	bf00      	nop
 80026b6:	3728      	adds	r7, #40	; 0x28
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	40023800 	.word	0x40023800
 80026c0:	40020800 	.word	0x40020800
 80026c4:	40020000 	.word	0x40020000
 80026c8:	40020400 	.word	0x40020400
 80026cc:	10110000 	.word	0x10110000

080026d0 <delay_us>:

/* USER CODE BEGIN 4 */

void delay_us (uint16_t us){
 80026d0:	b480      	push	{r7}
 80026d2:	b083      	sub	sp, #12
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	4603      	mov	r3, r0
 80026d8:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim7,0);  // set the counter value a 0
 80026da:	4b09      	ldr	r3, [pc, #36]	; (8002700 <delay_us+0x30>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	2200      	movs	r2, #0
 80026e0:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim7) < us);  // wait for the counter to reach the us input in the parameter
 80026e2:	bf00      	nop
 80026e4:	4b06      	ldr	r3, [pc, #24]	; (8002700 <delay_us+0x30>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80026ea:	88fb      	ldrh	r3, [r7, #6]
 80026ec:	429a      	cmp	r2, r3
 80026ee:	d3f9      	bcc.n	80026e4 <delay_us+0x14>
}
 80026f0:	bf00      	nop
 80026f2:	bf00      	nop
 80026f4:	370c      	adds	r7, #12
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr
 80026fe:	bf00      	nop
 8002700:	20000a64 	.word	0x20000a64

08002704 <HAL_GPIO_EXTI_Callback>:


/* Callback external interrupts */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8002704:	b580      	push	{r7, lr}
 8002706:	b082      	sub	sp, #8
 8002708:	af00      	add	r7, sp, #0
 800270a:	4603      	mov	r3, r0
 800270c:	80fb      	strh	r3, [r7, #6]

	switch(GPIO_Pin){
 800270e:	88fb      	ldrh	r3, [r7, #6]
 8002710:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002714:	d05c      	beq.n	80027d0 <HAL_GPIO_EXTI_Callback+0xcc>
 8002716:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800271a:	dc7e      	bgt.n	800281a <HAL_GPIO_EXTI_Callback+0x116>
 800271c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002720:	d04b      	beq.n	80027ba <HAL_GPIO_EXTI_Callback+0xb6>
 8002722:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002726:	dc78      	bgt.n	800281a <HAL_GPIO_EXTI_Callback+0x116>
 8002728:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800272c:	d03a      	beq.n	80027a4 <HAL_GPIO_EXTI_Callback+0xa0>
 800272e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002732:	dc72      	bgt.n	800281a <HAL_GPIO_EXTI_Callback+0x116>
 8002734:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002738:	d060      	beq.n	80027fc <HAL_GPIO_EXTI_Callback+0xf8>
 800273a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800273e:	dc6c      	bgt.n	800281a <HAL_GPIO_EXTI_Callback+0x116>
 8002740:	2b80      	cmp	r3, #128	; 0x80
 8002742:	d050      	beq.n	80027e6 <HAL_GPIO_EXTI_Callback+0xe2>
 8002744:	2b80      	cmp	r3, #128	; 0x80
 8002746:	dc68      	bgt.n	800281a <HAL_GPIO_EXTI_Callback+0x116>
 8002748:	2b40      	cmp	r3, #64	; 0x40
 800274a:	d020      	beq.n	800278e <HAL_GPIO_EXTI_Callback+0x8a>
 800274c:	2b40      	cmp	r3, #64	; 0x40
 800274e:	dc64      	bgt.n	800281a <HAL_GPIO_EXTI_Callback+0x116>
 8002750:	2b02      	cmp	r3, #2
 8002752:	d00d      	beq.n	8002770 <HAL_GPIO_EXTI_Callback+0x6c>
 8002754:	2b10      	cmp	r3, #16
 8002756:	d160      	bne.n	800281a <HAL_GPIO_EXTI_Callback+0x116>
		case ADF7242_IRQ1_Pin:
			INT_PACKET_SENT = 1;
 8002758:	4b32      	ldr	r3, [pc, #200]	; (8002824 <HAL_GPIO_EXTI_Callback+0x120>)
 800275a:	2201      	movs	r2, #1
 800275c:	701a      	strb	r2, [r3, #0]
			packets_sent++;
 800275e:	4b32      	ldr	r3, [pc, #200]	; (8002828 <HAL_GPIO_EXTI_Callback+0x124>)
 8002760:	881b      	ldrh	r3, [r3, #0]
 8002762:	3301      	adds	r3, #1
 8002764:	b29a      	uxth	r2, r3
 8002766:	4b30      	ldr	r3, [pc, #192]	; (8002828 <HAL_GPIO_EXTI_Callback+0x124>)
 8002768:	801a      	strh	r2, [r3, #0]
			ADF_clear_Tx_flag();
 800276a:	f7fe fc6a 	bl	8001042 <ADF_clear_Tx_flag>
			break;
 800276e:	e054      	b.n	800281a <HAL_GPIO_EXTI_Callback+0x116>

		case ADF7242_IRQ2_Pin:
			INT_PACKET_RECEIVED = 1;
 8002770:	4b2e      	ldr	r3, [pc, #184]	; (800282c <HAL_GPIO_EXTI_Callback+0x128>)
 8002772:	2201      	movs	r2, #1
 8002774:	701a      	strb	r2, [r3, #0]
			packets_received++;
 8002776:	4b2e      	ldr	r3, [pc, #184]	; (8002830 <HAL_GPIO_EXTI_Callback+0x12c>)
 8002778:	881b      	ldrh	r3, [r3, #0]
 800277a:	3301      	adds	r3, #1
 800277c:	b29a      	uxth	r2, r3
 800277e:	4b2c      	ldr	r3, [pc, #176]	; (8002830 <HAL_GPIO_EXTI_Callback+0x12c>)
 8002780:	801a      	strh	r2, [r3, #0]
			delay_us(6);
 8002782:	2006      	movs	r0, #6
 8002784:	f7ff ffa4 	bl	80026d0 <delay_us>
			ADF_clear_Rx_flag();
 8002788:	f7fe fc52 	bl	8001030 <ADF_clear_Rx_flag>
			break;
 800278c:	e045      	b.n	800281a <HAL_GPIO_EXTI_Callback+0x116>

		case BTN_TALK_Pin:
			if(TALK_state){
 800278e:	4b29      	ldr	r3, [pc, #164]	; (8002834 <HAL_GPIO_EXTI_Callback+0x130>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d038      	beq.n	8002808 <HAL_GPIO_EXTI_Callback+0x104>
				TALK_state = 0;
 8002796:	4b27      	ldr	r3, [pc, #156]	; (8002834 <HAL_GPIO_EXTI_Callback+0x130>)
 8002798:	2200      	movs	r2, #0
 800279a:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 800279c:	4826      	ldr	r0, [pc, #152]	; (8002838 <HAL_GPIO_EXTI_Callback+0x134>)
 800279e:	f009 fbb8 	bl	800bf12 <HAL_TIM_Base_Start_IT>
			}
			break;
 80027a2:	e031      	b.n	8002808 <HAL_GPIO_EXTI_Callback+0x104>

		case BTN_UP_Pin:
			if(UP_state){
 80027a4:	4b25      	ldr	r3, [pc, #148]	; (800283c <HAL_GPIO_EXTI_Callback+0x138>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d02f      	beq.n	800280c <HAL_GPIO_EXTI_Callback+0x108>
				UP_state = 0;
 80027ac:	4b23      	ldr	r3, [pc, #140]	; (800283c <HAL_GPIO_EXTI_Callback+0x138>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 80027b2:	4821      	ldr	r0, [pc, #132]	; (8002838 <HAL_GPIO_EXTI_Callback+0x134>)
 80027b4:	f009 fbad 	bl	800bf12 <HAL_TIM_Base_Start_IT>
			}
			break;
 80027b8:	e028      	b.n	800280c <HAL_GPIO_EXTI_Callback+0x108>


		case BTN_LEFT_Pin:
			if(LEFT_state){
 80027ba:	4b21      	ldr	r3, [pc, #132]	; (8002840 <HAL_GPIO_EXTI_Callback+0x13c>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d026      	beq.n	8002810 <HAL_GPIO_EXTI_Callback+0x10c>
				LEFT_state = 0;
 80027c2:	4b1f      	ldr	r3, [pc, #124]	; (8002840 <HAL_GPIO_EXTI_Callback+0x13c>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 80027c8:	481b      	ldr	r0, [pc, #108]	; (8002838 <HAL_GPIO_EXTI_Callback+0x134>)
 80027ca:	f009 fba2 	bl	800bf12 <HAL_TIM_Base_Start_IT>
			}
			break;
 80027ce:	e01f      	b.n	8002810 <HAL_GPIO_EXTI_Callback+0x10c>

		case BTN_DOWN_Pin:
			if(DOWN_state){
 80027d0:	4b1c      	ldr	r3, [pc, #112]	; (8002844 <HAL_GPIO_EXTI_Callback+0x140>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d01d      	beq.n	8002814 <HAL_GPIO_EXTI_Callback+0x110>
				DOWN_state = 0;
 80027d8:	4b1a      	ldr	r3, [pc, #104]	; (8002844 <HAL_GPIO_EXTI_Callback+0x140>)
 80027da:	2200      	movs	r2, #0
 80027dc:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 80027de:	4816      	ldr	r0, [pc, #88]	; (8002838 <HAL_GPIO_EXTI_Callback+0x134>)
 80027e0:	f009 fb97 	bl	800bf12 <HAL_TIM_Base_Start_IT>
			}
			break;
 80027e4:	e016      	b.n	8002814 <HAL_GPIO_EXTI_Callback+0x110>

		case BTN_PWR_Pin:
			if(POWER_state){
 80027e6:	4b18      	ldr	r3, [pc, #96]	; (8002848 <HAL_GPIO_EXTI_Callback+0x144>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d014      	beq.n	8002818 <HAL_GPIO_EXTI_Callback+0x114>
				POWER_state = 0;
 80027ee:	4b16      	ldr	r3, [pc, #88]	; (8002848 <HAL_GPIO_EXTI_Callback+0x144>)
 80027f0:	2200      	movs	r2, #0
 80027f2:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 80027f4:	4810      	ldr	r0, [pc, #64]	; (8002838 <HAL_GPIO_EXTI_Callback+0x134>)
 80027f6:	f009 fb8c 	bl	800bf12 <HAL_TIM_Base_Start_IT>
			}
			break;
 80027fa:	e00d      	b.n	8002818 <HAL_GPIO_EXTI_Callback+0x114>

		case LBO_Pin:
			LED_RGB_status(15,0,0);
 80027fc:	2200      	movs	r2, #0
 80027fe:	2100      	movs	r1, #0
 8002800:	200f      	movs	r0, #15
 8002802:	f000 fa37 	bl	8002c74 <LED_RGB_status>
			break;
 8002806:	e008      	b.n	800281a <HAL_GPIO_EXTI_Callback+0x116>
			break;
 8002808:	bf00      	nop
 800280a:	e006      	b.n	800281a <HAL_GPIO_EXTI_Callback+0x116>
			break;
 800280c:	bf00      	nop
 800280e:	e004      	b.n	800281a <HAL_GPIO_EXTI_Callback+0x116>
			break;
 8002810:	bf00      	nop
 8002812:	e002      	b.n	800281a <HAL_GPIO_EXTI_Callback+0x116>
			break;
 8002814:	bf00      	nop
 8002816:	e000      	b.n	800281a <HAL_GPIO_EXTI_Callback+0x116>
			break;
 8002818:	bf00      	nop

	}
}
 800281a:	bf00      	nop
 800281c:	3708      	adds	r7, #8
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	2000026a 	.word	0x2000026a
 8002828:	20000270 	.word	0x20000270
 800282c:	20000269 	.word	0x20000269
 8002830:	2000026c 	.word	0x2000026c
 8002834:	2000004c 	.word	0x2000004c
 8002838:	20000864 	.word	0x20000864
 800283c:	20000050 	.word	0x20000050
 8002840:	20000058 	.word	0x20000058
 8002844:	20000054 	.word	0x20000054
 8002848:	20000048 	.word	0x20000048

0800284c <HAL_TIM_PeriodElapsedCallback>:


/* Callback timers */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800284c:	b580      	push	{r7, lr}
 800284e:	b088      	sub	sp, #32
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
	// Play audio samples on DAC
	if (htim->Instance == TIM2){
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800285c:	d101      	bne.n	8002862 <HAL_TIM_PeriodElapsedCallback+0x16>
		playAudio();
 800285e:	f000 fc95 	bl	800318c <playAudio>
	}

	// Timer for external interrupts (buttons)
	if (htim->Instance == TIM11){
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a62      	ldr	r2, [pc, #392]	; (80029f0 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8002868:	4293      	cmp	r3, r2
 800286a:	f040 808d 	bne.w	8002988 <HAL_TIM_PeriodElapsedCallback+0x13c>
		// Power button pressed
		if (HAL_GPIO_ReadPin(BTN_PWR_GPIO_Port, BTN_PWR_Pin)){
 800286e:	2180      	movs	r1, #128	; 0x80
 8002870:	4860      	ldr	r0, [pc, #384]	; (80029f4 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8002872:	f003 fc9d 	bl	80061b0 <HAL_GPIO_ReadPin>
 8002876:	4603      	mov	r3, r0
 8002878:	2b00      	cmp	r3, #0
 800287a:	d005      	beq.n	8002888 <HAL_TIM_PeriodElapsedCallback+0x3c>

			//ADD FUNCTIONALITY

			POWER_state = 1;
 800287c:	4b5e      	ldr	r3, [pc, #376]	; (80029f8 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 800287e:	2201      	movs	r2, #1
 8002880:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8002882:	485e      	ldr	r0, [pc, #376]	; (80029fc <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8002884:	f009 fb69 	bl	800bf5a <HAL_TIM_Base_Stop_IT>

		}

		// Talk button pressed
		if (HAL_GPIO_ReadPin(BTN_TALK_GPIO_Port, BTN_TALK_Pin)){
 8002888:	2140      	movs	r1, #64	; 0x40
 800288a:	485a      	ldr	r0, [pc, #360]	; (80029f4 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 800288c:	f003 fc90 	bl	80061b0 <HAL_GPIO_ReadPin>
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	d016      	beq.n	80028c4 <HAL_TIM_PeriodElapsedCallback+0x78>
			// Change mode
			if (settings_mode == 'R'){
 8002896:	4b5a      	ldr	r3, [pc, #360]	; (8002a00 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8002898:	781b      	ldrb	r3, [r3, #0]
 800289a:	2b52      	cmp	r3, #82	; 0x52
 800289c:	d103      	bne.n	80028a6 <HAL_TIM_PeriodElapsedCallback+0x5a>
				settings_mode = 'T';
 800289e:	4b58      	ldr	r3, [pc, #352]	; (8002a00 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 80028a0:	2254      	movs	r2, #84	; 0x54
 80028a2:	701a      	strb	r2, [r3, #0]
 80028a4:	e006      	b.n	80028b4 <HAL_TIM_PeriodElapsedCallback+0x68>
			}
			else if (settings_mode == 'T'){
 80028a6:	4b56      	ldr	r3, [pc, #344]	; (8002a00 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 80028a8:	781b      	ldrb	r3, [r3, #0]
 80028aa:	2b54      	cmp	r3, #84	; 0x54
 80028ac:	d102      	bne.n	80028b4 <HAL_TIM_PeriodElapsedCallback+0x68>
				settings_mode = 'R';
 80028ae:	4b54      	ldr	r3, [pc, #336]	; (8002a00 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 80028b0:	2252      	movs	r2, #82	; 0x52
 80028b2:	701a      	strb	r2, [r3, #0]
			}

			TALK_state = 1;
 80028b4:	4b53      	ldr	r3, [pc, #332]	; (8002a04 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 80028b6:	2201      	movs	r2, #1
 80028b8:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 80028ba:	4850      	ldr	r0, [pc, #320]	; (80029fc <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 80028bc:	f009 fb4d 	bl	800bf5a <HAL_TIM_Base_Stop_IT>

			// Initialize correct timers, components, interrupts for selected mode
			setup();
 80028c0:	f000 f956 	bl	8002b70 <setup>

		}

		// Up button pressed
		if (HAL_GPIO_ReadPin(BTN_UP_GPIO_Port, BTN_UP_Pin)){
 80028c4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80028c8:	484f      	ldr	r0, [pc, #316]	; (8002a08 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 80028ca:	f003 fc71 	bl	80061b0 <HAL_GPIO_ReadPin>
 80028ce:	4603      	mov	r3, r0
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d028      	beq.n	8002926 <HAL_TIM_PeriodElapsedCallback+0xda>
			//Set High Gain Mode
			if(settings_mode == 'R'){
 80028d4:	4b4a      	ldr	r3, [pc, #296]	; (8002a00 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 80028d6:	781b      	ldrb	r3, [r3, #0]
 80028d8:	2b52      	cmp	r3, #82	; 0x52
 80028da:	d11e      	bne.n	800291a <HAL_TIM_PeriodElapsedCallback+0xce>
				if (HGM){
 80028dc:	4b4b      	ldr	r3, [pc, #300]	; (8002a0c <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 80028de:	781b      	ldrb	r3, [r3, #0]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d00d      	beq.n	8002900 <HAL_TIM_PeriodElapsedCallback+0xb4>
					LED_RGB_status(15, 0, 20);
 80028e4:	2214      	movs	r2, #20
 80028e6:	2100      	movs	r1, #0
 80028e8:	200f      	movs	r0, #15
 80028ea:	f000 f9c3 	bl	8002c74 <LED_RGB_status>
					HGM =0;
 80028ee:	4b47      	ldr	r3, [pc, #284]	; (8002a0c <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 80028f0:	2200      	movs	r2, #0
 80028f2:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_SET);
 80028f4:	2201      	movs	r2, #1
 80028f6:	2102      	movs	r1, #2
 80028f8:	4845      	ldr	r0, [pc, #276]	; (8002a10 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 80028fa:	f003 fc71 	bl	80061e0 <HAL_GPIO_WritePin>
 80028fe:	e00c      	b.n	800291a <HAL_TIM_PeriodElapsedCallback+0xce>
				}
				else{
					LED_RGB_status(0, 0, 10);
 8002900:	220a      	movs	r2, #10
 8002902:	2100      	movs	r1, #0
 8002904:	2000      	movs	r0, #0
 8002906:	f000 f9b5 	bl	8002c74 <LED_RGB_status>
					HGM =1;
 800290a:	4b40      	ldr	r3, [pc, #256]	; (8002a0c <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 800290c:	2201      	movs	r2, #1
 800290e:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET);
 8002910:	2200      	movs	r2, #0
 8002912:	2102      	movs	r1, #2
 8002914:	483e      	ldr	r0, [pc, #248]	; (8002a10 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8002916:	f003 fc63 	bl	80061e0 <HAL_GPIO_WritePin>
				}
			}

			UP_state = 1;
 800291a:	4b3e      	ldr	r3, [pc, #248]	; (8002a14 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 800291c:	2201      	movs	r2, #1
 800291e:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8002920:	4836      	ldr	r0, [pc, #216]	; (80029fc <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8002922:	f009 fb1a 	bl	800bf5a <HAL_TIM_Base_Stop_IT>
		}

		// Down button pressed
		if (HAL_GPIO_ReadPin(BTN_DOWN_GPIO_Port, BTN_DOWN_Pin)){
 8002926:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800292a:	4837      	ldr	r0, [pc, #220]	; (8002a08 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 800292c:	f003 fc40 	bl	80061b0 <HAL_GPIO_ReadPin>
 8002930:	4603      	mov	r3, r0
 8002932:	2b00      	cmp	r3, #0
 8002934:	d007      	beq.n	8002946 <HAL_TIM_PeriodElapsedCallback+0xfa>

			//ADD FUNCTIONALITY

			// Debug
			test_transmitDummyPacket();
 8002936:	f000 f9cb 	bl	8002cd0 <test_transmitDummyPacket>

			DOWN_state = 1;
 800293a:	4b37      	ldr	r3, [pc, #220]	; (8002a18 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 800293c:	2201      	movs	r2, #1
 800293e:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8002940:	482e      	ldr	r0, [pc, #184]	; (80029fc <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8002942:	f009 fb0a 	bl	800bf5a <HAL_TIM_Base_Stop_IT>
		}

		// Left button pressed
		if (HAL_GPIO_ReadPin(BTN_LEFT_GPIO_Port, BTN_LEFT_Pin)){
 8002946:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800294a:	482f      	ldr	r0, [pc, #188]	; (8002a08 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 800294c:	f003 fc30 	bl	80061b0 <HAL_GPIO_ReadPin>
 8002950:	4603      	mov	r3, r0
 8002952:	2b00      	cmp	r3, #0
 8002954:	d00a      	beq.n	800296c <HAL_TIM_PeriodElapsedCallback+0x120>

			//ADD FUNCTIONALITY

			// Debug
			uint8_t ret;
			ret = ADF_status_word();
 8002956:	f7fe fb49 	bl	8000fec <ADF_status_word>
 800295a:	4603      	mov	r3, r0
 800295c:	77fb      	strb	r3, [r7, #31]
			asm("nop");
 800295e:	bf00      	nop

			LEFT_state = 1;
 8002960:	4b2e      	ldr	r3, [pc, #184]	; (8002a1c <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8002962:	2201      	movs	r2, #1
 8002964:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8002966:	4825      	ldr	r0, [pc, #148]	; (80029fc <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8002968:	f009 faf7 	bl	800bf5a <HAL_TIM_Base_Stop_IT>
		}

		// Right button pressed
		if (HAL_GPIO_ReadPin(BTN_RIGHT_GPIO_Port, BTN_RIGHT_Pin)){
 800296c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002970:	4825      	ldr	r0, [pc, #148]	; (8002a08 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8002972:	f003 fc1d 	bl	80061b0 <HAL_GPIO_ReadPin>
 8002976:	4603      	mov	r3, r0
 8002978:	2b00      	cmp	r3, #0
 800297a:	d005      	beq.n	8002988 <HAL_TIM_PeriodElapsedCallback+0x13c>

			//ADD FUNCTIONALITY

			RIGHT_state = 1;
 800297c:	4b28      	ldr	r3, [pc, #160]	; (8002a20 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 800297e:	2201      	movs	r2, #1
 8002980:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8002982:	481e      	ldr	r0, [pc, #120]	; (80029fc <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8002984:	f009 fae9 	bl	800bf5a <HAL_TIM_Base_Stop_IT>
			packets_sent_prev = packets_sent;
		}
	}
	*/

	if(htim->Instance == TIM9){
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a25      	ldr	r2, [pc, #148]	; (8002a24 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d12a      	bne.n	80029e8 <HAL_TIM_PeriodElapsedCallback+0x19c>
		uint16_t txbuf[6];//16
		uint16_t pckts;
		if(settings_mode == 'T'){
 8002992:	4b1b      	ldr	r3, [pc, #108]	; (8002a00 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8002994:	781b      	ldrb	r3, [r3, #0]
 8002996:	2b54      	cmp	r3, #84	; 0x54
 8002998:	d10a      	bne.n	80029b0 <HAL_TIM_PeriodElapsedCallback+0x164>
			pckts = packets_sent-packets_sent_prev;
 800299a:	4b23      	ldr	r3, [pc, #140]	; (8002a28 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 800299c:	881a      	ldrh	r2, [r3, #0]
 800299e:	4b23      	ldr	r3, [pc, #140]	; (8002a2c <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 80029a0:	881b      	ldrh	r3, [r3, #0]
 80029a2:	1ad3      	subs	r3, r2, r3
 80029a4:	83bb      	strh	r3, [r7, #28]
			packets_sent_prev = packets_sent;
 80029a6:	4b20      	ldr	r3, [pc, #128]	; (8002a28 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 80029a8:	881a      	ldrh	r2, [r3, #0]
 80029aa:	4b20      	ldr	r3, [pc, #128]	; (8002a2c <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 80029ac:	801a      	strh	r2, [r3, #0]
 80029ae:	e00d      	b.n	80029cc <HAL_TIM_PeriodElapsedCallback+0x180>
		}
		else if(settings_mode == 'R'){
 80029b0:	4b13      	ldr	r3, [pc, #76]	; (8002a00 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 80029b2:	781b      	ldrb	r3, [r3, #0]
 80029b4:	2b52      	cmp	r3, #82	; 0x52
 80029b6:	d109      	bne.n	80029cc <HAL_TIM_PeriodElapsedCallback+0x180>
			pckts = packets_received-packets_received_prev;
 80029b8:	4b1d      	ldr	r3, [pc, #116]	; (8002a30 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 80029ba:	881a      	ldrh	r2, [r3, #0]
 80029bc:	4b1d      	ldr	r3, [pc, #116]	; (8002a34 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 80029be:	881b      	ldrh	r3, [r3, #0]
 80029c0:	1ad3      	subs	r3, r2, r3
 80029c2:	83bb      	strh	r3, [r7, #28]
			packets_received_prev = packets_received;
 80029c4:	4b1a      	ldr	r3, [pc, #104]	; (8002a30 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 80029c6:	881a      	ldrh	r2, [r3, #0]
 80029c8:	4b1a      	ldr	r3, [pc, #104]	; (8002a34 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 80029ca:	801a      	strh	r2, [r3, #0]
		}

		uint16_t RSSI;

		RSSI = ptrdev->RSSI_counter - RSSI_prev;
 80029cc:	4b1a      	ldr	r3, [pc, #104]	; (8002a38 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	b29a      	uxth	r2, r3
 80029d4:	4b19      	ldr	r3, [pc, #100]	; (8002a3c <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	b29b      	uxth	r3, r3
 80029da:	1ad3      	subs	r3, r2, r3
 80029dc:	837b      	strh	r3, [r7, #26]
		RSSI_prev = ptrdev->RSSI_counter;
 80029de:	4b16      	ldr	r3, [pc, #88]	; (8002a38 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	4a15      	ldr	r2, [pc, #84]	; (8002a3c <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 80029e6:	6013      	str	r3, [r2, #0]
		//CDC_Transmit_FS((uint16_t *)txbuf, strlen(txbuf));

		//sprintf(buffer, "%d %d\r\n", (int8_t) Rx_RSSI, (int8_t) RSSI_Mean);
		//CDC_Transmit_FS((int8_t *)buffer, strlen(buffer));
	}
}
 80029e8:	bf00      	nop
 80029ea:	3720      	adds	r7, #32
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd80      	pop	{r7, pc}
 80029f0:	40014800 	.word	0x40014800
 80029f4:	40020800 	.word	0x40020800
 80029f8:	20000048 	.word	0x20000048
 80029fc:	20000864 	.word	0x20000864
 8002a00:	20000040 	.word	0x20000040
 8002a04:	2000004c 	.word	0x2000004c
 8002a08:	40020400 	.word	0x40020400
 8002a0c:	2000026b 	.word	0x2000026b
 8002a10:	40020000 	.word	0x40020000
 8002a14:	20000050 	.word	0x20000050
 8002a18:	20000054 	.word	0x20000054
 8002a1c:	20000058 	.word	0x20000058
 8002a20:	2000005c 	.word	0x2000005c
 8002a24:	40014000 	.word	0x40014000
 8002a28:	20000270 	.word	0x20000270
 8002a2c:	20000272 	.word	0x20000272
 8002a30:	2000026c 	.word	0x2000026c
 8002a34:	2000026e 	.word	0x2000026e
 8002a38:	20000754 	.word	0x20000754
 8002a3c:	20000274 	.word	0x20000274

08002a40 <HAL_ADC_ConvCpltCallback>:


/* Callback ADC conversion */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b082      	sub	sp, #8
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
	adc_value = HAL_ADC_GetValue(&hadc1);
	circular_buf_put_overwrite(audio_buffer_handle_t, adc_value);
	*/

	// ADC running at 16 kHz (TIM5: (2625-1)), with sample averaging to 8 kHz to improve SNR
	if(adc_counter%2){
 8002a48:	4b1c      	ldr	r3, [pc, #112]	; (8002abc <HAL_ADC_ConvCpltCallback+0x7c>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f003 0301 	and.w	r3, r3, #1
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d00c      	beq.n	8002a6e <HAL_ADC_ConvCpltCallback+0x2e>
		adc_value = HAL_ADC_GetValue(&hadc1);
 8002a54:	481a      	ldr	r0, [pc, #104]	; (8002ac0 <HAL_ADC_ConvCpltCallback+0x80>)
 8002a56:	f001 fec1 	bl	80047dc <HAL_ADC_GetValue>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	b2da      	uxtb	r2, r3
 8002a5e:	4b19      	ldr	r3, [pc, #100]	; (8002ac4 <HAL_ADC_ConvCpltCallback+0x84>)
 8002a60:	701a      	strb	r2, [r3, #0]
		adc_counter++;
 8002a62:	4b16      	ldr	r3, [pc, #88]	; (8002abc <HAL_ADC_ConvCpltCallback+0x7c>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	3301      	adds	r3, #1
 8002a68:	4a14      	ldr	r2, [pc, #80]	; (8002abc <HAL_ADC_ConvCpltCallback+0x7c>)
 8002a6a:	6013      	str	r3, [r2, #0]
		adc_value_downsampled /= 2;
		circular_buf_put_overwrite(audio_buffer_handle_t, adc_value_downsampled);
		adc_counter++;
	}

}
 8002a6c:	e022      	b.n	8002ab4 <HAL_ADC_ConvCpltCallback+0x74>
		adc_value_downsampled = HAL_ADC_GetValue(&hadc1);
 8002a6e:	4814      	ldr	r0, [pc, #80]	; (8002ac0 <HAL_ADC_ConvCpltCallback+0x80>)
 8002a70:	f001 feb4 	bl	80047dc <HAL_ADC_GetValue>
 8002a74:	4603      	mov	r3, r0
 8002a76:	b29a      	uxth	r2, r3
 8002a78:	4b13      	ldr	r3, [pc, #76]	; (8002ac8 <HAL_ADC_ConvCpltCallback+0x88>)
 8002a7a:	801a      	strh	r2, [r3, #0]
		adc_value_downsampled += adc_value;
 8002a7c:	4b11      	ldr	r3, [pc, #68]	; (8002ac4 <HAL_ADC_ConvCpltCallback+0x84>)
 8002a7e:	781b      	ldrb	r3, [r3, #0]
 8002a80:	b29a      	uxth	r2, r3
 8002a82:	4b11      	ldr	r3, [pc, #68]	; (8002ac8 <HAL_ADC_ConvCpltCallback+0x88>)
 8002a84:	881b      	ldrh	r3, [r3, #0]
 8002a86:	4413      	add	r3, r2
 8002a88:	b29a      	uxth	r2, r3
 8002a8a:	4b0f      	ldr	r3, [pc, #60]	; (8002ac8 <HAL_ADC_ConvCpltCallback+0x88>)
 8002a8c:	801a      	strh	r2, [r3, #0]
		adc_value_downsampled /= 2;
 8002a8e:	4b0e      	ldr	r3, [pc, #56]	; (8002ac8 <HAL_ADC_ConvCpltCallback+0x88>)
 8002a90:	881b      	ldrh	r3, [r3, #0]
 8002a92:	085b      	lsrs	r3, r3, #1
 8002a94:	b29a      	uxth	r2, r3
 8002a96:	4b0c      	ldr	r3, [pc, #48]	; (8002ac8 <HAL_ADC_ConvCpltCallback+0x88>)
 8002a98:	801a      	strh	r2, [r3, #0]
		circular_buf_put_overwrite(audio_buffer_handle_t, adc_value_downsampled);
 8002a9a:	4b0c      	ldr	r3, [pc, #48]	; (8002acc <HAL_ADC_ConvCpltCallback+0x8c>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a0a      	ldr	r2, [pc, #40]	; (8002ac8 <HAL_ADC_ConvCpltCallback+0x88>)
 8002aa0:	8812      	ldrh	r2, [r2, #0]
 8002aa2:	4611      	mov	r1, r2
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f7fe fbd5 	bl	8001254 <circular_buf_put_overwrite>
		adc_counter++;
 8002aaa:	4b04      	ldr	r3, [pc, #16]	; (8002abc <HAL_ADC_ConvCpltCallback+0x7c>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	3301      	adds	r3, #1
 8002ab0:	4a02      	ldr	r2, [pc, #8]	; (8002abc <HAL_ADC_ConvCpltCallback+0x7c>)
 8002ab2:	6013      	str	r3, [r2, #0]
}
 8002ab4:	bf00      	nop
 8002ab6:	3708      	adds	r7, #8
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}
 8002abc:	2000027c 	.word	0x2000027c
 8002ac0:	20000818 	.word	0x20000818
 8002ac4:	20000278 	.word	0x20000278
 8002ac8:	2000027a 	.word	0x2000027a
 8002acc:	20000750 	.word	0x20000750

08002ad0 <startup>:


void startup(void){
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b082      	sub	sp, #8
 8002ad4:	af00      	add	r7, sp, #0
	// Clear PWR wake up Flag
	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);
 8002ad6:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002ada:	f006 ff65 	bl	80099a8 <HAL_PWR_DisableWakeUpPin>
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8002ade:	4b1f      	ldr	r3, [pc, #124]	; (8002b5c <startup+0x8c>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a1e      	ldr	r2, [pc, #120]	; (8002b5c <startup+0x8c>)
 8002ae4:	f043 0304 	orr.w	r3, r3, #4
 8002ae8:	6013      	str	r3, [r2, #0]
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 8002aea:	4b1c      	ldr	r3, [pc, #112]	; (8002b5c <startup+0x8c>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a1b      	ldr	r2, [pc, #108]	; (8002b5c <startup+0x8c>)
 8002af0:	f043 0308 	orr.w	r3, r3, #8
 8002af4:	6013      	str	r3, [r2, #0]

	OLED_init();
 8002af6:	f7fe fc39 	bl	800136c <OLED_init>
	OLED_print_text("Encrypted", 39, 16);
 8002afa:	2210      	movs	r2, #16
 8002afc:	2127      	movs	r1, #39	; 0x27
 8002afe:	4818      	ldr	r0, [pc, #96]	; (8002b60 <startup+0x90>)
 8002b00:	f7fe fc48 	bl	8001394 <OLED_print_text>
	OLED_print_text("Walkie Talkie", 18, 26);
 8002b04:	221a      	movs	r2, #26
 8002b06:	2112      	movs	r1, #18
 8002b08:	4816      	ldr	r0, [pc, #88]	; (8002b64 <startup+0x94>)
 8002b0a:	f7fe fc43 	bl	8001394 <OLED_print_text>
	OLED_update();
 8002b0e:	f7fe fc3a 	bl	8001386 <OLED_update>

	// Setup registers for transceiver
	ADF_Init(settings_frequency);
 8002b12:	4b15      	ldr	r3, [pc, #84]	; (8002b68 <startup+0x98>)
 8002b14:	4618      	mov	r0, r3
 8002b16:	f7fe f835 	bl	8000b84 <ADF_Init>

	HAL_Delay(500);
 8002b1a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002b1e:	f001 fba7 	bl	8004270 <HAL_Delay>
	OLED_clear_screen();
 8002b22:	f7fe fc29 	bl	8001378 <OLED_clear_screen>

	ADF_set_turnaround_Tx_Rx();
 8002b26:	f7fe f98d 	bl	8000e44 <ADF_set_turnaround_Tx_Rx>

	// Make audio buffer for 400 8-bit samples
	uint16_t buffer_size = 400;
 8002b2a:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8002b2e:	80fb      	strh	r3, [r7, #6]
	uint16_t *buffer = malloc(buffer_size * sizeof(uint16_t));
 8002b30:	88fb      	ldrh	r3, [r7, #6]
 8002b32:	005b      	lsls	r3, r3, #1
 8002b34:	4618      	mov	r0, r3
 8002b36:	f00e fba9 	bl	801128c <malloc>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	603b      	str	r3, [r7, #0]
	audio_buffer_handle_t = circular_buf_init(buffer, buffer_size);
 8002b3e:	88fb      	ldrh	r3, [r7, #6]
 8002b40:	4619      	mov	r1, r3
 8002b42:	6838      	ldr	r0, [r7, #0]
 8002b44:	f7fe faea 	bl	800111c <circular_buf_init>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	4a08      	ldr	r2, [pc, #32]	; (8002b6c <startup+0x9c>)
 8002b4c:	6013      	str	r3, [r2, #0]

	// Setup for MCU
	setup();
 8002b4e:	f000 f80f 	bl	8002b70 <setup>

}
 8002b52:	bf00      	nop
 8002b54:	3708      	adds	r7, #8
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	40007000 	.word	0x40007000
 8002b60:	080126a8 	.word	0x080126a8
 8002b64:	080126b4 	.word	0x080126b4
 8002b68:	0003bd08 	.word	0x0003bd08
 8002b6c:	20000750 	.word	0x20000750

08002b70 <setup>:


/* ---Called upon startup or talk-button press--- */
void setup(){
 8002b70:	b580      	push	{r7, lr}
 8002b72:	af00      	add	r7, sp, #0
	// Reset buffer
	circular_buf_reset(audio_buffer_handle_t);
 8002b74:	4b28      	ldr	r3, [pc, #160]	; (8002c18 <setup+0xa8>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f7fe fb13 	bl	80011a4 <circular_buf_reset>

	switch(settings_mode){
 8002b7e:	4b27      	ldr	r3, [pc, #156]	; (8002c1c <setup+0xac>)
 8002b80:	781b      	ldrb	r3, [r3, #0]
 8002b82:	2b52      	cmp	r3, #82	; 0x52
 8002b84:	d01f      	beq.n	8002bc6 <setup+0x56>
 8002b86:	2b54      	cmp	r3, #84	; 0x54
 8002b88:	d143      	bne.n	8002c12 <setup+0xa2>
		case 'T':
			LED_RGB_status(0, 10, 0);
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	210a      	movs	r1, #10
 8002b8e:	2000      	movs	r0, #0
 8002b90:	f000 f870 	bl	8002c74 <LED_RGB_status>

			// Stop the DAC interface and timer2 (8 kHz)
			HAL_DAC_Stop(&hdac, DAC_CHANNEL_1);
 8002b94:	2100      	movs	r1, #0
 8002b96:	4822      	ldr	r0, [pc, #136]	; (8002c20 <setup+0xb0>)
 8002b98:	f003 f853 	bl	8005c42 <HAL_DAC_Stop>
			HAL_TIM_Base_Stop_IT(&htim2);
 8002b9c:	4821      	ldr	r0, [pc, #132]	; (8002c24 <setup+0xb4>)
 8002b9e:	f009 f9dc 	bl	800bf5a <HAL_TIM_Base_Stop_IT>

			// Shutdown Class D audio amplifier
			HAL_GPIO_WritePin(CLASS_D_SHDN_GPIO_Port, CLASS_D_SHDN_Pin, GPIO_PIN_RESET); //GPIO_PIN_RESET
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	2101      	movs	r1, #1
 8002ba6:	4820      	ldr	r0, [pc, #128]	; (8002c28 <setup+0xb8>)
 8002ba8:	f003 fb1a 	bl	80061e0 <HAL_GPIO_WritePin>
			// Enable microphone preamplifier
			HAL_GPIO_WritePin(MIC_SHDN_GPIO_Port, MIC_SHDN_Pin, GPIO_PIN_SET);
 8002bac:	2201      	movs	r2, #1
 8002bae:	2102      	movs	r1, #2
 8002bb0:	481d      	ldr	r0, [pc, #116]	; (8002c28 <setup+0xb8>)
 8002bb2:	f003 fb15 	bl	80061e0 <HAL_GPIO_WritePin>

			// Start timer5 (16 kHz) and ADC interrupt triggered by TIM5
			HAL_TIM_OC_Start(&htim5, TIM_CHANNEL_1);
 8002bb6:	2100      	movs	r1, #0
 8002bb8:	481c      	ldr	r0, [pc, #112]	; (8002c2c <setup+0xbc>)
 8002bba:	f009 fa2f 	bl	800c01c <HAL_TIM_OC_Start>
			HAL_ADC_Start_IT(&hadc1);
 8002bbe:	481c      	ldr	r0, [pc, #112]	; (8002c30 <setup+0xc0>)
 8002bc0:	f001 fbbe 	bl	8004340 <HAL_ADC_Start_IT>

			//HAL_TIM_Base_Start_IT(&htim9);

			break;
 8002bc4:	e025      	b.n	8002c12 <setup+0xa2>

		case 'R':
			LED_RGB_status(0, 0, 10);
 8002bc6:	220a      	movs	r2, #10
 8002bc8:	2100      	movs	r1, #0
 8002bca:	2000      	movs	r0, #0
 8002bcc:	f000 f852 	bl	8002c74 <LED_RGB_status>

			// Stop timer5 (16 kHz) and ADC interrupt triggered by TIM5
			HAL_TIM_OC_Stop(&htim5, TIM_CHANNEL_1);
 8002bd0:	2100      	movs	r1, #0
 8002bd2:	4816      	ldr	r0, [pc, #88]	; (8002c2c <setup+0xbc>)
 8002bd4:	f009 fa60 	bl	800c098 <HAL_TIM_OC_Stop>
			HAL_ADC_Stop_IT(&hadc1);
 8002bd8:	4815      	ldr	r0, [pc, #84]	; (8002c30 <setup+0xc0>)
 8002bda:	f001 fc81 	bl	80044e0 <HAL_ADC_Stop_IT>

			// Shutdown microphone preamplifier
			HAL_GPIO_WritePin(MIC_SHDN_GPIO_Port, MIC_SHDN_Pin, GPIO_PIN_RESET);
 8002bde:	2200      	movs	r2, #0
 8002be0:	2102      	movs	r1, #2
 8002be2:	4811      	ldr	r0, [pc, #68]	; (8002c28 <setup+0xb8>)
 8002be4:	f003 fafc 	bl	80061e0 <HAL_GPIO_WritePin>
			// Enable Class D audio amplifier
			HAL_GPIO_WritePin(CLASS_D_SHDN_GPIO_Port, CLASS_D_SHDN_Pin, GPIO_PIN_SET);
 8002be8:	2201      	movs	r2, #1
 8002bea:	2101      	movs	r1, #1
 8002bec:	480e      	ldr	r0, [pc, #56]	; (8002c28 <setup+0xb8>)
 8002bee:	f003 faf7 	bl	80061e0 <HAL_GPIO_WritePin>

			// Start the DAC interface and timer2 (8 kHz)
			HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8002bf2:	2100      	movs	r1, #0
 8002bf4:	480a      	ldr	r0, [pc, #40]	; (8002c20 <setup+0xb0>)
 8002bf6:	f002 ffbe 	bl	8005b76 <HAL_DAC_Start>
			HAL_TIM_Base_Start_IT(&htim2);
 8002bfa:	480a      	ldr	r0, [pc, #40]	; (8002c24 <setup+0xb4>)
 8002bfc:	f009 f989 	bl	800bf12 <HAL_TIM_Base_Start_IT>

			while(ADF_RC_READY()==0);
 8002c00:	bf00      	nop
 8002c02:	f7fe f9c9 	bl	8000f98 <ADF_RC_READY>
 8002c06:	4603      	mov	r3, r0
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d0fa      	beq.n	8002c02 <setup+0x92>
			ADF_set_Rx_mode();
 8002c0c:	f7fe f97e 	bl	8000f0c <ADF_set_Rx_mode>
			break;
 8002c10:	bf00      	nop
	}

}
 8002c12:	bf00      	nop
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	20000750 	.word	0x20000750
 8002c1c:	20000040 	.word	0x20000040
 8002c20:	200008a4 	.word	0x200008a4
 8002c24:	20000a1c 	.word	0x20000a1c
 8002c28:	40020800 	.word	0x40020800
 8002c2c:	20000758 	.word	0x20000758
 8002c30:	20000818 	.word	0x20000818

08002c34 <potmeterInit>:

void potmeterInit(uint8_t volume){
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b084      	sub	sp, #16
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	71fb      	strb	r3, [r7, #7]
	uint8_t value[1];
	value[0]= volume;
 8002c3e:	79fb      	ldrb	r3, [r7, #7]
 8002c40:	733b      	strb	r3, [r7, #12]
	HAL_GPIO_WritePin(DPOT_CS_GPIO_Port, DPOT_CS_Pin, GPIO_PIN_RESET);
 8002c42:	2200      	movs	r2, #0
 8002c44:	2104      	movs	r1, #4
 8002c46:	4809      	ldr	r0, [pc, #36]	; (8002c6c <potmeterInit+0x38>)
 8002c48:	f003 faca 	bl	80061e0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, value, 1, 50);
 8002c4c:	f107 010c 	add.w	r1, r7, #12
 8002c50:	2332      	movs	r3, #50	; 0x32
 8002c52:	2201      	movs	r2, #1
 8002c54:	4806      	ldr	r0, [pc, #24]	; (8002c70 <potmeterInit+0x3c>)
 8002c56:	f007 fed0 	bl	800a9fa <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(DPOT_CS_GPIO_Port, DPOT_CS_Pin, GPIO_PIN_SET);
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	2104      	movs	r1, #4
 8002c5e:	4803      	ldr	r0, [pc, #12]	; (8002c6c <potmeterInit+0x38>)
 8002c60:	f003 fabe 	bl	80061e0 <HAL_GPIO_WritePin>
}
 8002c64:	bf00      	nop
 8002c66:	3710      	adds	r7, #16
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	40020800 	.word	0x40020800
 8002c70:	200006a0 	.word	0x200006a0

08002c74 <LED_RGB_status>:


void LED_RGB_status(uint16_t red, uint16_t green, uint16_t blue){
 8002c74:	b480      	push	{r7}
 8002c76:	b083      	sub	sp, #12
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	80fb      	strh	r3, [r7, #6]
 8002c7e:	460b      	mov	r3, r1
 8002c80:	80bb      	strh	r3, [r7, #4]
 8002c82:	4613      	mov	r3, r2
 8002c84:	807b      	strh	r3, [r7, #2]
	// Brightness limiting due to low resistance values
	if(red>20){
 8002c86:	88fb      	ldrh	r3, [r7, #6]
 8002c88:	2b14      	cmp	r3, #20
 8002c8a:	d901      	bls.n	8002c90 <LED_RGB_status+0x1c>
		red = 20;
 8002c8c:	2314      	movs	r3, #20
 8002c8e:	80fb      	strh	r3, [r7, #6]
	}
	if(green>30){
 8002c90:	88bb      	ldrh	r3, [r7, #4]
 8002c92:	2b1e      	cmp	r3, #30
 8002c94:	d901      	bls.n	8002c9a <LED_RGB_status+0x26>
		green = 30;
 8002c96:	231e      	movs	r3, #30
 8002c98:	80bb      	strh	r3, [r7, #4]
	}
	if(blue>35){
 8002c9a:	887b      	ldrh	r3, [r7, #2]
 8002c9c:	2b23      	cmp	r3, #35	; 0x23
 8002c9e:	d901      	bls.n	8002ca4 <LED_RGB_status+0x30>
		blue = 35;
 8002ca0:	2323      	movs	r3, #35	; 0x23
 8002ca2:	807b      	strh	r3, [r7, #2]
	}
	htim1.Instance->CCR1 = red;
 8002ca4:	4b08      	ldr	r3, [pc, #32]	; (8002cc8 <LED_RGB_status+0x54>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	88fa      	ldrh	r2, [r7, #6]
 8002caa:	635a      	str	r2, [r3, #52]	; 0x34
	htim3.Instance->CCR4 = green;
 8002cac:	4b07      	ldr	r3, [pc, #28]	; (8002ccc <LED_RGB_status+0x58>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	88ba      	ldrh	r2, [r7, #4]
 8002cb2:	641a      	str	r2, [r3, #64]	; 0x40
	htim3.Instance->CCR3 = blue;
 8002cb4:	4b05      	ldr	r3, [pc, #20]	; (8002ccc <LED_RGB_status+0x58>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	887a      	ldrh	r2, [r7, #2]
 8002cba:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002cbc:	bf00      	nop
 8002cbe:	370c      	adds	r7, #12
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc6:	4770      	bx	lr
 8002cc8:	2000090c 	.word	0x2000090c
 8002ccc:	20000798 	.word	0x20000798

08002cd0 <test_transmitDummyPacket>:


void test_transmitDummyPacket(void){
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b082      	sub	sp, #8
 8002cd4:	af00      	add	r7, sp, #0
	// Packet length (1byte), packet type (1byte), ID (1byte), RSSI byte (1byte)
	//uint8_t packet_total_length = 5+40;
	uint8_t packet_total_length = 5;
 8002cd6:	2305      	movs	r3, #5
 8002cd8:	71fb      	strb	r3, [r7, #7]
	dest_ID = 0xFF;
 8002cda:	4b12      	ldr	r3, [pc, #72]	; (8002d24 <test_transmitDummyPacket+0x54>)
 8002cdc:	22ff      	movs	r2, #255	; 0xff
 8002cde:	701a      	strb	r2, [r3, #0]

	//SPI_PKT_WR, packet total length, packet type, ID
	uint8_t header[] = {0x10, packet_total_length, 0xBB, dest_ID, source_ID};
 8002ce0:	2310      	movs	r3, #16
 8002ce2:	703b      	strb	r3, [r7, #0]
 8002ce4:	79fb      	ldrb	r3, [r7, #7]
 8002ce6:	707b      	strb	r3, [r7, #1]
 8002ce8:	23bb      	movs	r3, #187	; 0xbb
 8002cea:	70bb      	strb	r3, [r7, #2]
 8002cec:	4b0d      	ldr	r3, [pc, #52]	; (8002d24 <test_transmitDummyPacket+0x54>)
 8002cee:	781b      	ldrb	r3, [r3, #0]
 8002cf0:	70fb      	strb	r3, [r7, #3]
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	713b      	strb	r3, [r7, #4]

	//uint8_t array[20] = {0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09, 0x10, 0x11, 0x12, 0x13, 0x14, 0x15, 0x16, 0x17, 0x18, 0x19, 0x20};//, 0x21222324, 0x25262728, 0x29303132};
	//uint8_t array[40] = {0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09, 0x10, 0x11, 0x12, 0x13, 0x14, 0x15, 0x16, 0x17, 0x18, 0x19, 0x20,0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09, 0x10, 0x11, 0x12, 0x13, 0x14, 0x15, 0x16, 0x17, 0x18, 0x19, 0x20};

	// Write data to packet RAM
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	2104      	movs	r1, #4
 8002cfa:	480b      	ldr	r0, [pc, #44]	; (8002d28 <test_transmitDummyPacket+0x58>)
 8002cfc:	f003 fa70 	bl	80061e0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, header, 5);
 8002d00:	463b      	mov	r3, r7
 8002d02:	2205      	movs	r2, #5
 8002d04:	4619      	mov	r1, r3
 8002d06:	4809      	ldr	r0, [pc, #36]	; (8002d2c <test_transmitDummyPacket+0x5c>)
 8002d08:	f008 fa56 	bl	800b1b8 <HAL_SPI_Transmit_IT>
	//HAL_SPI_Transmit_IT(&hspi1, array, 20);
	//for(int i=0; i<40; i++){
	//	HAL_SPI_Transmit_IT(&hspi1, &array[i], 1);
	//}
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	2104      	movs	r1, #4
 8002d10:	4805      	ldr	r0, [pc, #20]	; (8002d28 <test_transmitDummyPacket+0x58>)
 8002d12:	f003 fa65 	bl	80061e0 <HAL_GPIO_WritePin>

	ADF_set_Tx_mode();
 8002d16:	f7fe f8db 	bl	8000ed0 <ADF_set_Tx_mode>

}
 8002d1a:	bf00      	nop
 8002d1c:	3708      	adds	r7, #8
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	bf00      	nop
 8002d24:	20000041 	.word	0x20000041
 8002d28:	40020000 	.word	0x40020000
 8002d2c:	200009c4 	.word	0x200009c4

08002d30 <transmitAudioPacket>:

	// Wait for SPI to finish
	while (ADF_SPI_READY() == 0);
}

void transmitAudioPacket(void){
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b086      	sub	sp, #24
 8002d34:	af02      	add	r7, sp, #8
	uint8_t packet_type;
	uint8_t cbuf_ret = 0;
 8002d36:	2300      	movs	r3, #0
 8002d38:	72fb      	strb	r3, [r7, #11]

	// Packet length (1byte), packet type (1byte), dest_ID, source_ID (1byte), RSSI byte (1byte)
	uint8_t packet_total_length = 5 + settings_audiosamples_length;
 8002d3a:	2335      	movs	r3, #53	; 0x35
 8002d3c:	72bb      	strb	r3, [r7, #10]

	if(settings_encryption){
 8002d3e:	4b3a      	ldr	r3, [pc, #232]	; (8002e28 <transmitAudioPacket+0xf8>)
 8002d40:	781b      	ldrb	r3, [r3, #0]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d002      	beq.n	8002d4c <transmitAudioPacket+0x1c>
		packet_type = packet_type_audio_encrypted;
 8002d46:	23ff      	movs	r3, #255	; 0xff
 8002d48:	73fb      	strb	r3, [r7, #15]
 8002d4a:	e001      	b.n	8002d50 <transmitAudioPacket+0x20>
	}
	else{
		packet_type = packet_type_audio;
 8002d4c:	23fe      	movs	r3, #254	; 0xfe
 8002d4e:	73fb      	strb	r3, [r7, #15]
	}

	// SPI_PKT_WR, packet total length, packet type, ID
	uint8_t header[] = {0x10, packet_total_length, packet_type, dest_ID = 0xFF, source_ID};
 8002d50:	2310      	movs	r3, #16
 8002d52:	713b      	strb	r3, [r7, #4]
 8002d54:	7abb      	ldrb	r3, [r7, #10]
 8002d56:	717b      	strb	r3, [r7, #5]
 8002d58:	7bfb      	ldrb	r3, [r7, #15]
 8002d5a:	71bb      	strb	r3, [r7, #6]
 8002d5c:	4b33      	ldr	r3, [pc, #204]	; (8002e2c <transmitAudioPacket+0xfc>)
 8002d5e:	22ff      	movs	r2, #255	; 0xff
 8002d60:	701a      	strb	r2, [r3, #0]
 8002d62:	4b32      	ldr	r3, [pc, #200]	; (8002e2c <transmitAudioPacket+0xfc>)
 8002d64:	781b      	ldrb	r3, [r3, #0]
 8002d66:	71fb      	strb	r3, [r7, #7]
 8002d68:	2301      	movs	r3, #1
 8002d6a:	723b      	strb	r3, [r7, #8]

	// Read samples from audio buffer
	for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	73bb      	strb	r3, [r7, #14]
 8002d70:	e00d      	b.n	8002d8e <transmitAudioPacket+0x5e>
		cbuf_ret = circular_buf_get(audio_buffer_handle_t, &samples[i]);
 8002d72:	4b2f      	ldr	r3, [pc, #188]	; (8002e30 <transmitAudioPacket+0x100>)
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	7bbb      	ldrb	r3, [r7, #14]
 8002d78:	492e      	ldr	r1, [pc, #184]	; (8002e34 <transmitAudioPacket+0x104>)
 8002d7a:	440b      	add	r3, r1
 8002d7c:	4619      	mov	r1, r3
 8002d7e:	4610      	mov	r0, r2
 8002d80:	f7fe fa90 	bl	80012a4 <circular_buf_get>
 8002d84:	4603      	mov	r3, r0
 8002d86:	72fb      	strb	r3, [r7, #11]
	for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8002d88:	7bbb      	ldrb	r3, [r7, #14]
 8002d8a:	3301      	adds	r3, #1
 8002d8c:	73bb      	strb	r3, [r7, #14]
 8002d8e:	7bbb      	ldrb	r3, [r7, #14]
 8002d90:	2b2f      	cmp	r3, #47	; 0x2f
 8002d92:	d9ee      	bls.n	8002d72 <transmitAudioPacket+0x42>
	}

	// Encryption
	if(settings_encryption){
 8002d94:	4b24      	ldr	r3, [pc, #144]	; (8002e28 <transmitAudioPacket+0xf8>)
 8002d96:	781b      	ldrb	r3, [r3, #0]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d007      	beq.n	8002dac <transmitAudioPacket+0x7c>
		HAL_CRYP_Encrypt(&hcryp, samples, settings_audiosamples_length, data, 50); //blocking
 8002d9c:	2332      	movs	r3, #50	; 0x32
 8002d9e:	9300      	str	r3, [sp, #0]
 8002da0:	4b25      	ldr	r3, [pc, #148]	; (8002e38 <transmitAudioPacket+0x108>)
 8002da2:	2230      	movs	r2, #48	; 0x30
 8002da4:	4923      	ldr	r1, [pc, #140]	; (8002e34 <transmitAudioPacket+0x104>)
 8002da6:	4825      	ldr	r0, [pc, #148]	; (8002e3c <transmitAudioPacket+0x10c>)
 8002da8:	f002 f8ac 	bl	8004f04 <HAL_CRYP_Encrypt>
	}

	// ---Write data to packet RAM---
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8002dac:	2200      	movs	r2, #0
 8002dae:	2104      	movs	r1, #4
 8002db0:	4823      	ldr	r0, [pc, #140]	; (8002e40 <transmitAudioPacket+0x110>)
 8002db2:	f003 fa15 	bl	80061e0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, header, 5);
 8002db6:	1d3b      	adds	r3, r7, #4
 8002db8:	2205      	movs	r2, #5
 8002dba:	4619      	mov	r1, r3
 8002dbc:	4821      	ldr	r0, [pc, #132]	; (8002e44 <transmitAudioPacket+0x114>)
 8002dbe:	f008 f9fb 	bl	800b1b8 <HAL_SPI_Transmit_IT>

	if(settings_encryption){
 8002dc2:	4b19      	ldr	r3, [pc, #100]	; (8002e28 <transmitAudioPacket+0xf8>)
 8002dc4:	781b      	ldrb	r3, [r3, #0]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d011      	beq.n	8002dee <transmitAudioPacket+0xbe>
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8002dca:	2300      	movs	r3, #0
 8002dcc:	737b      	strb	r3, [r7, #13]
 8002dce:	e00a      	b.n	8002de6 <transmitAudioPacket+0xb6>
			HAL_SPI_Transmit_IT(&hspi1, &data[i], 1);
 8002dd0:	7b7b      	ldrb	r3, [r7, #13]
 8002dd2:	4a19      	ldr	r2, [pc, #100]	; (8002e38 <transmitAudioPacket+0x108>)
 8002dd4:	4413      	add	r3, r2
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	4619      	mov	r1, r3
 8002dda:	481a      	ldr	r0, [pc, #104]	; (8002e44 <transmitAudioPacket+0x114>)
 8002ddc:	f008 f9ec 	bl	800b1b8 <HAL_SPI_Transmit_IT>
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8002de0:	7b7b      	ldrb	r3, [r7, #13]
 8002de2:	3301      	adds	r3, #1
 8002de4:	737b      	strb	r3, [r7, #13]
 8002de6:	7b7b      	ldrb	r3, [r7, #13]
 8002de8:	2b2f      	cmp	r3, #47	; 0x2f
 8002dea:	d9f1      	bls.n	8002dd0 <transmitAudioPacket+0xa0>
 8002dec:	e010      	b.n	8002e10 <transmitAudioPacket+0xe0>
		}
	}
	else{
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8002dee:	2300      	movs	r3, #0
 8002df0:	733b      	strb	r3, [r7, #12]
 8002df2:	e00a      	b.n	8002e0a <transmitAudioPacket+0xda>
			HAL_SPI_Transmit_IT(&hspi1, &samples[i], 1);
 8002df4:	7b3b      	ldrb	r3, [r7, #12]
 8002df6:	4a0f      	ldr	r2, [pc, #60]	; (8002e34 <transmitAudioPacket+0x104>)
 8002df8:	4413      	add	r3, r2
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	4811      	ldr	r0, [pc, #68]	; (8002e44 <transmitAudioPacket+0x114>)
 8002e00:	f008 f9da 	bl	800b1b8 <HAL_SPI_Transmit_IT>
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8002e04:	7b3b      	ldrb	r3, [r7, #12]
 8002e06:	3301      	adds	r3, #1
 8002e08:	733b      	strb	r3, [r7, #12]
 8002e0a:	7b3b      	ldrb	r3, [r7, #12]
 8002e0c:	2b2f      	cmp	r3, #47	; 0x2f
 8002e0e:	d9f1      	bls.n	8002df4 <transmitAudioPacket+0xc4>
		}
	}

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8002e10:	2201      	movs	r2, #1
 8002e12:	2104      	movs	r1, #4
 8002e14:	480a      	ldr	r0, [pc, #40]	; (8002e40 <transmitAudioPacket+0x110>)
 8002e16:	f003 f9e3 	bl	80061e0 <HAL_GPIO_WritePin>

	// Transmit packet
	ADF_set_Tx_mode();
 8002e1a:	f7fe f859 	bl	8000ed0 <ADF_set_Tx_mode>

}
 8002e1e:	bf00      	nop
 8002e20:	3710      	adds	r7, #16
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	20000044 	.word	0x20000044
 8002e2c:	20000041 	.word	0x20000041
 8002e30:	20000750 	.word	0x20000750
 8002e34:	20000994 	.word	0x20000994
 8002e38:	200008dc 	.word	0x200008dc
 8002e3c:	20000aa4 	.word	0x20000aa4
 8002e40:	40020000 	.word	0x40020000
 8002e44:	200009c4 	.word	0x200009c4

08002e48 <readPacket>:

void readPacket(void){
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b082      	sub	sp, #8
 8002e4c:	af00      	add	r7, sp, #0
	// SPI_PKT_RD and SPI_NOP command
	uint8_t SPI_commands[] = {0x30, 0xff};
 8002e4e:	f64f 7330 	movw	r3, #65328	; 0xff30
 8002e52:	80bb      	strh	r3, [r7, #4]

	while (ADF_SPI_READY() == 0);
 8002e54:	bf00      	nop
 8002e56:	f7fe f877 	bl	8000f48 <ADF_SPI_READY>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d0fa      	beq.n	8002e56 <readPacket+0xe>

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8002e60:	2200      	movs	r2, #0
 8002e62:	2104      	movs	r1, #4
 8002e64:	4844      	ldr	r0, [pc, #272]	; (8002f78 <readPacket+0x130>)
 8002e66:	f003 f9bb 	bl	80061e0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, SPI_commands, 2);
 8002e6a:	1d3b      	adds	r3, r7, #4
 8002e6c:	2202      	movs	r2, #2
 8002e6e:	4619      	mov	r1, r3
 8002e70:	4842      	ldr	r0, [pc, #264]	; (8002f7c <readPacket+0x134>)
 8002e72:	f008 f9a1 	bl	800b1b8 <HAL_SPI_Transmit_IT>

	HAL_SPI_Receive_IT(&hspi1, &Rx_packet_length, 1);
 8002e76:	2201      	movs	r2, #1
 8002e78:	4941      	ldr	r1, [pc, #260]	; (8002f80 <readPacket+0x138>)
 8002e7a:	4840      	ldr	r0, [pc, #256]	; (8002f7c <readPacket+0x134>)
 8002e7c:	f008 fa1e 	bl	800b2bc <HAL_SPI_Receive_IT>
	HAL_SPI_Receive_IT(&hspi1, &Rx_packet_type, 1);
 8002e80:	2201      	movs	r2, #1
 8002e82:	4940      	ldr	r1, [pc, #256]	; (8002f84 <readPacket+0x13c>)
 8002e84:	483d      	ldr	r0, [pc, #244]	; (8002f7c <readPacket+0x134>)
 8002e86:	f008 fa19 	bl	800b2bc <HAL_SPI_Receive_IT>
	HAL_SPI_Receive_IT(&hspi1, &Rx_to_ID, 1);
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	493e      	ldr	r1, [pc, #248]	; (8002f88 <readPacket+0x140>)
 8002e8e:	483b      	ldr	r0, [pc, #236]	; (8002f7c <readPacket+0x134>)
 8002e90:	f008 fa14 	bl	800b2bc <HAL_SPI_Receive_IT>
	HAL_SPI_Receive_IT(&hspi1, &Rx_from_ID, 1);
 8002e94:	2201      	movs	r2, #1
 8002e96:	493d      	ldr	r1, [pc, #244]	; (8002f8c <readPacket+0x144>)
 8002e98:	4838      	ldr	r0, [pc, #224]	; (8002f7c <readPacket+0x134>)
 8002e9a:	f008 fa0f 	bl	800b2bc <HAL_SPI_Receive_IT>

	if(Rx_to_ID == broadcast_ID){
 8002e9e:	4b3a      	ldr	r3, [pc, #232]	; (8002f88 <readPacket+0x140>)
 8002ea0:	781b      	ldrb	r3, [r3, #0]
 8002ea2:	22ff      	movs	r2, #255	; 0xff
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d125      	bne.n	8002ef4 <readPacket+0xac>
		if(Rx_packet_type == packet_type_audio_encrypted || Rx_packet_type == packet_type_audio){
 8002ea8:	4b36      	ldr	r3, [pc, #216]	; (8002f84 <readPacket+0x13c>)
 8002eaa:	781b      	ldrb	r3, [r3, #0]
 8002eac:	22ff      	movs	r2, #255	; 0xff
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d004      	beq.n	8002ebc <readPacket+0x74>
 8002eb2:	4b34      	ldr	r3, [pc, #208]	; (8002f84 <readPacket+0x13c>)
 8002eb4:	781b      	ldrb	r3, [r3, #0]
 8002eb6:	22fe      	movs	r2, #254	; 0xfe
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d153      	bne.n	8002f64 <readPacket+0x11c>
			for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	71fb      	strb	r3, [r7, #7]
 8002ec0:	e00a      	b.n	8002ed8 <readPacket+0x90>
				HAL_SPI_Receive_IT(&hspi1, &data[i], 1);
 8002ec2:	79fb      	ldrb	r3, [r7, #7]
 8002ec4:	4a32      	ldr	r2, [pc, #200]	; (8002f90 <readPacket+0x148>)
 8002ec6:	4413      	add	r3, r2
 8002ec8:	2201      	movs	r2, #1
 8002eca:	4619      	mov	r1, r3
 8002ecc:	482b      	ldr	r0, [pc, #172]	; (8002f7c <readPacket+0x134>)
 8002ece:	f008 f9f5 	bl	800b2bc <HAL_SPI_Receive_IT>
			for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8002ed2:	79fb      	ldrb	r3, [r7, #7]
 8002ed4:	3301      	adds	r3, #1
 8002ed6:	71fb      	strb	r3, [r7, #7]
 8002ed8:	79fb      	ldrb	r3, [r7, #7]
 8002eda:	2b2f      	cmp	r3, #47	; 0x2f
 8002edc:	d9f1      	bls.n	8002ec2 <readPacket+0x7a>
			}

			HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 8002ede:	2201      	movs	r2, #1
 8002ee0:	492c      	ldr	r1, [pc, #176]	; (8002f94 <readPacket+0x14c>)
 8002ee2:	4826      	ldr	r0, [pc, #152]	; (8002f7c <readPacket+0x134>)
 8002ee4:	f008 f9ea 	bl	800b2bc <HAL_SPI_Receive_IT>
			HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8002ee8:	2201      	movs	r2, #1
 8002eea:	2104      	movs	r1, #4
 8002eec:	4822      	ldr	r0, [pc, #136]	; (8002f78 <readPacket+0x130>)
 8002eee:	f003 f977 	bl	80061e0 <HAL_GPIO_WritePin>
 8002ef2:	e037      	b.n	8002f64 <readPacket+0x11c>
		}
	}
	else if (Rx_to_ID == source_ID){
 8002ef4:	4b24      	ldr	r3, [pc, #144]	; (8002f88 <readPacket+0x140>)
 8002ef6:	781b      	ldrb	r3, [r3, #0]
 8002ef8:	2201      	movs	r2, #1
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d132      	bne.n	8002f64 <readPacket+0x11c>
		// Reply from audio packet
		if(Rx_packet_type == packet_type_reply){
 8002efe:	4b21      	ldr	r3, [pc, #132]	; (8002f84 <readPacket+0x13c>)
 8002f00:	781b      	ldrb	r3, [r3, #0]
 8002f02:	220f      	movs	r2, #15
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d111      	bne.n	8002f2c <readPacket+0xe4>
			for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8002f08:	2300      	movs	r3, #0
 8002f0a:	71bb      	strb	r3, [r7, #6]
 8002f0c:	e00a      	b.n	8002f24 <readPacket+0xdc>
				HAL_SPI_Receive_IT(&hspi1, &data[i], 1);
 8002f0e:	79bb      	ldrb	r3, [r7, #6]
 8002f10:	4a1f      	ldr	r2, [pc, #124]	; (8002f90 <readPacket+0x148>)
 8002f12:	4413      	add	r3, r2
 8002f14:	2201      	movs	r2, #1
 8002f16:	4619      	mov	r1, r3
 8002f18:	4818      	ldr	r0, [pc, #96]	; (8002f7c <readPacket+0x134>)
 8002f1a:	f008 f9cf 	bl	800b2bc <HAL_SPI_Receive_IT>
			for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8002f1e:	79bb      	ldrb	r3, [r7, #6]
 8002f20:	3301      	adds	r3, #1
 8002f22:	71bb      	strb	r3, [r7, #6]
 8002f24:	79bb      	ldrb	r3, [r7, #6]
 8002f26:	2b2f      	cmp	r3, #47	; 0x2f
 8002f28:	d9f1      	bls.n	8002f0e <readPacket+0xc6>
 8002f2a:	e011      	b.n	8002f50 <readPacket+0x108>
			}
		}
		// Keybit chosen by TX
		else if(Rx_packet_type == packet_type_keybit_chosen){
 8002f2c:	4b15      	ldr	r3, [pc, #84]	; (8002f84 <readPacket+0x13c>)
 8002f2e:	781b      	ldrb	r3, [r3, #0]
 8002f30:	22aa      	movs	r2, #170	; 0xaa
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d101      	bne.n	8002f3a <readPacket+0xf2>
			asm("nop");;
 8002f36:	bf00      	nop
 8002f38:	e00a      	b.n	8002f50 <readPacket+0x108>
		}
		// Keybit chosen by TX with Hamming-code
		else if(Rx_packet_type == packet_type_keybit_chosen_Hamming){
 8002f3a:	4b12      	ldr	r3, [pc, #72]	; (8002f84 <readPacket+0x13c>)
 8002f3c:	781b      	ldrb	r3, [r3, #0]
 8002f3e:	22ab      	movs	r2, #171	; 0xab
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d105      	bne.n	8002f50 <readPacket+0x108>
			uint8_t Hamming;
			HAL_SPI_Receive_IT(&hspi1, &Hamming, 1);
 8002f44:	1cfb      	adds	r3, r7, #3
 8002f46:	2201      	movs	r2, #1
 8002f48:	4619      	mov	r1, r3
 8002f4a:	480c      	ldr	r0, [pc, #48]	; (8002f7c <readPacket+0x134>)
 8002f4c:	f008 f9b6 	bl	800b2bc <HAL_SPI_Receive_IT>
		}

		HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 8002f50:	2201      	movs	r2, #1
 8002f52:	4910      	ldr	r1, [pc, #64]	; (8002f94 <readPacket+0x14c>)
 8002f54:	4809      	ldr	r0, [pc, #36]	; (8002f7c <readPacket+0x134>)
 8002f56:	f008 f9b1 	bl	800b2bc <HAL_SPI_Receive_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	2104      	movs	r1, #4
 8002f5e:	4806      	ldr	r0, [pc, #24]	; (8002f78 <readPacket+0x130>)
 8002f60:	f003 f93e 	bl	80061e0 <HAL_GPIO_WritePin>
	}
	else{
		// Ignore packet
	}
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8002f64:	2201      	movs	r2, #1
 8002f66:	2104      	movs	r1, #4
 8002f68:	4803      	ldr	r0, [pc, #12]	; (8002f78 <readPacket+0x130>)
 8002f6a:	f003 f939 	bl	80061e0 <HAL_GPIO_WritePin>

}
 8002f6e:	bf00      	nop
 8002f70:	3708      	adds	r7, #8
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}
 8002f76:	bf00      	nop
 8002f78:	40020000 	.word	0x40020000
 8002f7c:	200009c4 	.word	0x200009c4
 8002f80:	200008b8 	.word	0x200008b8
 8002f84:	200008b9 	.word	0x200008b9
 8002f88:	20000a60 	.word	0x20000a60
 8002f8c:	20000a5c 	.word	0x20000a5c
 8002f90:	200008dc 	.word	0x200008dc
 8002f94:	20000a5f 	.word	0x20000a5f

08002f98 <writeKeybitPacket>:
	}
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
	ADF_set_Tx_mode();
}

void writeKeybitPacket(device *ptrdev, uint8_t keybit_type){
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b08e      	sub	sp, #56	; 0x38
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
 8002fa0:	460b      	mov	r3, r1
 8002fa2:	70fb      	strb	r3, [r7, #3]
	// Packet length (1byte), packet type (1byte), dest_ID, source_ID (1byte), RSSI byte (1byte)
	uint8_t packet_total_length = 5;
 8002fa4:	2305      	movs	r3, #5
 8002fa6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	if(keybit_type == packet_type_keybit_chosen){
 8002faa:	22aa      	movs	r2, #170	; 0xaa
 8002fac:	78fb      	ldrb	r3, [r7, #3]
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d129      	bne.n	8003006 <writeKeybitPacket+0x6e>
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_chosen, dest_ID = source_ID , source_ID};
 8002fb2:	2310      	movs	r3, #16
 8002fb4:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8002fb8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002fbc:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
 8002fc0:	23aa      	movs	r3, #170	; 0xaa
 8002fc2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8002fc6:	2201      	movs	r2, #1
 8002fc8:	4b6d      	ldr	r3, [pc, #436]	; (8003180 <writeKeybitPacket+0x1e8>)
 8002fca:	701a      	strb	r2, [r3, #0]
 8002fcc:	4b6c      	ldr	r3, [pc, #432]	; (8003180 <writeKeybitPacket+0x1e8>)
 8002fce:	781b      	ldrb	r3, [r3, #0]
 8002fd0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
		// Write data to packet RAM
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8002fda:	2200      	movs	r2, #0
 8002fdc:	2104      	movs	r1, #4
 8002fde:	4869      	ldr	r0, [pc, #420]	; (8003184 <writeKeybitPacket+0x1ec>)
 8002fe0:	f003 f8fe 	bl	80061e0 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
 8002fe4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002fe8:	b29a      	uxth	r2, r3
 8002fea:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002fee:	4619      	mov	r1, r3
 8002ff0:	4865      	ldr	r0, [pc, #404]	; (8003188 <writeKeybitPacket+0x1f0>)
 8002ff2:	f008 f8e1 	bl	800b1b8 <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	2104      	movs	r1, #4
 8002ffa:	4862      	ldr	r0, [pc, #392]	; (8003184 <writeKeybitPacket+0x1ec>)
 8002ffc:	f003 f8f0 	bl	80061e0 <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 8003000:	f7fd ff66 	bl	8000ed0 <ADF_set_Tx_mode>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
		ADF_set_Tx_mode();
	}

}
 8003004:	e0b8      	b.n	8003178 <writeKeybitPacket+0x1e0>
	else if(keybit_type == packet_type_keybit_chosen_Hamming){
 8003006:	22ab      	movs	r2, #171	; 0xab
 8003008:	78fb      	ldrb	r3, [r7, #3]
 800300a:	4293      	cmp	r3, r2
 800300c:	d136      	bne.n	800307c <writeKeybitPacket+0xe4>
		packet_total_length++;
 800300e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003012:	3301      	adds	r3, #1
 8003014:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		uint8_t Hamming_code = 0x11;
 8003018:	2311      	movs	r3, #17
 800301a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_chosen_Hamming, dest_ID = ptrdev->ID , source_ID, Hamming_code};
 800301e:	2310      	movs	r3, #16
 8003020:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 8003024:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003028:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 800302c:	23ab      	movs	r3, #171	; 0xab
 800302e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	781a      	ldrb	r2, [r3, #0]
 8003036:	4b52      	ldr	r3, [pc, #328]	; (8003180 <writeKeybitPacket+0x1e8>)
 8003038:	701a      	strb	r2, [r3, #0]
 800303a:	4b51      	ldr	r3, [pc, #324]	; (8003180 <writeKeybitPacket+0x1e8>)
 800303c:	781b      	ldrb	r3, [r3, #0]
 800303e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003042:	2301      	movs	r3, #1
 8003044:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8003048:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800304c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8003050:	2200      	movs	r2, #0
 8003052:	2104      	movs	r1, #4
 8003054:	484b      	ldr	r0, [pc, #300]	; (8003184 <writeKeybitPacket+0x1ec>)
 8003056:	f003 f8c3 	bl	80061e0 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
 800305a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800305e:	b29a      	uxth	r2, r3
 8003060:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003064:	4619      	mov	r1, r3
 8003066:	4848      	ldr	r0, [pc, #288]	; (8003188 <writeKeybitPacket+0x1f0>)
 8003068:	f008 f8a6 	bl	800b1b8 <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800306c:	2201      	movs	r2, #1
 800306e:	2104      	movs	r1, #4
 8003070:	4844      	ldr	r0, [pc, #272]	; (8003184 <writeKeybitPacket+0x1ec>)
 8003072:	f003 f8b5 	bl	80061e0 <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 8003076:	f7fd ff2b 	bl	8000ed0 <ADF_set_Tx_mode>
}
 800307a:	e07d      	b.n	8003178 <writeKeybitPacket+0x1e0>
	else if(keybit_type == packet_type_keybit_chosen_CRC){
 800307c:	22ac      	movs	r2, #172	; 0xac
 800307e:	78fb      	ldrb	r3, [r7, #3]
 8003080:	4293      	cmp	r3, r2
 8003082:	d126      	bne.n	80030d2 <writeKeybitPacket+0x13a>
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_chosen_CRC, dest_ID = ptrdev->ID , source_ID};
 8003084:	2310      	movs	r3, #16
 8003086:	773b      	strb	r3, [r7, #28]
 8003088:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800308c:	777b      	strb	r3, [r7, #29]
 800308e:	23ac      	movs	r3, #172	; 0xac
 8003090:	77bb      	strb	r3, [r7, #30]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	781a      	ldrb	r2, [r3, #0]
 8003096:	4b3a      	ldr	r3, [pc, #232]	; (8003180 <writeKeybitPacket+0x1e8>)
 8003098:	701a      	strb	r2, [r3, #0]
 800309a:	4b39      	ldr	r3, [pc, #228]	; (8003180 <writeKeybitPacket+0x1e8>)
 800309c:	781b      	ldrb	r3, [r3, #0]
 800309e:	77fb      	strb	r3, [r7, #31]
 80030a0:	2301      	movs	r3, #1
 80030a2:	f887 3020 	strb.w	r3, [r7, #32]
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80030a6:	2200      	movs	r2, #0
 80030a8:	2104      	movs	r1, #4
 80030aa:	4836      	ldr	r0, [pc, #216]	; (8003184 <writeKeybitPacket+0x1ec>)
 80030ac:	f003 f898 	bl	80061e0 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
 80030b0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80030b4:	b29a      	uxth	r2, r3
 80030b6:	f107 031c 	add.w	r3, r7, #28
 80030ba:	4619      	mov	r1, r3
 80030bc:	4832      	ldr	r0, [pc, #200]	; (8003188 <writeKeybitPacket+0x1f0>)
 80030be:	f008 f87b 	bl	800b1b8 <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80030c2:	2201      	movs	r2, #1
 80030c4:	2104      	movs	r1, #4
 80030c6:	482f      	ldr	r0, [pc, #188]	; (8003184 <writeKeybitPacket+0x1ec>)
 80030c8:	f003 f88a 	bl	80061e0 <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 80030cc:	f7fd ff00 	bl	8000ed0 <ADF_set_Tx_mode>
}
 80030d0:	e052      	b.n	8003178 <writeKeybitPacket+0x1e0>
	else if(keybit_type == packet_type_keybit_CRC_ok){
 80030d2:	22a0      	movs	r2, #160	; 0xa0
 80030d4:	78fb      	ldrb	r3, [r7, #3]
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d125      	bne.n	8003126 <writeKeybitPacket+0x18e>
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_CRC_ok, dest_ID = ptrdev->ID , source_ID};
 80030da:	2310      	movs	r3, #16
 80030dc:	753b      	strb	r3, [r7, #20]
 80030de:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80030e2:	757b      	strb	r3, [r7, #21]
 80030e4:	23a0      	movs	r3, #160	; 0xa0
 80030e6:	75bb      	strb	r3, [r7, #22]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	781a      	ldrb	r2, [r3, #0]
 80030ec:	4b24      	ldr	r3, [pc, #144]	; (8003180 <writeKeybitPacket+0x1e8>)
 80030ee:	701a      	strb	r2, [r3, #0]
 80030f0:	4b23      	ldr	r3, [pc, #140]	; (8003180 <writeKeybitPacket+0x1e8>)
 80030f2:	781b      	ldrb	r3, [r3, #0]
 80030f4:	75fb      	strb	r3, [r7, #23]
 80030f6:	2301      	movs	r3, #1
 80030f8:	763b      	strb	r3, [r7, #24]
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80030fa:	2200      	movs	r2, #0
 80030fc:	2104      	movs	r1, #4
 80030fe:	4821      	ldr	r0, [pc, #132]	; (8003184 <writeKeybitPacket+0x1ec>)
 8003100:	f003 f86e 	bl	80061e0 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
 8003104:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003108:	b29a      	uxth	r2, r3
 800310a:	f107 0314 	add.w	r3, r7, #20
 800310e:	4619      	mov	r1, r3
 8003110:	481d      	ldr	r0, [pc, #116]	; (8003188 <writeKeybitPacket+0x1f0>)
 8003112:	f008 f851 	bl	800b1b8 <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003116:	2201      	movs	r2, #1
 8003118:	2104      	movs	r1, #4
 800311a:	481a      	ldr	r0, [pc, #104]	; (8003184 <writeKeybitPacket+0x1ec>)
 800311c:	f003 f860 	bl	80061e0 <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 8003120:	f7fd fed6 	bl	8000ed0 <ADF_set_Tx_mode>
}
 8003124:	e028      	b.n	8003178 <writeKeybitPacket+0x1e0>
	else if(keybit_type == packet_type_reply){
 8003126:	220f      	movs	r2, #15
 8003128:	78fb      	ldrb	r3, [r7, #3]
 800312a:	4293      	cmp	r3, r2
 800312c:	d124      	bne.n	8003178 <writeKeybitPacket+0x1e0>
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_CRC_ok, dest_ID = ptrdev->ID , source_ID};
 800312e:	2310      	movs	r3, #16
 8003130:	733b      	strb	r3, [r7, #12]
 8003132:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003136:	737b      	strb	r3, [r7, #13]
 8003138:	23a0      	movs	r3, #160	; 0xa0
 800313a:	73bb      	strb	r3, [r7, #14]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	781a      	ldrb	r2, [r3, #0]
 8003140:	4b0f      	ldr	r3, [pc, #60]	; (8003180 <writeKeybitPacket+0x1e8>)
 8003142:	701a      	strb	r2, [r3, #0]
 8003144:	4b0e      	ldr	r3, [pc, #56]	; (8003180 <writeKeybitPacket+0x1e8>)
 8003146:	781b      	ldrb	r3, [r3, #0]
 8003148:	73fb      	strb	r3, [r7, #15]
 800314a:	2301      	movs	r3, #1
 800314c:	743b      	strb	r3, [r7, #16]
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 800314e:	2200      	movs	r2, #0
 8003150:	2104      	movs	r1, #4
 8003152:	480c      	ldr	r0, [pc, #48]	; (8003184 <writeKeybitPacket+0x1ec>)
 8003154:	f003 f844 	bl	80061e0 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
 8003158:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800315c:	b29a      	uxth	r2, r3
 800315e:	f107 030c 	add.w	r3, r7, #12
 8003162:	4619      	mov	r1, r3
 8003164:	4808      	ldr	r0, [pc, #32]	; (8003188 <writeKeybitPacket+0x1f0>)
 8003166:	f008 f827 	bl	800b1b8 <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800316a:	2201      	movs	r2, #1
 800316c:	2104      	movs	r1, #4
 800316e:	4805      	ldr	r0, [pc, #20]	; (8003184 <writeKeybitPacket+0x1ec>)
 8003170:	f003 f836 	bl	80061e0 <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 8003174:	f7fd feac 	bl	8000ed0 <ADF_set_Tx_mode>
}
 8003178:	bf00      	nop
 800317a:	3738      	adds	r7, #56	; 0x38
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}
 8003180:	20000041 	.word	0x20000041
 8003184:	40020000 	.word	0x40020000
 8003188:	200009c4 	.word	0x200009c4

0800318c <playAudio>:

void playAudio(){
 800318c:	b580      	push	{r7, lr}
 800318e:	b082      	sub	sp, #8
 8003190:	af00      	add	r7, sp, #0
	uint16_t sample;
	uint8_t cbuf_ret = 0;
 8003192:	2300      	movs	r3, #0
 8003194:	71fb      	strb	r3, [r7, #7]
	cbuf_size = circular_buf_size(audio_buffer_handle_t);
 8003196:	4b10      	ldr	r3, [pc, #64]	; (80031d8 <playAudio+0x4c>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4618      	mov	r0, r3
 800319c:	f7fe f822 	bl	80011e4 <circular_buf_size>
 80031a0:	4603      	mov	r3, r0
 80031a2:	b29a      	uxth	r2, r3
 80031a4:	4b0d      	ldr	r3, [pc, #52]	; (80031dc <playAudio+0x50>)
 80031a6:	801a      	strh	r2, [r3, #0]
	// Check if circular buffer is filled with samples
	if(cbuf_size){
 80031a8:	4b0c      	ldr	r3, [pc, #48]	; (80031dc <playAudio+0x50>)
 80031aa:	881b      	ldrh	r3, [r3, #0]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d00e      	beq.n	80031ce <playAudio+0x42>
		cbuf_ret = circular_buf_get(audio_buffer_handle_t, &sample);
 80031b0:	4b09      	ldr	r3, [pc, #36]	; (80031d8 <playAudio+0x4c>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	1d3a      	adds	r2, r7, #4
 80031b6:	4611      	mov	r1, r2
 80031b8:	4618      	mov	r0, r3
 80031ba:	f7fe f873 	bl	80012a4 <circular_buf_get>
 80031be:	4603      	mov	r3, r0
 80031c0:	71fb      	strb	r3, [r7, #7]
		HAL_DAC_SetValue(&hdac, DAC1_CHANNEL_1, DAC_ALIGN_8B_R, sample);
 80031c2:	88bb      	ldrh	r3, [r7, #4]
 80031c4:	2208      	movs	r2, #8
 80031c6:	2100      	movs	r1, #0
 80031c8:	4805      	ldr	r0, [pc, #20]	; (80031e0 <playAudio+0x54>)
 80031ca:	f002 fdf6 	bl	8005dba <HAL_DAC_SetValue>
	}
}
 80031ce:	bf00      	nop
 80031d0:	3708      	adds	r7, #8
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	bf00      	nop
 80031d8:	20000750 	.word	0x20000750
 80031dc:	20000280 	.word	0x20000280
 80031e0:	200008a4 	.word	0x200008a4

080031e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80031e4:	b480      	push	{r7}
 80031e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80031e8:	b672      	cpsid	i
}
 80031ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80031ec:	e7fe      	b.n	80031ec <Error_Handler+0x8>
	...

080031f0 <SSD1306_Init>:
            if(byte & 0x80) SSD1306_DrawPixel(x+i, y, color);
        }
    }
}

uint8_t SSD1306_Init(void) {
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b082      	sub	sp, #8
 80031f4:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 80031f6:	f000 fa25 	bl	8003644 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 80031fa:	f644 6320 	movw	r3, #20000	; 0x4e20
 80031fe:	2201      	movs	r2, #1
 8003200:	2178      	movs	r1, #120	; 0x78
 8003202:	4856      	ldr	r0, [pc, #344]	; (800335c <SSD1306_Init+0x16c>)
 8003204:	f003 fa60 	bl	80066c8 <HAL_I2C_IsDeviceReady>
 8003208:	4603      	mov	r3, r0
 800320a:	2b00      	cmp	r3, #0
 800320c:	d001      	beq.n	8003212 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 800320e:	2300      	movs	r3, #0
 8003210:	e09f      	b.n	8003352 <SSD1306_Init+0x162>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 8003212:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8003216:	607b      	str	r3, [r7, #4]
	while(p>0)
 8003218:	e002      	b.n	8003220 <SSD1306_Init+0x30>
		p--;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	3b01      	subs	r3, #1
 800321e:	607b      	str	r3, [r7, #4]
	while(p>0)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d1f9      	bne.n	800321a <SSD1306_Init+0x2a>
	
	/* Init LCD same as Arduino code*/
	SSD1306_WRITECOMMAND(0xAE); //display off
 8003226:	22ae      	movs	r2, #174	; 0xae
 8003228:	2100      	movs	r1, #0
 800322a:	2078      	movs	r0, #120	; 0x78
 800322c:	f000 fa20 	bl	8003670 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8003230:	22d5      	movs	r2, #213	; 0xd5
 8003232:	2100      	movs	r1, #0
 8003234:	2078      	movs	r0, #120	; 0x78
 8003236:	f000 fa1b 	bl	8003670 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio (Standard 0x80)
 800323a:	22f0      	movs	r2, #240	; 0xf0
 800323c:	2100      	movs	r1, #0
 800323e:	2078      	movs	r0, #120	; 0x78
 8003240:	f000 fa16 	bl	8003670 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8003244:	22a8      	movs	r2, #168	; 0xa8
 8003246:	2100      	movs	r1, #0
 8003248:	2078      	movs	r0, #120	; 0x78
 800324a:	f000 fa11 	bl	8003670 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F);
 800324e:	223f      	movs	r2, #63	; 0x3f
 8003250:	2100      	movs	r1, #0
 8003252:	2078      	movs	r0, #120	; 0x78
 8003254:	f000 fa0c 	bl	8003670 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8003258:	22d3      	movs	r2, #211	; 0xd3
 800325a:	2100      	movs	r1, #0
 800325c:	2078      	movs	r0, #120	; 0x78
 800325e:	f000 fa07 	bl	8003670 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8003262:	2200      	movs	r2, #0
 8003264:	2100      	movs	r1, #0
 8003266:	2078      	movs	r0, #120	; 0x78
 8003268:	f000 fa02 	bl	8003670 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 800326c:	2240      	movs	r2, #64	; 0x40
 800326e:	2100      	movs	r1, #0
 8003270:	2078      	movs	r0, #120	; 0x78
 8003272:	f000 f9fd 	bl	8003670 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8003276:	228d      	movs	r2, #141	; 0x8d
 8003278:	2100      	movs	r1, #0
 800327a:	2078      	movs	r0, #120	; 0x78
 800327c:	f000 f9f8 	bl	8003670 <ssd1306_I2C_Write>
	
	SSD1306_WRITECOMMAND(0x14);
 8003280:	2214      	movs	r2, #20
 8003282:	2100      	movs	r1, #0
 8003284:	2078      	movs	r0, #120	; 0x78
 8003286:	f000 f9f3 	bl	8003670 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 800328a:	2220      	movs	r2, #32
 800328c:	2100      	movs	r1, #0
 800328e:	2078      	movs	r0, #120	; 0x78
 8003290:	f000 f9ee 	bl	8003670 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8003294:	2200      	movs	r2, #0
 8003296:	2100      	movs	r1, #0
 8003298:	2078      	movs	r0, #120	; 0x78
 800329a:	f000 f9e9 	bl	8003670 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB1);
 800329e:	22b1      	movs	r2, #177	; 0xb1
 80032a0:	2100      	movs	r1, #0
 80032a2:	2078      	movs	r0, #120	; 0x78
 80032a4:	f000 f9e4 	bl	8003670 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 80032a8:	22c8      	movs	r2, #200	; 0xc8
 80032aa:	2100      	movs	r1, #0
 80032ac:	2078      	movs	r0, #120	; 0x78
 80032ae:	f000 f9df 	bl	8003670 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 80032b2:	22da      	movs	r2, #218	; 0xda
 80032b4:	2100      	movs	r1, #0
 80032b6:	2078      	movs	r0, #120	; 0x78
 80032b8:	f000 f9da 	bl	8003670 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 80032bc:	2212      	movs	r2, #18
 80032be:	2100      	movs	r1, #0
 80032c0:	2078      	movs	r0, #120	; 0x78
 80032c2:	f000 f9d5 	bl	8003670 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80032c6:	2281      	movs	r2, #129	; 0x81
 80032c8:	2100      	movs	r1, #0
 80032ca:	2078      	movs	r0, #120	; 0x78
 80032cc:	f000 f9d0 	bl	8003670 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xCF);
 80032d0:	22cf      	movs	r2, #207	; 0xcf
 80032d2:	2100      	movs	r1, #0
 80032d4:	2078      	movs	r0, #120	; 0x78
 80032d6:	f000 f9cb 	bl	8003670 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 80032da:	22d9      	movs	r2, #217	; 0xd9
 80032dc:	2100      	movs	r1, #0
 80032de:	2078      	movs	r0, #120	; 0x78
 80032e0:	f000 f9c6 	bl	8003670 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF1);
 80032e4:	22f1      	movs	r2, #241	; 0xf1
 80032e6:	2100      	movs	r1, #0
 80032e8:	2078      	movs	r0, #120	; 0x78
 80032ea:	f000 f9c1 	bl	8003670 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 80032ee:	22db      	movs	r2, #219	; 0xdb
 80032f0:	2100      	movs	r1, #0
 80032f2:	2078      	movs	r0, #120	; 0x78
 80032f4:	f000 f9bc 	bl	8003670 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40);
 80032f8:	2240      	movs	r2, #64	; 0x40
 80032fa:	2100      	movs	r1, #0
 80032fc:	2078      	movs	r0, #120	; 0x78
 80032fe:	f000 f9b7 	bl	8003670 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8003302:	22a4      	movs	r2, #164	; 0xa4
 8003304:	2100      	movs	r1, #0
 8003306:	2078      	movs	r0, #120	; 0x78
 8003308:	f000 f9b2 	bl	8003670 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 800330c:	22a6      	movs	r2, #166	; 0xa6
 800330e:	2100      	movs	r1, #0
 8003310:	2078      	movs	r0, #120	; 0x78
 8003312:	f000 f9ad 	bl	8003670 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x2E);
 8003316:	222e      	movs	r2, #46	; 0x2e
 8003318:	2100      	movs	r1, #0
 800331a:	2078      	movs	r0, #120	; 0x78
 800331c:	f000 f9a8 	bl	8003670 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xA1);
 8003320:	22a1      	movs	r2, #161	; 0xa1
 8003322:	2100      	movs	r1, #0
 8003324:	2078      	movs	r0, #120	; 0x78
 8003326:	f000 f9a3 	bl	8003670 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 800332a:	22af      	movs	r2, #175	; 0xaf
 800332c:	2100      	movs	r1, #0
 800332e:	2078      	movs	r0, #120	; 0x78
 8003330:	f000 f99e 	bl	8003670 <ssd1306_I2C_Write>




	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8003334:	2000      	movs	r0, #0
 8003336:	f000 f851 	bl	80033dc <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 800333a:	f000 f813 	bl	8003364 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 800333e:	4b08      	ldr	r3, [pc, #32]	; (8003360 <SSD1306_Init+0x170>)
 8003340:	2200      	movs	r2, #0
 8003342:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8003344:	4b06      	ldr	r3, [pc, #24]	; (8003360 <SSD1306_Init+0x170>)
 8003346:	2200      	movs	r2, #0
 8003348:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 800334a:	4b05      	ldr	r3, [pc, #20]	; (8003360 <SSD1306_Init+0x170>)
 800334c:	2201      	movs	r2, #1
 800334e:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8003350:	2301      	movs	r3, #1
}
 8003352:	4618      	mov	r0, r3
 8003354:	3708      	adds	r7, #8
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}
 800335a:	bf00      	nop
 800335c:	200006f8 	.word	0x200006f8
 8003360:	20000684 	.word	0x20000684

08003364 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8003364:	b580      	push	{r7, lr}
 8003366:	b082      	sub	sp, #8
 8003368:	af00      	add	r7, sp, #0
	/* Test (Werkt!)*/
	SSD1306_WRITECOMMAND(0x22);
 800336a:	2222      	movs	r2, #34	; 0x22
 800336c:	2100      	movs	r1, #0
 800336e:	2078      	movs	r0, #120	; 0x78
 8003370:	f000 f97e 	bl	8003670 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00);
 8003374:	2200      	movs	r2, #0
 8003376:	2100      	movs	r1, #0
 8003378:	2078      	movs	r0, #120	; 0x78
 800337a:	f000 f979 	bl	8003670 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 800337e:	22ff      	movs	r2, #255	; 0xff
 8003380:	2100      	movs	r1, #0
 8003382:	2078      	movs	r0, #120	; 0x78
 8003384:	f000 f974 	bl	8003670 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0x21);
 8003388:	2221      	movs	r2, #33	; 0x21
 800338a:	2100      	movs	r1, #0
 800338c:	2078      	movs	r0, #120	; 0x78
 800338e:	f000 f96f 	bl	8003670 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00);
 8003392:	2200      	movs	r2, #0
 8003394:	2100      	movs	r1, #0
 8003396:	2078      	movs	r0, #120	; 0x78
 8003398:	f000 f96a 	bl	8003670 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x7F);
 800339c:	227f      	movs	r2, #127	; 0x7f
 800339e:	2100      	movs	r1, #0
 80033a0:	2078      	movs	r0, #120	; 0x78
 80033a2:	f000 f965 	bl	8003670 <ssd1306_I2C_Write>
	
	uint16_t count = SSD1306_WIDTH * ((SSD1306_HEIGHT + 7) / 8);
 80033a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80033aa:	80fb      	strh	r3, [r7, #6]
	uint8_t *ptr = SSD1306_Buffer;
 80033ac:	4b0a      	ldr	r3, [pc, #40]	; (80033d8 <SSD1306_UpdateScreen+0x74>)
 80033ae:	603b      	str	r3, [r7, #0]

	while(count--){
 80033b0:	e008      	b.n	80033c4 <SSD1306_UpdateScreen+0x60>
		SSD1306_WRITEDATA(*ptr++);
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	1c5a      	adds	r2, r3, #1
 80033b6:	603a      	str	r2, [r7, #0]
 80033b8:	781b      	ldrb	r3, [r3, #0]
 80033ba:	461a      	mov	r2, r3
 80033bc:	2140      	movs	r1, #64	; 0x40
 80033be:	2078      	movs	r0, #120	; 0x78
 80033c0:	f000 f956 	bl	8003670 <ssd1306_I2C_Write>
	while(count--){
 80033c4:	88fb      	ldrh	r3, [r7, #6]
 80033c6:	1e5a      	subs	r2, r3, #1
 80033c8:	80fa      	strh	r2, [r7, #6]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d1f1      	bne.n	80033b2 <SSD1306_UpdateScreen+0x4e>
	}
}
 80033ce:	bf00      	nop
 80033d0:	bf00      	nop
 80033d2:	3708      	adds	r7, #8
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bd80      	pop	{r7, pc}
 80033d8:	20000284 	.word	0x20000284

080033dc <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 80033dc:	b580      	push	{r7, lr}
 80033de:	b082      	sub	sp, #8
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	4603      	mov	r3, r0
 80033e4:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80033e6:	79fb      	ldrb	r3, [r7, #7]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d101      	bne.n	80033f0 <SSD1306_Fill+0x14>
 80033ec:	2300      	movs	r3, #0
 80033ee:	e000      	b.n	80033f2 <SSD1306_Fill+0x16>
 80033f0:	23ff      	movs	r3, #255	; 0xff
 80033f2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80033f6:	4619      	mov	r1, r3
 80033f8:	4803      	ldr	r0, [pc, #12]	; (8003408 <SSD1306_Fill+0x2c>)
 80033fa:	f00d ff57 	bl	80112ac <memset>
}
 80033fe:	bf00      	nop
 8003400:	3708      	adds	r7, #8
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
 8003406:	bf00      	nop
 8003408:	20000284 	.word	0x20000284

0800340c <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 800340c:	b480      	push	{r7}
 800340e:	b083      	sub	sp, #12
 8003410:	af00      	add	r7, sp, #0
 8003412:	4603      	mov	r3, r0
 8003414:	80fb      	strh	r3, [r7, #6]
 8003416:	460b      	mov	r3, r1
 8003418:	80bb      	strh	r3, [r7, #4]
 800341a:	4613      	mov	r3, r2
 800341c:	70fb      	strb	r3, [r7, #3]
	if (
 800341e:	88fb      	ldrh	r3, [r7, #6]
 8003420:	2b7f      	cmp	r3, #127	; 0x7f
 8003422:	d848      	bhi.n	80034b6 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8003424:	88bb      	ldrh	r3, [r7, #4]
 8003426:	2b3f      	cmp	r3, #63	; 0x3f
 8003428:	d845      	bhi.n	80034b6 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 800342a:	4b26      	ldr	r3, [pc, #152]	; (80034c4 <SSD1306_DrawPixel+0xb8>)
 800342c:	791b      	ldrb	r3, [r3, #4]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d006      	beq.n	8003440 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8003432:	78fb      	ldrb	r3, [r7, #3]
 8003434:	2b00      	cmp	r3, #0
 8003436:	bf0c      	ite	eq
 8003438:	2301      	moveq	r3, #1
 800343a:	2300      	movne	r3, #0
 800343c:	b2db      	uxtb	r3, r3
 800343e:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8003440:	78fb      	ldrb	r3, [r7, #3]
 8003442:	2b01      	cmp	r3, #1
 8003444:	d11a      	bne.n	800347c <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8003446:	88fa      	ldrh	r2, [r7, #6]
 8003448:	88bb      	ldrh	r3, [r7, #4]
 800344a:	08db      	lsrs	r3, r3, #3
 800344c:	b298      	uxth	r0, r3
 800344e:	4603      	mov	r3, r0
 8003450:	01db      	lsls	r3, r3, #7
 8003452:	4413      	add	r3, r2
 8003454:	4a1c      	ldr	r2, [pc, #112]	; (80034c8 <SSD1306_DrawPixel+0xbc>)
 8003456:	5cd3      	ldrb	r3, [r2, r3]
 8003458:	b25a      	sxtb	r2, r3
 800345a:	88bb      	ldrh	r3, [r7, #4]
 800345c:	f003 0307 	and.w	r3, r3, #7
 8003460:	2101      	movs	r1, #1
 8003462:	fa01 f303 	lsl.w	r3, r1, r3
 8003466:	b25b      	sxtb	r3, r3
 8003468:	4313      	orrs	r3, r2
 800346a:	b259      	sxtb	r1, r3
 800346c:	88fa      	ldrh	r2, [r7, #6]
 800346e:	4603      	mov	r3, r0
 8003470:	01db      	lsls	r3, r3, #7
 8003472:	4413      	add	r3, r2
 8003474:	b2c9      	uxtb	r1, r1
 8003476:	4a14      	ldr	r2, [pc, #80]	; (80034c8 <SSD1306_DrawPixel+0xbc>)
 8003478:	54d1      	strb	r1, [r2, r3]
 800347a:	e01d      	b.n	80034b8 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800347c:	88fa      	ldrh	r2, [r7, #6]
 800347e:	88bb      	ldrh	r3, [r7, #4]
 8003480:	08db      	lsrs	r3, r3, #3
 8003482:	b298      	uxth	r0, r3
 8003484:	4603      	mov	r3, r0
 8003486:	01db      	lsls	r3, r3, #7
 8003488:	4413      	add	r3, r2
 800348a:	4a0f      	ldr	r2, [pc, #60]	; (80034c8 <SSD1306_DrawPixel+0xbc>)
 800348c:	5cd3      	ldrb	r3, [r2, r3]
 800348e:	b25a      	sxtb	r2, r3
 8003490:	88bb      	ldrh	r3, [r7, #4]
 8003492:	f003 0307 	and.w	r3, r3, #7
 8003496:	2101      	movs	r1, #1
 8003498:	fa01 f303 	lsl.w	r3, r1, r3
 800349c:	b25b      	sxtb	r3, r3
 800349e:	43db      	mvns	r3, r3
 80034a0:	b25b      	sxtb	r3, r3
 80034a2:	4013      	ands	r3, r2
 80034a4:	b259      	sxtb	r1, r3
 80034a6:	88fa      	ldrh	r2, [r7, #6]
 80034a8:	4603      	mov	r3, r0
 80034aa:	01db      	lsls	r3, r3, #7
 80034ac:	4413      	add	r3, r2
 80034ae:	b2c9      	uxtb	r1, r1
 80034b0:	4a05      	ldr	r2, [pc, #20]	; (80034c8 <SSD1306_DrawPixel+0xbc>)
 80034b2:	54d1      	strb	r1, [r2, r3]
 80034b4:	e000      	b.n	80034b8 <SSD1306_DrawPixel+0xac>
		return;
 80034b6:	bf00      	nop
	}
}
 80034b8:	370c      	adds	r7, #12
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr
 80034c2:	bf00      	nop
 80034c4:	20000684 	.word	0x20000684
 80034c8:	20000284 	.word	0x20000284

080034cc <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 80034cc:	b480      	push	{r7}
 80034ce:	b083      	sub	sp, #12
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	4603      	mov	r3, r0
 80034d4:	460a      	mov	r2, r1
 80034d6:	80fb      	strh	r3, [r7, #6]
 80034d8:	4613      	mov	r3, r2
 80034da:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 80034dc:	4a05      	ldr	r2, [pc, #20]	; (80034f4 <SSD1306_GotoXY+0x28>)
 80034de:	88fb      	ldrh	r3, [r7, #6]
 80034e0:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 80034e2:	4a04      	ldr	r2, [pc, #16]	; (80034f4 <SSD1306_GotoXY+0x28>)
 80034e4:	88bb      	ldrh	r3, [r7, #4]
 80034e6:	8053      	strh	r3, [r2, #2]
}
 80034e8:	bf00      	nop
 80034ea:	370c      	adds	r7, #12
 80034ec:	46bd      	mov	sp, r7
 80034ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f2:	4770      	bx	lr
 80034f4:	20000684 	.word	0x20000684

080034f8 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b086      	sub	sp, #24
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	4603      	mov	r3, r0
 8003500:	6039      	str	r1, [r7, #0]
 8003502:	71fb      	strb	r3, [r7, #7]
 8003504:	4613      	mov	r3, r2
 8003506:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8003508:	4b3a      	ldr	r3, [pc, #232]	; (80035f4 <SSD1306_Putc+0xfc>)
 800350a:	881b      	ldrh	r3, [r3, #0]
 800350c:	461a      	mov	r2, r3
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	781b      	ldrb	r3, [r3, #0]
 8003512:	4413      	add	r3, r2
	if (
 8003514:	2b7f      	cmp	r3, #127	; 0x7f
 8003516:	dc07      	bgt.n	8003528 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8003518:	4b36      	ldr	r3, [pc, #216]	; (80035f4 <SSD1306_Putc+0xfc>)
 800351a:	885b      	ldrh	r3, [r3, #2]
 800351c:	461a      	mov	r2, r3
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	785b      	ldrb	r3, [r3, #1]
 8003522:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8003524:	2b3f      	cmp	r3, #63	; 0x3f
 8003526:	dd01      	ble.n	800352c <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8003528:	2300      	movs	r3, #0
 800352a:	e05e      	b.n	80035ea <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 800352c:	2300      	movs	r3, #0
 800352e:	617b      	str	r3, [r7, #20]
 8003530:	e04b      	b.n	80035ca <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	685a      	ldr	r2, [r3, #4]
 8003536:	79fb      	ldrb	r3, [r7, #7]
 8003538:	3b20      	subs	r3, #32
 800353a:	6839      	ldr	r1, [r7, #0]
 800353c:	7849      	ldrb	r1, [r1, #1]
 800353e:	fb01 f303 	mul.w	r3, r1, r3
 8003542:	4619      	mov	r1, r3
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	440b      	add	r3, r1
 8003548:	005b      	lsls	r3, r3, #1
 800354a:	4413      	add	r3, r2
 800354c:	881b      	ldrh	r3, [r3, #0]
 800354e:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8003550:	2300      	movs	r3, #0
 8003552:	613b      	str	r3, [r7, #16]
 8003554:	e030      	b.n	80035b8 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8003556:	68fa      	ldr	r2, [r7, #12]
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	fa02 f303 	lsl.w	r3, r2, r3
 800355e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003562:	2b00      	cmp	r3, #0
 8003564:	d010      	beq.n	8003588 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8003566:	4b23      	ldr	r3, [pc, #140]	; (80035f4 <SSD1306_Putc+0xfc>)
 8003568:	881a      	ldrh	r2, [r3, #0]
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	b29b      	uxth	r3, r3
 800356e:	4413      	add	r3, r2
 8003570:	b298      	uxth	r0, r3
 8003572:	4b20      	ldr	r3, [pc, #128]	; (80035f4 <SSD1306_Putc+0xfc>)
 8003574:	885a      	ldrh	r2, [r3, #2]
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	b29b      	uxth	r3, r3
 800357a:	4413      	add	r3, r2
 800357c:	b29b      	uxth	r3, r3
 800357e:	79ba      	ldrb	r2, [r7, #6]
 8003580:	4619      	mov	r1, r3
 8003582:	f7ff ff43 	bl	800340c <SSD1306_DrawPixel>
 8003586:	e014      	b.n	80035b2 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8003588:	4b1a      	ldr	r3, [pc, #104]	; (80035f4 <SSD1306_Putc+0xfc>)
 800358a:	881a      	ldrh	r2, [r3, #0]
 800358c:	693b      	ldr	r3, [r7, #16]
 800358e:	b29b      	uxth	r3, r3
 8003590:	4413      	add	r3, r2
 8003592:	b298      	uxth	r0, r3
 8003594:	4b17      	ldr	r3, [pc, #92]	; (80035f4 <SSD1306_Putc+0xfc>)
 8003596:	885a      	ldrh	r2, [r3, #2]
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	b29b      	uxth	r3, r3
 800359c:	4413      	add	r3, r2
 800359e:	b299      	uxth	r1, r3
 80035a0:	79bb      	ldrb	r3, [r7, #6]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	bf0c      	ite	eq
 80035a6:	2301      	moveq	r3, #1
 80035a8:	2300      	movne	r3, #0
 80035aa:	b2db      	uxtb	r3, r3
 80035ac:	461a      	mov	r2, r3
 80035ae:	f7ff ff2d 	bl	800340c <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	3301      	adds	r3, #1
 80035b6:	613b      	str	r3, [r7, #16]
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	781b      	ldrb	r3, [r3, #0]
 80035bc:	461a      	mov	r2, r3
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d3c8      	bcc.n	8003556 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	3301      	adds	r3, #1
 80035c8:	617b      	str	r3, [r7, #20]
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	785b      	ldrb	r3, [r3, #1]
 80035ce:	461a      	mov	r2, r3
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d3ad      	bcc.n	8003532 <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 80035d6:	4b07      	ldr	r3, [pc, #28]	; (80035f4 <SSD1306_Putc+0xfc>)
 80035d8:	881a      	ldrh	r2, [r3, #0]
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	781b      	ldrb	r3, [r3, #0]
 80035de:	b29b      	uxth	r3, r3
 80035e0:	4413      	add	r3, r2
 80035e2:	b29a      	uxth	r2, r3
 80035e4:	4b03      	ldr	r3, [pc, #12]	; (80035f4 <SSD1306_Putc+0xfc>)
 80035e6:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 80035e8:	79fb      	ldrb	r3, [r7, #7]
}
 80035ea:	4618      	mov	r0, r3
 80035ec:	3718      	adds	r7, #24
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}
 80035f2:	bf00      	nop
 80035f4:	20000684 	.word	0x20000684

080035f8 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b084      	sub	sp, #16
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	60f8      	str	r0, [r7, #12]
 8003600:	60b9      	str	r1, [r7, #8]
 8003602:	4613      	mov	r3, r2
 8003604:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8003606:	e012      	b.n	800362e <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	781b      	ldrb	r3, [r3, #0]
 800360c:	79fa      	ldrb	r2, [r7, #7]
 800360e:	68b9      	ldr	r1, [r7, #8]
 8003610:	4618      	mov	r0, r3
 8003612:	f7ff ff71 	bl	80034f8 <SSD1306_Putc>
 8003616:	4603      	mov	r3, r0
 8003618:	461a      	mov	r2, r3
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	781b      	ldrb	r3, [r3, #0]
 800361e:	429a      	cmp	r2, r3
 8003620:	d002      	beq.n	8003628 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	781b      	ldrb	r3, [r3, #0]
 8003626:	e008      	b.n	800363a <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	3301      	adds	r3, #1
 800362c:	60fb      	str	r3, [r7, #12]
	while (*str) {
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	781b      	ldrb	r3, [r3, #0]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d1e8      	bne.n	8003608 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	781b      	ldrb	r3, [r3, #0]
}
 800363a:	4618      	mov	r0, r3
 800363c:	3710      	adds	r7, #16
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}
	...

08003644 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8003644:	b480      	push	{r7}
 8003646:	b083      	sub	sp, #12
 8003648:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 800364a:	4b08      	ldr	r3, [pc, #32]	; (800366c <ssd1306_I2C_Init+0x28>)
 800364c:	607b      	str	r3, [r7, #4]
	while(p>0)
 800364e:	e002      	b.n	8003656 <ssd1306_I2C_Init+0x12>
		p--;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	3b01      	subs	r3, #1
 8003654:	607b      	str	r3, [r7, #4]
	while(p>0)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d1f9      	bne.n	8003650 <ssd1306_I2C_Init+0xc>
}
 800365c:	bf00      	nop
 800365e:	bf00      	nop
 8003660:	370c      	adds	r7, #12
 8003662:	46bd      	mov	sp, r7
 8003664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003668:	4770      	bx	lr
 800366a:	bf00      	nop
 800366c:	0003d090 	.word	0x0003d090

08003670 <ssd1306_I2C_Write>:
dt[i+1] = data[i];
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
}


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8003670:	b580      	push	{r7, lr}
 8003672:	b086      	sub	sp, #24
 8003674:	af02      	add	r7, sp, #8
 8003676:	4603      	mov	r3, r0
 8003678:	71fb      	strb	r3, [r7, #7]
 800367a:	460b      	mov	r3, r1
 800367c:	71bb      	strb	r3, [r7, #6]
 800367e:	4613      	mov	r3, r2
 8003680:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8003682:	79bb      	ldrb	r3, [r7, #6]
 8003684:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8003686:	797b      	ldrb	r3, [r7, #5]
 8003688:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 800368a:	79fb      	ldrb	r3, [r7, #7]
 800368c:	b299      	uxth	r1, r3
 800368e:	f107 020c 	add.w	r2, r7, #12
 8003692:	230a      	movs	r3, #10
 8003694:	9300      	str	r3, [sp, #0]
 8003696:	2302      	movs	r3, #2
 8003698:	4803      	ldr	r0, [pc, #12]	; (80036a8 <ssd1306_I2C_Write+0x38>)
 800369a:	f002 ff17 	bl	80064cc <HAL_I2C_Master_Transmit>
}
 800369e:	bf00      	nop
 80036a0:	3710      	adds	r7, #16
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}
 80036a6:	bf00      	nop
 80036a8:	200006f8 	.word	0x200006f8

080036ac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b083      	sub	sp, #12
 80036b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036b2:	2300      	movs	r3, #0
 80036b4:	607b      	str	r3, [r7, #4]
 80036b6:	4b10      	ldr	r3, [pc, #64]	; (80036f8 <HAL_MspInit+0x4c>)
 80036b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ba:	4a0f      	ldr	r2, [pc, #60]	; (80036f8 <HAL_MspInit+0x4c>)
 80036bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80036c0:	6453      	str	r3, [r2, #68]	; 0x44
 80036c2:	4b0d      	ldr	r3, [pc, #52]	; (80036f8 <HAL_MspInit+0x4c>)
 80036c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036ca:	607b      	str	r3, [r7, #4]
 80036cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80036ce:	2300      	movs	r3, #0
 80036d0:	603b      	str	r3, [r7, #0]
 80036d2:	4b09      	ldr	r3, [pc, #36]	; (80036f8 <HAL_MspInit+0x4c>)
 80036d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036d6:	4a08      	ldr	r2, [pc, #32]	; (80036f8 <HAL_MspInit+0x4c>)
 80036d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036dc:	6413      	str	r3, [r2, #64]	; 0x40
 80036de:	4b06      	ldr	r3, [pc, #24]	; (80036f8 <HAL_MspInit+0x4c>)
 80036e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036e6:	603b      	str	r3, [r7, #0]
 80036e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80036ea:	bf00      	nop
 80036ec:	370c      	adds	r7, #12
 80036ee:	46bd      	mov	sp, r7
 80036f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f4:	4770      	bx	lr
 80036f6:	bf00      	nop
 80036f8:	40023800 	.word	0x40023800

080036fc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b08a      	sub	sp, #40	; 0x28
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003704:	f107 0314 	add.w	r3, r7, #20
 8003708:	2200      	movs	r2, #0
 800370a:	601a      	str	r2, [r3, #0]
 800370c:	605a      	str	r2, [r3, #4]
 800370e:	609a      	str	r2, [r3, #8]
 8003710:	60da      	str	r2, [r3, #12]
 8003712:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a1b      	ldr	r2, [pc, #108]	; (8003788 <HAL_ADC_MspInit+0x8c>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d12f      	bne.n	800377e <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800371e:	2300      	movs	r3, #0
 8003720:	613b      	str	r3, [r7, #16]
 8003722:	4b1a      	ldr	r3, [pc, #104]	; (800378c <HAL_ADC_MspInit+0x90>)
 8003724:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003726:	4a19      	ldr	r2, [pc, #100]	; (800378c <HAL_ADC_MspInit+0x90>)
 8003728:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800372c:	6453      	str	r3, [r2, #68]	; 0x44
 800372e:	4b17      	ldr	r3, [pc, #92]	; (800378c <HAL_ADC_MspInit+0x90>)
 8003730:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003732:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003736:	613b      	str	r3, [r7, #16]
 8003738:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800373a:	2300      	movs	r3, #0
 800373c:	60fb      	str	r3, [r7, #12]
 800373e:	4b13      	ldr	r3, [pc, #76]	; (800378c <HAL_ADC_MspInit+0x90>)
 8003740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003742:	4a12      	ldr	r2, [pc, #72]	; (800378c <HAL_ADC_MspInit+0x90>)
 8003744:	f043 0301 	orr.w	r3, r3, #1
 8003748:	6313      	str	r3, [r2, #48]	; 0x30
 800374a:	4b10      	ldr	r3, [pc, #64]	; (800378c <HAL_ADC_MspInit+0x90>)
 800374c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800374e:	f003 0301 	and.w	r3, r3, #1
 8003752:	60fb      	str	r3, [r7, #12]
 8003754:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003756:	2308      	movs	r3, #8
 8003758:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800375a:	2303      	movs	r3, #3
 800375c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800375e:	2300      	movs	r3, #0
 8003760:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003762:	f107 0314 	add.w	r3, r7, #20
 8003766:	4619      	mov	r1, r3
 8003768:	4809      	ldr	r0, [pc, #36]	; (8003790 <HAL_ADC_MspInit+0x94>)
 800376a:	f002 fb85 	bl	8005e78 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800376e:	2200      	movs	r2, #0
 8003770:	2100      	movs	r1, #0
 8003772:	2012      	movs	r0, #18
 8003774:	f001 fb57 	bl	8004e26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8003778:	2012      	movs	r0, #18
 800377a:	f001 fb70 	bl	8004e5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800377e:	bf00      	nop
 8003780:	3728      	adds	r7, #40	; 0x28
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}
 8003786:	bf00      	nop
 8003788:	40012000 	.word	0x40012000
 800378c:	40023800 	.word	0x40023800
 8003790:	40020000 	.word	0x40020000

08003794 <HAL_CRYP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcryp: CRYP handle pointer
* @retval None
*/
void HAL_CRYP_MspInit(CRYP_HandleTypeDef* hcryp)
{
 8003794:	b480      	push	{r7}
 8003796:	b085      	sub	sp, #20
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  if(hcryp->Instance==CRYP)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a0b      	ldr	r2, [pc, #44]	; (80037d0 <HAL_CRYP_MspInit+0x3c>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d10d      	bne.n	80037c2 <HAL_CRYP_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRYP_MspInit 0 */

  /* USER CODE END CRYP_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRYP_CLK_ENABLE();
 80037a6:	2300      	movs	r3, #0
 80037a8:	60fb      	str	r3, [r7, #12]
 80037aa:	4b0a      	ldr	r3, [pc, #40]	; (80037d4 <HAL_CRYP_MspInit+0x40>)
 80037ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037ae:	4a09      	ldr	r2, [pc, #36]	; (80037d4 <HAL_CRYP_MspInit+0x40>)
 80037b0:	f043 0310 	orr.w	r3, r3, #16
 80037b4:	6353      	str	r3, [r2, #52]	; 0x34
 80037b6:	4b07      	ldr	r3, [pc, #28]	; (80037d4 <HAL_CRYP_MspInit+0x40>)
 80037b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037ba:	f003 0310 	and.w	r3, r3, #16
 80037be:	60fb      	str	r3, [r7, #12]
 80037c0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRYP_MspInit 1 */

  /* USER CODE END CRYP_MspInit 1 */
  }

}
 80037c2:	bf00      	nop
 80037c4:	3714      	adds	r7, #20
 80037c6:	46bd      	mov	sp, r7
 80037c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037cc:	4770      	bx	lr
 80037ce:	bf00      	nop
 80037d0:	50060000 	.word	0x50060000
 80037d4:	40023800 	.word	0x40023800

080037d8 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b08a      	sub	sp, #40	; 0x28
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037e0:	f107 0314 	add.w	r3, r7, #20
 80037e4:	2200      	movs	r2, #0
 80037e6:	601a      	str	r2, [r3, #0]
 80037e8:	605a      	str	r2, [r3, #4]
 80037ea:	609a      	str	r2, [r3, #8]
 80037ec:	60da      	str	r2, [r3, #12]
 80037ee:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a1b      	ldr	r2, [pc, #108]	; (8003864 <HAL_DAC_MspInit+0x8c>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d12f      	bne.n	800385a <HAL_DAC_MspInit+0x82>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80037fa:	2300      	movs	r3, #0
 80037fc:	613b      	str	r3, [r7, #16]
 80037fe:	4b1a      	ldr	r3, [pc, #104]	; (8003868 <HAL_DAC_MspInit+0x90>)
 8003800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003802:	4a19      	ldr	r2, [pc, #100]	; (8003868 <HAL_DAC_MspInit+0x90>)
 8003804:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003808:	6413      	str	r3, [r2, #64]	; 0x40
 800380a:	4b17      	ldr	r3, [pc, #92]	; (8003868 <HAL_DAC_MspInit+0x90>)
 800380c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800380e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003812:	613b      	str	r3, [r7, #16]
 8003814:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003816:	2300      	movs	r3, #0
 8003818:	60fb      	str	r3, [r7, #12]
 800381a:	4b13      	ldr	r3, [pc, #76]	; (8003868 <HAL_DAC_MspInit+0x90>)
 800381c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800381e:	4a12      	ldr	r2, [pc, #72]	; (8003868 <HAL_DAC_MspInit+0x90>)
 8003820:	f043 0301 	orr.w	r3, r3, #1
 8003824:	6313      	str	r3, [r2, #48]	; 0x30
 8003826:	4b10      	ldr	r3, [pc, #64]	; (8003868 <HAL_DAC_MspInit+0x90>)
 8003828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800382a:	f003 0301 	and.w	r3, r3, #1
 800382e:	60fb      	str	r3, [r7, #12]
 8003830:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003832:	2310      	movs	r3, #16
 8003834:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003836:	2303      	movs	r3, #3
 8003838:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800383a:	2300      	movs	r3, #0
 800383c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800383e:	f107 0314 	add.w	r3, r7, #20
 8003842:	4619      	mov	r1, r3
 8003844:	4809      	ldr	r0, [pc, #36]	; (800386c <HAL_DAC_MspInit+0x94>)
 8003846:	f002 fb17 	bl	8005e78 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 800384a:	2200      	movs	r2, #0
 800384c:	2101      	movs	r1, #1
 800384e:	2036      	movs	r0, #54	; 0x36
 8003850:	f001 fae9 	bl	8004e26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003854:	2036      	movs	r0, #54	; 0x36
 8003856:	f001 fb02 	bl	8004e5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 800385a:	bf00      	nop
 800385c:	3728      	adds	r7, #40	; 0x28
 800385e:	46bd      	mov	sp, r7
 8003860:	bd80      	pop	{r7, pc}
 8003862:	bf00      	nop
 8003864:	40007400 	.word	0x40007400
 8003868:	40023800 	.word	0x40023800
 800386c:	40020000 	.word	0x40020000

08003870 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b08a      	sub	sp, #40	; 0x28
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003878:	f107 0314 	add.w	r3, r7, #20
 800387c:	2200      	movs	r2, #0
 800387e:	601a      	str	r2, [r3, #0]
 8003880:	605a      	str	r2, [r3, #4]
 8003882:	609a      	str	r2, [r3, #8]
 8003884:	60da      	str	r2, [r3, #12]
 8003886:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a21      	ldr	r2, [pc, #132]	; (8003914 <HAL_I2C_MspInit+0xa4>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d13b      	bne.n	800390a <HAL_I2C_MspInit+0x9a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003892:	2300      	movs	r3, #0
 8003894:	613b      	str	r3, [r7, #16]
 8003896:	4b20      	ldr	r3, [pc, #128]	; (8003918 <HAL_I2C_MspInit+0xa8>)
 8003898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800389a:	4a1f      	ldr	r2, [pc, #124]	; (8003918 <HAL_I2C_MspInit+0xa8>)
 800389c:	f043 0302 	orr.w	r3, r3, #2
 80038a0:	6313      	str	r3, [r2, #48]	; 0x30
 80038a2:	4b1d      	ldr	r3, [pc, #116]	; (8003918 <HAL_I2C_MspInit+0xa8>)
 80038a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038a6:	f003 0302 	and.w	r3, r3, #2
 80038aa:	613b      	str	r3, [r7, #16]
 80038ac:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin;
 80038ae:	23c0      	movs	r3, #192	; 0xc0
 80038b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80038b2:	2312      	movs	r3, #18
 80038b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80038b6:	2301      	movs	r3, #1
 80038b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038ba:	2303      	movs	r3, #3
 80038bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80038be:	2304      	movs	r3, #4
 80038c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038c2:	f107 0314 	add.w	r3, r7, #20
 80038c6:	4619      	mov	r1, r3
 80038c8:	4814      	ldr	r0, [pc, #80]	; (800391c <HAL_I2C_MspInit+0xac>)
 80038ca:	f002 fad5 	bl	8005e78 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80038ce:	2300      	movs	r3, #0
 80038d0:	60fb      	str	r3, [r7, #12]
 80038d2:	4b11      	ldr	r3, [pc, #68]	; (8003918 <HAL_I2C_MspInit+0xa8>)
 80038d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038d6:	4a10      	ldr	r2, [pc, #64]	; (8003918 <HAL_I2C_MspInit+0xa8>)
 80038d8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80038dc:	6413      	str	r3, [r2, #64]	; 0x40
 80038de:	4b0e      	ldr	r3, [pc, #56]	; (8003918 <HAL_I2C_MspInit+0xa8>)
 80038e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038e2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80038e6:	60fb      	str	r3, [r7, #12]
 80038e8:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80038ea:	2200      	movs	r2, #0
 80038ec:	2100      	movs	r1, #0
 80038ee:	201f      	movs	r0, #31
 80038f0:	f001 fa99 	bl	8004e26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80038f4:	201f      	movs	r0, #31
 80038f6:	f001 fab2 	bl	8004e5e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80038fa:	2200      	movs	r2, #0
 80038fc:	2100      	movs	r1, #0
 80038fe:	2020      	movs	r0, #32
 8003900:	f001 fa91 	bl	8004e26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8003904:	2020      	movs	r0, #32
 8003906:	f001 faaa 	bl	8004e5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800390a:	bf00      	nop
 800390c:	3728      	adds	r7, #40	; 0x28
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}
 8003912:	bf00      	nop
 8003914:	40005400 	.word	0x40005400
 8003918:	40023800 	.word	0x40023800
 800391c:	40020400 	.word	0x40020400

08003920 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003920:	b480      	push	{r7}
 8003922:	b083      	sub	sp, #12
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a05      	ldr	r2, [pc, #20]	; (8003944 <HAL_RTC_MspInit+0x24>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d102      	bne.n	8003938 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003932:	4b05      	ldr	r3, [pc, #20]	; (8003948 <HAL_RTC_MspInit+0x28>)
 8003934:	2201      	movs	r2, #1
 8003936:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003938:	bf00      	nop
 800393a:	370c      	adds	r7, #12
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr
 8003944:	40002800 	.word	0x40002800
 8003948:	42470e3c 	.word	0x42470e3c

0800394c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b08c      	sub	sp, #48	; 0x30
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003954:	f107 031c 	add.w	r3, r7, #28
 8003958:	2200      	movs	r2, #0
 800395a:	601a      	str	r2, [r3, #0]
 800395c:	605a      	str	r2, [r3, #4]
 800395e:	609a      	str	r2, [r3, #8]
 8003960:	60da      	str	r2, [r3, #12]
 8003962:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a45      	ldr	r2, [pc, #276]	; (8003a80 <HAL_SPI_MspInit+0x134>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d134      	bne.n	80039d8 <HAL_SPI_MspInit+0x8c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800396e:	2300      	movs	r3, #0
 8003970:	61bb      	str	r3, [r7, #24]
 8003972:	4b44      	ldr	r3, [pc, #272]	; (8003a84 <HAL_SPI_MspInit+0x138>)
 8003974:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003976:	4a43      	ldr	r2, [pc, #268]	; (8003a84 <HAL_SPI_MspInit+0x138>)
 8003978:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800397c:	6453      	str	r3, [r2, #68]	; 0x44
 800397e:	4b41      	ldr	r3, [pc, #260]	; (8003a84 <HAL_SPI_MspInit+0x138>)
 8003980:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003982:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003986:	61bb      	str	r3, [r7, #24]
 8003988:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800398a:	2300      	movs	r3, #0
 800398c:	617b      	str	r3, [r7, #20]
 800398e:	4b3d      	ldr	r3, [pc, #244]	; (8003a84 <HAL_SPI_MspInit+0x138>)
 8003990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003992:	4a3c      	ldr	r2, [pc, #240]	; (8003a84 <HAL_SPI_MspInit+0x138>)
 8003994:	f043 0301 	orr.w	r3, r3, #1
 8003998:	6313      	str	r3, [r2, #48]	; 0x30
 800399a:	4b3a      	ldr	r3, [pc, #232]	; (8003a84 <HAL_SPI_MspInit+0x138>)
 800399c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800399e:	f003 0301 	and.w	r3, r3, #1
 80039a2:	617b      	str	r3, [r7, #20]
 80039a4:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ADF7242_SCK_Pin|ADF7242_MISO_Pin|ADF7242_MOSI_Pin;
 80039a6:	23e0      	movs	r3, #224	; 0xe0
 80039a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039aa:	2302      	movs	r3, #2
 80039ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039ae:	2300      	movs	r3, #0
 80039b0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039b2:	2303      	movs	r3, #3
 80039b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80039b6:	2305      	movs	r3, #5
 80039b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039ba:	f107 031c 	add.w	r3, r7, #28
 80039be:	4619      	mov	r1, r3
 80039c0:	4831      	ldr	r0, [pc, #196]	; (8003a88 <HAL_SPI_MspInit+0x13c>)
 80039c2:	f002 fa59 	bl	8005e78 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80039c6:	2200      	movs	r2, #0
 80039c8:	2100      	movs	r1, #0
 80039ca:	2023      	movs	r0, #35	; 0x23
 80039cc:	f001 fa2b 	bl	8004e26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80039d0:	2023      	movs	r0, #35	; 0x23
 80039d2:	f001 fa44 	bl	8004e5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80039d6:	e04f      	b.n	8003a78 <HAL_SPI_MspInit+0x12c>
  else if(hspi->Instance==SPI2)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a2b      	ldr	r2, [pc, #172]	; (8003a8c <HAL_SPI_MspInit+0x140>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d14a      	bne.n	8003a78 <HAL_SPI_MspInit+0x12c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80039e2:	2300      	movs	r3, #0
 80039e4:	613b      	str	r3, [r7, #16]
 80039e6:	4b27      	ldr	r3, [pc, #156]	; (8003a84 <HAL_SPI_MspInit+0x138>)
 80039e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ea:	4a26      	ldr	r2, [pc, #152]	; (8003a84 <HAL_SPI_MspInit+0x138>)
 80039ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80039f0:	6413      	str	r3, [r2, #64]	; 0x40
 80039f2:	4b24      	ldr	r3, [pc, #144]	; (8003a84 <HAL_SPI_MspInit+0x138>)
 80039f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039fa:	613b      	str	r3, [r7, #16]
 80039fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80039fe:	2300      	movs	r3, #0
 8003a00:	60fb      	str	r3, [r7, #12]
 8003a02:	4b20      	ldr	r3, [pc, #128]	; (8003a84 <HAL_SPI_MspInit+0x138>)
 8003a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a06:	4a1f      	ldr	r2, [pc, #124]	; (8003a84 <HAL_SPI_MspInit+0x138>)
 8003a08:	f043 0304 	orr.w	r3, r3, #4
 8003a0c:	6313      	str	r3, [r2, #48]	; 0x30
 8003a0e:	4b1d      	ldr	r3, [pc, #116]	; (8003a84 <HAL_SPI_MspInit+0x138>)
 8003a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a12:	f003 0304 	and.w	r3, r3, #4
 8003a16:	60fb      	str	r3, [r7, #12]
 8003a18:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	60bb      	str	r3, [r7, #8]
 8003a1e:	4b19      	ldr	r3, [pc, #100]	; (8003a84 <HAL_SPI_MspInit+0x138>)
 8003a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a22:	4a18      	ldr	r2, [pc, #96]	; (8003a84 <HAL_SPI_MspInit+0x138>)
 8003a24:	f043 0302 	orr.w	r3, r3, #2
 8003a28:	6313      	str	r3, [r2, #48]	; 0x30
 8003a2a:	4b16      	ldr	r3, [pc, #88]	; (8003a84 <HAL_SPI_MspInit+0x138>)
 8003a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a2e:	f003 0302 	and.w	r3, r3, #2
 8003a32:	60bb      	str	r3, [r7, #8]
 8003a34:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = DPOT_MOSI_Pin;
 8003a36:	2308      	movs	r3, #8
 8003a38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a3a:	2302      	movs	r3, #2
 8003a3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a42:	2303      	movs	r3, #3
 8003a44:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003a46:	2305      	movs	r3, #5
 8003a48:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DPOT_MOSI_GPIO_Port, &GPIO_InitStruct);
 8003a4a:	f107 031c 	add.w	r3, r7, #28
 8003a4e:	4619      	mov	r1, r3
 8003a50:	480f      	ldr	r0, [pc, #60]	; (8003a90 <HAL_SPI_MspInit+0x144>)
 8003a52:	f002 fa11 	bl	8005e78 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DPOT_SCK_Pin;
 8003a56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a5c:	2302      	movs	r3, #2
 8003a5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a60:	2300      	movs	r3, #0
 8003a62:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a64:	2303      	movs	r3, #3
 8003a66:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003a68:	2305      	movs	r3, #5
 8003a6a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DPOT_SCK_GPIO_Port, &GPIO_InitStruct);
 8003a6c:	f107 031c 	add.w	r3, r7, #28
 8003a70:	4619      	mov	r1, r3
 8003a72:	4808      	ldr	r0, [pc, #32]	; (8003a94 <HAL_SPI_MspInit+0x148>)
 8003a74:	f002 fa00 	bl	8005e78 <HAL_GPIO_Init>
}
 8003a78:	bf00      	nop
 8003a7a:	3730      	adds	r7, #48	; 0x30
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}
 8003a80:	40013000 	.word	0x40013000
 8003a84:	40023800 	.word	0x40023800
 8003a88:	40020000 	.word	0x40020000
 8003a8c:	40003800 	.word	0x40003800
 8003a90:	40020800 	.word	0x40020800
 8003a94:	40020400 	.word	0x40020400

08003a98 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b08a      	sub	sp, #40	; 0x28
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a62      	ldr	r2, [pc, #392]	; (8003c30 <HAL_TIM_Base_MspInit+0x198>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d126      	bne.n	8003af8 <HAL_TIM_Base_MspInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003aaa:	2300      	movs	r3, #0
 8003aac:	627b      	str	r3, [r7, #36]	; 0x24
 8003aae:	4b61      	ldr	r3, [pc, #388]	; (8003c34 <HAL_TIM_Base_MspInit+0x19c>)
 8003ab0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ab2:	4a60      	ldr	r2, [pc, #384]	; (8003c34 <HAL_TIM_Base_MspInit+0x19c>)
 8003ab4:	f043 0301 	orr.w	r3, r3, #1
 8003ab8:	6453      	str	r3, [r2, #68]	; 0x44
 8003aba:	4b5e      	ldr	r3, [pc, #376]	; (8003c34 <HAL_TIM_Base_MspInit+0x19c>)
 8003abc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003abe:	f003 0301 	and.w	r3, r3, #1
 8003ac2:	627b      	str	r3, [r7, #36]	; 0x24
 8003ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	2100      	movs	r1, #0
 8003aca:	2018      	movs	r0, #24
 8003acc:	f001 f9ab 	bl	8004e26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8003ad0:	2018      	movs	r0, #24
 8003ad2:	f001 f9c4 	bl	8004e5e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	2100      	movs	r1, #0
 8003ada:	2019      	movs	r0, #25
 8003adc:	f001 f9a3 	bl	8004e26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003ae0:	2019      	movs	r0, #25
 8003ae2:	f001 f9bc 	bl	8004e5e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 1, 0);
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	2101      	movs	r1, #1
 8003aea:	201a      	movs	r0, #26
 8003aec:	f001 f99b 	bl	8004e26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8003af0:	201a      	movs	r0, #26
 8003af2:	f001 f9b4 	bl	8004e5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8003af6:	e096      	b.n	8003c26 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM2)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b00:	d116      	bne.n	8003b30 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003b02:	2300      	movs	r3, #0
 8003b04:	623b      	str	r3, [r7, #32]
 8003b06:	4b4b      	ldr	r3, [pc, #300]	; (8003c34 <HAL_TIM_Base_MspInit+0x19c>)
 8003b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b0a:	4a4a      	ldr	r2, [pc, #296]	; (8003c34 <HAL_TIM_Base_MspInit+0x19c>)
 8003b0c:	f043 0301 	orr.w	r3, r3, #1
 8003b10:	6413      	str	r3, [r2, #64]	; 0x40
 8003b12:	4b48      	ldr	r3, [pc, #288]	; (8003c34 <HAL_TIM_Base_MspInit+0x19c>)
 8003b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b16:	f003 0301 	and.w	r3, r3, #1
 8003b1a:	623b      	str	r3, [r7, #32]
 8003b1c:	6a3b      	ldr	r3, [r7, #32]
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 8003b1e:	2200      	movs	r2, #0
 8003b20:	2103      	movs	r1, #3
 8003b22:	201c      	movs	r0, #28
 8003b24:	f001 f97f 	bl	8004e26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003b28:	201c      	movs	r0, #28
 8003b2a:	f001 f998 	bl	8004e5e <HAL_NVIC_EnableIRQ>
}
 8003b2e:	e07a      	b.n	8003c26 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM3)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a40      	ldr	r2, [pc, #256]	; (8003c38 <HAL_TIM_Base_MspInit+0x1a0>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d10e      	bne.n	8003b58 <HAL_TIM_Base_MspInit+0xc0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	61fb      	str	r3, [r7, #28]
 8003b3e:	4b3d      	ldr	r3, [pc, #244]	; (8003c34 <HAL_TIM_Base_MspInit+0x19c>)
 8003b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b42:	4a3c      	ldr	r2, [pc, #240]	; (8003c34 <HAL_TIM_Base_MspInit+0x19c>)
 8003b44:	f043 0302 	orr.w	r3, r3, #2
 8003b48:	6413      	str	r3, [r2, #64]	; 0x40
 8003b4a:	4b3a      	ldr	r3, [pc, #232]	; (8003c34 <HAL_TIM_Base_MspInit+0x19c>)
 8003b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b4e:	f003 0302 	and.w	r3, r3, #2
 8003b52:	61fb      	str	r3, [r7, #28]
 8003b54:	69fb      	ldr	r3, [r7, #28]
}
 8003b56:	e066      	b.n	8003c26 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM5)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a37      	ldr	r2, [pc, #220]	; (8003c3c <HAL_TIM_Base_MspInit+0x1a4>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d116      	bne.n	8003b90 <HAL_TIM_Base_MspInit+0xf8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003b62:	2300      	movs	r3, #0
 8003b64:	61bb      	str	r3, [r7, #24]
 8003b66:	4b33      	ldr	r3, [pc, #204]	; (8003c34 <HAL_TIM_Base_MspInit+0x19c>)
 8003b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b6a:	4a32      	ldr	r2, [pc, #200]	; (8003c34 <HAL_TIM_Base_MspInit+0x19c>)
 8003b6c:	f043 0308 	orr.w	r3, r3, #8
 8003b70:	6413      	str	r3, [r2, #64]	; 0x40
 8003b72:	4b30      	ldr	r3, [pc, #192]	; (8003c34 <HAL_TIM_Base_MspInit+0x19c>)
 8003b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b76:	f003 0308 	and.w	r3, r3, #8
 8003b7a:	61bb      	str	r3, [r7, #24]
 8003b7c:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM5_IRQn, 3, 0);
 8003b7e:	2200      	movs	r2, #0
 8003b80:	2103      	movs	r1, #3
 8003b82:	2032      	movs	r0, #50	; 0x32
 8003b84:	f001 f94f 	bl	8004e26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8003b88:	2032      	movs	r0, #50	; 0x32
 8003b8a:	f001 f968 	bl	8004e5e <HAL_NVIC_EnableIRQ>
}
 8003b8e:	e04a      	b.n	8003c26 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM7)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a2a      	ldr	r2, [pc, #168]	; (8003c40 <HAL_TIM_Base_MspInit+0x1a8>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d10e      	bne.n	8003bb8 <HAL_TIM_Base_MspInit+0x120>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	617b      	str	r3, [r7, #20]
 8003b9e:	4b25      	ldr	r3, [pc, #148]	; (8003c34 <HAL_TIM_Base_MspInit+0x19c>)
 8003ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ba2:	4a24      	ldr	r2, [pc, #144]	; (8003c34 <HAL_TIM_Base_MspInit+0x19c>)
 8003ba4:	f043 0320 	orr.w	r3, r3, #32
 8003ba8:	6413      	str	r3, [r2, #64]	; 0x40
 8003baa:	4b22      	ldr	r3, [pc, #136]	; (8003c34 <HAL_TIM_Base_MspInit+0x19c>)
 8003bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bae:	f003 0320 	and.w	r3, r3, #32
 8003bb2:	617b      	str	r3, [r7, #20]
 8003bb4:	697b      	ldr	r3, [r7, #20]
}
 8003bb6:	e036      	b.n	8003c26 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM9)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a21      	ldr	r2, [pc, #132]	; (8003c44 <HAL_TIM_Base_MspInit+0x1ac>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d116      	bne.n	8003bf0 <HAL_TIM_Base_MspInit+0x158>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	613b      	str	r3, [r7, #16]
 8003bc6:	4b1b      	ldr	r3, [pc, #108]	; (8003c34 <HAL_TIM_Base_MspInit+0x19c>)
 8003bc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bca:	4a1a      	ldr	r2, [pc, #104]	; (8003c34 <HAL_TIM_Base_MspInit+0x19c>)
 8003bcc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bd0:	6453      	str	r3, [r2, #68]	; 0x44
 8003bd2:	4b18      	ldr	r3, [pc, #96]	; (8003c34 <HAL_TIM_Base_MspInit+0x19c>)
 8003bd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bd6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bda:	613b      	str	r3, [r7, #16]
 8003bdc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8003bde:	2200      	movs	r2, #0
 8003be0:	2100      	movs	r1, #0
 8003be2:	2018      	movs	r0, #24
 8003be4:	f001 f91f 	bl	8004e26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8003be8:	2018      	movs	r0, #24
 8003bea:	f001 f938 	bl	8004e5e <HAL_NVIC_EnableIRQ>
}
 8003bee:	e01a      	b.n	8003c26 <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM11)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a14      	ldr	r2, [pc, #80]	; (8003c48 <HAL_TIM_Base_MspInit+0x1b0>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d115      	bne.n	8003c26 <HAL_TIM_Base_MspInit+0x18e>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	60fb      	str	r3, [r7, #12]
 8003bfe:	4b0d      	ldr	r3, [pc, #52]	; (8003c34 <HAL_TIM_Base_MspInit+0x19c>)
 8003c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c02:	4a0c      	ldr	r2, [pc, #48]	; (8003c34 <HAL_TIM_Base_MspInit+0x19c>)
 8003c04:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c08:	6453      	str	r3, [r2, #68]	; 0x44
 8003c0a:	4b0a      	ldr	r3, [pc, #40]	; (8003c34 <HAL_TIM_Base_MspInit+0x19c>)
 8003c0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c0e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c12:	60fb      	str	r3, [r7, #12]
 8003c14:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 1, 0);
 8003c16:	2200      	movs	r2, #0
 8003c18:	2101      	movs	r1, #1
 8003c1a:	201a      	movs	r0, #26
 8003c1c:	f001 f903 	bl	8004e26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8003c20:	201a      	movs	r0, #26
 8003c22:	f001 f91c 	bl	8004e5e <HAL_NVIC_EnableIRQ>
}
 8003c26:	bf00      	nop
 8003c28:	3728      	adds	r7, #40	; 0x28
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}
 8003c2e:	bf00      	nop
 8003c30:	40010000 	.word	0x40010000
 8003c34:	40023800 	.word	0x40023800
 8003c38:	40000400 	.word	0x40000400
 8003c3c:	40000c00 	.word	0x40000c00
 8003c40:	40001400 	.word	0x40001400
 8003c44:	40014000 	.word	0x40014000
 8003c48:	40014800 	.word	0x40014800

08003c4c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b08a      	sub	sp, #40	; 0x28
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c54:	f107 0314 	add.w	r3, r7, #20
 8003c58:	2200      	movs	r2, #0
 8003c5a:	601a      	str	r2, [r3, #0]
 8003c5c:	605a      	str	r2, [r3, #4]
 8003c5e:	609a      	str	r2, [r3, #8]
 8003c60:	60da      	str	r2, [r3, #12]
 8003c62:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a25      	ldr	r2, [pc, #148]	; (8003d00 <HAL_TIM_MspPostInit+0xb4>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d11f      	bne.n	8003cae <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c6e:	2300      	movs	r3, #0
 8003c70:	613b      	str	r3, [r7, #16]
 8003c72:	4b24      	ldr	r3, [pc, #144]	; (8003d04 <HAL_TIM_MspPostInit+0xb8>)
 8003c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c76:	4a23      	ldr	r2, [pc, #140]	; (8003d04 <HAL_TIM_MspPostInit+0xb8>)
 8003c78:	f043 0301 	orr.w	r3, r3, #1
 8003c7c:	6313      	str	r3, [r2, #48]	; 0x30
 8003c7e:	4b21      	ldr	r3, [pc, #132]	; (8003d04 <HAL_TIM_MspPostInit+0xb8>)
 8003c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c82:	f003 0301 	and.w	r3, r3, #1
 8003c86:	613b      	str	r3, [r7, #16]
 8003c88:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = LED_RGB_RED_Pin;
 8003c8a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003c8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c90:	2302      	movs	r3, #2
 8003c92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c94:	2300      	movs	r3, #0
 8003c96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c98:	2300      	movs	r3, #0
 8003c9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(LED_RGB_RED_GPIO_Port, &GPIO_InitStruct);
 8003ca0:	f107 0314 	add.w	r3, r7, #20
 8003ca4:	4619      	mov	r1, r3
 8003ca6:	4818      	ldr	r0, [pc, #96]	; (8003d08 <HAL_TIM_MspPostInit+0xbc>)
 8003ca8:	f002 f8e6 	bl	8005e78 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003cac:	e023      	b.n	8003cf6 <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM3)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4a16      	ldr	r2, [pc, #88]	; (8003d0c <HAL_TIM_MspPostInit+0xc0>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d11e      	bne.n	8003cf6 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003cb8:	2300      	movs	r3, #0
 8003cba:	60fb      	str	r3, [r7, #12]
 8003cbc:	4b11      	ldr	r3, [pc, #68]	; (8003d04 <HAL_TIM_MspPostInit+0xb8>)
 8003cbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cc0:	4a10      	ldr	r2, [pc, #64]	; (8003d04 <HAL_TIM_MspPostInit+0xb8>)
 8003cc2:	f043 0304 	orr.w	r3, r3, #4
 8003cc6:	6313      	str	r3, [r2, #48]	; 0x30
 8003cc8:	4b0e      	ldr	r3, [pc, #56]	; (8003d04 <HAL_TIM_MspPostInit+0xb8>)
 8003cca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ccc:	f003 0304 	and.w	r3, r3, #4
 8003cd0:	60fb      	str	r3, [r7, #12]
 8003cd2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED_RGB_BLUE_Pin|LED_RGB_GREEN_Pin;
 8003cd4:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003cd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cda:	2302      	movs	r3, #2
 8003cdc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003ce6:	2302      	movs	r3, #2
 8003ce8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003cea:	f107 0314 	add.w	r3, r7, #20
 8003cee:	4619      	mov	r1, r3
 8003cf0:	4807      	ldr	r0, [pc, #28]	; (8003d10 <HAL_TIM_MspPostInit+0xc4>)
 8003cf2:	f002 f8c1 	bl	8005e78 <HAL_GPIO_Init>
}
 8003cf6:	bf00      	nop
 8003cf8:	3728      	adds	r7, #40	; 0x28
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}
 8003cfe:	bf00      	nop
 8003d00:	40010000 	.word	0x40010000
 8003d04:	40023800 	.word	0x40023800
 8003d08:	40020000 	.word	0x40020000
 8003d0c:	40000400 	.word	0x40000400
 8003d10:	40020800 	.word	0x40020800

08003d14 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b08a      	sub	sp, #40	; 0x28
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d1c:	f107 0314 	add.w	r3, r7, #20
 8003d20:	2200      	movs	r2, #0
 8003d22:	601a      	str	r2, [r3, #0]
 8003d24:	605a      	str	r2, [r3, #4]
 8003d26:	609a      	str	r2, [r3, #8]
 8003d28:	60da      	str	r2, [r3, #12]
 8003d2a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a28      	ldr	r2, [pc, #160]	; (8003dd4 <HAL_UART_MspInit+0xc0>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d14a      	bne.n	8003dcc <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8003d36:	2300      	movs	r3, #0
 8003d38:	613b      	str	r3, [r7, #16]
 8003d3a:	4b27      	ldr	r3, [pc, #156]	; (8003dd8 <HAL_UART_MspInit+0xc4>)
 8003d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d3e:	4a26      	ldr	r2, [pc, #152]	; (8003dd8 <HAL_UART_MspInit+0xc4>)
 8003d40:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003d44:	6413      	str	r3, [r2, #64]	; 0x40
 8003d46:	4b24      	ldr	r3, [pc, #144]	; (8003dd8 <HAL_UART_MspInit+0xc4>)
 8003d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d4a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d4e:	613b      	str	r3, [r7, #16]
 8003d50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003d52:	2300      	movs	r3, #0
 8003d54:	60fb      	str	r3, [r7, #12]
 8003d56:	4b20      	ldr	r3, [pc, #128]	; (8003dd8 <HAL_UART_MspInit+0xc4>)
 8003d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d5a:	4a1f      	ldr	r2, [pc, #124]	; (8003dd8 <HAL_UART_MspInit+0xc4>)
 8003d5c:	f043 0304 	orr.w	r3, r3, #4
 8003d60:	6313      	str	r3, [r2, #48]	; 0x30
 8003d62:	4b1d      	ldr	r3, [pc, #116]	; (8003dd8 <HAL_UART_MspInit+0xc4>)
 8003d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d66:	f003 0304 	and.w	r3, r3, #4
 8003d6a:	60fb      	str	r3, [r7, #12]
 8003d6c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003d6e:	2300      	movs	r3, #0
 8003d70:	60bb      	str	r3, [r7, #8]
 8003d72:	4b19      	ldr	r3, [pc, #100]	; (8003dd8 <HAL_UART_MspInit+0xc4>)
 8003d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d76:	4a18      	ldr	r2, [pc, #96]	; (8003dd8 <HAL_UART_MspInit+0xc4>)
 8003d78:	f043 0308 	orr.w	r3, r3, #8
 8003d7c:	6313      	str	r3, [r2, #48]	; 0x30
 8003d7e:	4b16      	ldr	r3, [pc, #88]	; (8003dd8 <HAL_UART_MspInit+0xc4>)
 8003d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d82:	f003 0308 	and.w	r3, r3, #8
 8003d86:	60bb      	str	r3, [r7, #8]
 8003d88:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003d8a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003d8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d90:	2302      	movs	r3, #2
 8003d92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003d94:	2301      	movs	r3, #1
 8003d96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d98:	2303      	movs	r3, #3
 8003d9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003d9c:	2308      	movs	r3, #8
 8003d9e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003da0:	f107 0314 	add.w	r3, r7, #20
 8003da4:	4619      	mov	r1, r3
 8003da6:	480d      	ldr	r0, [pc, #52]	; (8003ddc <HAL_UART_MspInit+0xc8>)
 8003da8:	f002 f866 	bl	8005e78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003dac:	2304      	movs	r3, #4
 8003dae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003db0:	2302      	movs	r3, #2
 8003db2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003db4:	2301      	movs	r3, #1
 8003db6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003db8:	2303      	movs	r3, #3
 8003dba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003dbc:	2308      	movs	r3, #8
 8003dbe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003dc0:	f107 0314 	add.w	r3, r7, #20
 8003dc4:	4619      	mov	r1, r3
 8003dc6:	4806      	ldr	r0, [pc, #24]	; (8003de0 <HAL_UART_MspInit+0xcc>)
 8003dc8:	f002 f856 	bl	8005e78 <HAL_GPIO_Init>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }

}
 8003dcc:	bf00      	nop
 8003dce:	3728      	adds	r7, #40	; 0x28
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bd80      	pop	{r7, pc}
 8003dd4:	40005000 	.word	0x40005000
 8003dd8:	40023800 	.word	0x40023800
 8003ddc:	40020800 	.word	0x40020800
 8003de0:	40020c00 	.word	0x40020c00

08003de4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8003de8:	f006 fa3e 	bl	800a268 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003dec:	e7fe      	b.n	8003dec <NMI_Handler+0x8>

08003dee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003dee:	b480      	push	{r7}
 8003df0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003df2:	e7fe      	b.n	8003df2 <HardFault_Handler+0x4>

08003df4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003df4:	b480      	push	{r7}
 8003df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003df8:	e7fe      	b.n	8003df8 <MemManage_Handler+0x4>

08003dfa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003dfa:	b480      	push	{r7}
 8003dfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003dfe:	e7fe      	b.n	8003dfe <BusFault_Handler+0x4>

08003e00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003e00:	b480      	push	{r7}
 8003e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003e04:	e7fe      	b.n	8003e04 <UsageFault_Handler+0x4>

08003e06 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003e06:	b480      	push	{r7}
 8003e08:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003e0a:	bf00      	nop
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e12:	4770      	bx	lr

08003e14 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003e14:	b480      	push	{r7}
 8003e16:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003e18:	bf00      	nop
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e20:	4770      	bx	lr

08003e22 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003e22:	b480      	push	{r7}
 8003e24:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003e26:	bf00      	nop
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2e:	4770      	bx	lr

08003e30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003e34:	f000 f9fc 	bl	8004230 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003e38:	bf00      	nop
 8003e3a:	bd80      	pop	{r7, pc}

08003e3c <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8003e40:	2002      	movs	r0, #2
 8003e42:	f002 f9e7 	bl	8006214 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8003e46:	bf00      	nop
 8003e48:	bd80      	pop	{r7, pc}

08003e4a <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8003e4a:	b580      	push	{r7, lr}
 8003e4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8003e4e:	2010      	movs	r0, #16
 8003e50:	f002 f9e0 	bl	8006214 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8003e54:	bf00      	nop
 8003e56:	bd80      	pop	{r7, pc}

08003e58 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003e5c:	4802      	ldr	r0, [pc, #8]	; (8003e68 <ADC_IRQHandler+0x10>)
 8003e5e:	f000 fb7c 	bl	800455a <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8003e62:	bf00      	nop
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	20000818 	.word	0x20000818

08003e6c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8003e70:	2040      	movs	r0, #64	; 0x40
 8003e72:	f002 f9cf 	bl	8006214 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8003e76:	2080      	movs	r0, #128	; 0x80
 8003e78:	f002 f9cc 	bl	8006214 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003e7c:	bf00      	nop
 8003e7e:	bd80      	pop	{r7, pc}

08003e80 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003e84:	4803      	ldr	r0, [pc, #12]	; (8003e94 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 8003e86:	f008 f9cf 	bl	800c228 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 8003e8a:	4803      	ldr	r0, [pc, #12]	; (8003e98 <TIM1_BRK_TIM9_IRQHandler+0x18>)
 8003e8c:	f008 f9cc 	bl	800c228 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8003e90:	bf00      	nop
 8003e92:	bd80      	pop	{r7, pc}
 8003e94:	2000090c 	.word	0x2000090c
 8003e98:	2000094c 	.word	0x2000094c

08003e9c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003ea0:	4802      	ldr	r0, [pc, #8]	; (8003eac <TIM1_UP_TIM10_IRQHandler+0x10>)
 8003ea2:	f008 f9c1 	bl	800c228 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8003ea6:	bf00      	nop
 8003ea8:	bd80      	pop	{r7, pc}
 8003eaa:	bf00      	nop
 8003eac:	2000090c 	.word	0x2000090c

08003eb0 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003eb4:	4803      	ldr	r0, [pc, #12]	; (8003ec4 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8003eb6:	f008 f9b7 	bl	800c228 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8003eba:	4803      	ldr	r0, [pc, #12]	; (8003ec8 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8003ebc:	f008 f9b4 	bl	800c228 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8003ec0:	bf00      	nop
 8003ec2:	bd80      	pop	{r7, pc}
 8003ec4:	2000090c 	.word	0x2000090c
 8003ec8:	20000864 	.word	0x20000864

08003ecc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003ed0:	4802      	ldr	r0, [pc, #8]	; (8003edc <TIM2_IRQHandler+0x10>)
 8003ed2:	f008 f9a9 	bl	800c228 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003ed6:	bf00      	nop
 8003ed8:	bd80      	pop	{r7, pc}
 8003eda:	bf00      	nop
 8003edc:	20000a1c 	.word	0x20000a1c

08003ee0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8003ee4:	4802      	ldr	r0, [pc, #8]	; (8003ef0 <I2C1_EV_IRQHandler+0x10>)
 8003ee6:	f002 fd1d 	bl	8006924 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8003eea:	bf00      	nop
 8003eec:	bd80      	pop	{r7, pc}
 8003eee:	bf00      	nop
 8003ef0:	200006f8 	.word	0x200006f8

08003ef4 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8003ef8:	4802      	ldr	r0, [pc, #8]	; (8003f04 <I2C1_ER_IRQHandler+0x10>)
 8003efa:	f002 fe80 	bl	8006bfe <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8003efe:	bf00      	nop
 8003f00:	bd80      	pop	{r7, pc}
 8003f02:	bf00      	nop
 8003f04:	200006f8 	.word	0x200006f8

08003f08 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8003f0c:	4802      	ldr	r0, [pc, #8]	; (8003f18 <SPI1_IRQHandler+0x10>)
 8003f0e:	f007 faff 	bl	800b510 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8003f12:	bf00      	nop
 8003f14:	bd80      	pop	{r7, pc}
 8003f16:	bf00      	nop
 8003f18:	200009c4 	.word	0x200009c4

08003f1c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8003f20:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003f24:	f002 f976 	bl	8006214 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003f28:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003f2c:	f002 f972 	bl	8006214 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8003f30:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003f34:	f002 f96e 	bl	8006214 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8003f38:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003f3c:	f002 f96a 	bl	8006214 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003f40:	bf00      	nop
 8003f42:	bd80      	pop	{r7, pc}

08003f44 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003f48:	4802      	ldr	r0, [pc, #8]	; (8003f54 <TIM5_IRQHandler+0x10>)
 8003f4a:	f008 f96d 	bl	800c228 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8003f4e:	bf00      	nop
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	bf00      	nop
 8003f54:	20000758 	.word	0x20000758

08003f58 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8003f5c:	4802      	ldr	r0, [pc, #8]	; (8003f68 <TIM6_DAC_IRQHandler+0x10>)
 8003f5e:	f001 fe8b 	bl	8005c78 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003f62:	bf00      	nop
 8003f64:	bd80      	pop	{r7, pc}
 8003f66:	bf00      	nop
 8003f68:	200008a4 	.word	0x200008a4

08003f6c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003f70:	4802      	ldr	r0, [pc, #8]	; (8003f7c <OTG_FS_IRQHandler+0x10>)
 8003f72:	f004 fce5 	bl	8008940 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8003f76:	bf00      	nop
 8003f78:	bd80      	pop	{r7, pc}
 8003f7a:	bf00      	nop
 8003f7c:	20001fe0 	.word	0x20001fe0

08003f80 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003f80:	b480      	push	{r7}
 8003f82:	af00      	add	r7, sp, #0
	return 1;
 8003f84:	2301      	movs	r3, #1
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8e:	4770      	bx	lr

08003f90 <_kill>:

int _kill(int pid, int sig)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b082      	sub	sp, #8
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
 8003f98:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003f9a:	f00d f93b 	bl	8011214 <__errno>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	2216      	movs	r2, #22
 8003fa2:	601a      	str	r2, [r3, #0]
	return -1;
 8003fa4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	3708      	adds	r7, #8
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}

08003fb0 <_exit>:

void _exit (int status)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b082      	sub	sp, #8
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003fb8:	f04f 31ff 	mov.w	r1, #4294967295
 8003fbc:	6878      	ldr	r0, [r7, #4]
 8003fbe:	f7ff ffe7 	bl	8003f90 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003fc2:	e7fe      	b.n	8003fc2 <_exit+0x12>

08003fc4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b086      	sub	sp, #24
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	60f8      	str	r0, [r7, #12]
 8003fcc:	60b9      	str	r1, [r7, #8]
 8003fce:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	617b      	str	r3, [r7, #20]
 8003fd4:	e00a      	b.n	8003fec <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003fd6:	f3af 8000 	nop.w
 8003fda:	4601      	mov	r1, r0
 8003fdc:	68bb      	ldr	r3, [r7, #8]
 8003fde:	1c5a      	adds	r2, r3, #1
 8003fe0:	60ba      	str	r2, [r7, #8]
 8003fe2:	b2ca      	uxtb	r2, r1
 8003fe4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	3301      	adds	r3, #1
 8003fea:	617b      	str	r3, [r7, #20]
 8003fec:	697a      	ldr	r2, [r7, #20]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	dbf0      	blt.n	8003fd6 <_read+0x12>
	}

return len;
 8003ff4:	687b      	ldr	r3, [r7, #4]
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3718      	adds	r7, #24
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}

08003ffe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003ffe:	b580      	push	{r7, lr}
 8004000:	b086      	sub	sp, #24
 8004002:	af00      	add	r7, sp, #0
 8004004:	60f8      	str	r0, [r7, #12]
 8004006:	60b9      	str	r1, [r7, #8]
 8004008:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800400a:	2300      	movs	r3, #0
 800400c:	617b      	str	r3, [r7, #20]
 800400e:	e009      	b.n	8004024 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	1c5a      	adds	r2, r3, #1
 8004014:	60ba      	str	r2, [r7, #8]
 8004016:	781b      	ldrb	r3, [r3, #0]
 8004018:	4618      	mov	r0, r3
 800401a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800401e:	697b      	ldr	r3, [r7, #20]
 8004020:	3301      	adds	r3, #1
 8004022:	617b      	str	r3, [r7, #20]
 8004024:	697a      	ldr	r2, [r7, #20]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	429a      	cmp	r2, r3
 800402a:	dbf1      	blt.n	8004010 <_write+0x12>
	}
	return len;
 800402c:	687b      	ldr	r3, [r7, #4]
}
 800402e:	4618      	mov	r0, r3
 8004030:	3718      	adds	r7, #24
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}

08004036 <_close>:

int _close(int file)
{
 8004036:	b480      	push	{r7}
 8004038:	b083      	sub	sp, #12
 800403a:	af00      	add	r7, sp, #0
 800403c:	6078      	str	r0, [r7, #4]
	return -1;
 800403e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004042:	4618      	mov	r0, r3
 8004044:	370c      	adds	r7, #12
 8004046:	46bd      	mov	sp, r7
 8004048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404c:	4770      	bx	lr

0800404e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800404e:	b480      	push	{r7}
 8004050:	b083      	sub	sp, #12
 8004052:	af00      	add	r7, sp, #0
 8004054:	6078      	str	r0, [r7, #4]
 8004056:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800405e:	605a      	str	r2, [r3, #4]
	return 0;
 8004060:	2300      	movs	r3, #0
}
 8004062:	4618      	mov	r0, r3
 8004064:	370c      	adds	r7, #12
 8004066:	46bd      	mov	sp, r7
 8004068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406c:	4770      	bx	lr

0800406e <_isatty>:

int _isatty(int file)
{
 800406e:	b480      	push	{r7}
 8004070:	b083      	sub	sp, #12
 8004072:	af00      	add	r7, sp, #0
 8004074:	6078      	str	r0, [r7, #4]
	return 1;
 8004076:	2301      	movs	r3, #1
}
 8004078:	4618      	mov	r0, r3
 800407a:	370c      	adds	r7, #12
 800407c:	46bd      	mov	sp, r7
 800407e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004082:	4770      	bx	lr

08004084 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004084:	b480      	push	{r7}
 8004086:	b085      	sub	sp, #20
 8004088:	af00      	add	r7, sp, #0
 800408a:	60f8      	str	r0, [r7, #12]
 800408c:	60b9      	str	r1, [r7, #8]
 800408e:	607a      	str	r2, [r7, #4]
	return 0;
 8004090:	2300      	movs	r3, #0
}
 8004092:	4618      	mov	r0, r3
 8004094:	3714      	adds	r7, #20
 8004096:	46bd      	mov	sp, r7
 8004098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409c:	4770      	bx	lr
	...

080040a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b086      	sub	sp, #24
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80040a8:	4a14      	ldr	r2, [pc, #80]	; (80040fc <_sbrk+0x5c>)
 80040aa:	4b15      	ldr	r3, [pc, #84]	; (8004100 <_sbrk+0x60>)
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80040b0:	697b      	ldr	r3, [r7, #20]
 80040b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80040b4:	4b13      	ldr	r3, [pc, #76]	; (8004104 <_sbrk+0x64>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d102      	bne.n	80040c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80040bc:	4b11      	ldr	r3, [pc, #68]	; (8004104 <_sbrk+0x64>)
 80040be:	4a12      	ldr	r2, [pc, #72]	; (8004108 <_sbrk+0x68>)
 80040c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80040c2:	4b10      	ldr	r3, [pc, #64]	; (8004104 <_sbrk+0x64>)
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	4413      	add	r3, r2
 80040ca:	693a      	ldr	r2, [r7, #16]
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d207      	bcs.n	80040e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80040d0:	f00d f8a0 	bl	8011214 <__errno>
 80040d4:	4603      	mov	r3, r0
 80040d6:	220c      	movs	r2, #12
 80040d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80040da:	f04f 33ff 	mov.w	r3, #4294967295
 80040de:	e009      	b.n	80040f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80040e0:	4b08      	ldr	r3, [pc, #32]	; (8004104 <_sbrk+0x64>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80040e6:	4b07      	ldr	r3, [pc, #28]	; (8004104 <_sbrk+0x64>)
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	4413      	add	r3, r2
 80040ee:	4a05      	ldr	r2, [pc, #20]	; (8004104 <_sbrk+0x64>)
 80040f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80040f2:	68fb      	ldr	r3, [r7, #12]
}
 80040f4:	4618      	mov	r0, r3
 80040f6:	3718      	adds	r7, #24
 80040f8:	46bd      	mov	sp, r7
 80040fa:	bd80      	pop	{r7, pc}
 80040fc:	20020000 	.word	0x20020000
 8004100:	00000400 	.word	0x00000400
 8004104:	2000068c 	.word	0x2000068c
 8004108:	200023f8 	.word	0x200023f8

0800410c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800410c:	b480      	push	{r7}
 800410e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004110:	4b08      	ldr	r3, [pc, #32]	; (8004134 <SystemInit+0x28>)
 8004112:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004116:	4a07      	ldr	r2, [pc, #28]	; (8004134 <SystemInit+0x28>)
 8004118:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800411c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004120:	4b04      	ldr	r3, [pc, #16]	; (8004134 <SystemInit+0x28>)
 8004122:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004126:	609a      	str	r2, [r3, #8]
#endif
}
 8004128:	bf00      	nop
 800412a:	46bd      	mov	sp, r7
 800412c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004130:	4770      	bx	lr
 8004132:	bf00      	nop
 8004134:	e000ed00 	.word	0xe000ed00

08004138 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004138:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004170 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800413c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800413e:	e003      	b.n	8004148 <LoopCopyDataInit>

08004140 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004140:	4b0c      	ldr	r3, [pc, #48]	; (8004174 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004142:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004144:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004146:	3104      	adds	r1, #4

08004148 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004148:	480b      	ldr	r0, [pc, #44]	; (8004178 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800414a:	4b0c      	ldr	r3, [pc, #48]	; (800417c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800414c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800414e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004150:	d3f6      	bcc.n	8004140 <CopyDataInit>
  ldr  r2, =_sbss
 8004152:	4a0b      	ldr	r2, [pc, #44]	; (8004180 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004154:	e002      	b.n	800415c <LoopFillZerobss>

08004156 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004156:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004158:	f842 3b04 	str.w	r3, [r2], #4

0800415c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800415c:	4b09      	ldr	r3, [pc, #36]	; (8004184 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800415e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004160:	d3f9      	bcc.n	8004156 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004162:	f7ff ffd3 	bl	800410c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004166:	f00d f86d 	bl	8011244 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800416a:	f7fd f92f 	bl	80013cc <main>
  bx  lr    
 800416e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004170:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004174:	0801303c 	.word	0x0801303c
  ldr  r0, =_sdata
 8004178:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800417c:	2000024c 	.word	0x2000024c
  ldr  r2, =_sbss
 8004180:	2000024c 	.word	0x2000024c
  ldr  r3, = _ebss
 8004184:	200023f8 	.word	0x200023f8

08004188 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004188:	e7fe      	b.n	8004188 <CAN1_RX0_IRQHandler>
	...

0800418c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004190:	4b0e      	ldr	r3, [pc, #56]	; (80041cc <HAL_Init+0x40>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4a0d      	ldr	r2, [pc, #52]	; (80041cc <HAL_Init+0x40>)
 8004196:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800419a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800419c:	4b0b      	ldr	r3, [pc, #44]	; (80041cc <HAL_Init+0x40>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a0a      	ldr	r2, [pc, #40]	; (80041cc <HAL_Init+0x40>)
 80041a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80041a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80041a8:	4b08      	ldr	r3, [pc, #32]	; (80041cc <HAL_Init+0x40>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a07      	ldr	r2, [pc, #28]	; (80041cc <HAL_Init+0x40>)
 80041ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80041b4:	2003      	movs	r0, #3
 80041b6:	f000 fe2b 	bl	8004e10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80041ba:	2000      	movs	r0, #0
 80041bc:	f000 f808 	bl	80041d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80041c0:	f7ff fa74 	bl	80036ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80041c4:	2300      	movs	r3, #0
}
 80041c6:	4618      	mov	r0, r3
 80041c8:	bd80      	pop	{r7, pc}
 80041ca:	bf00      	nop
 80041cc:	40023c00 	.word	0x40023c00

080041d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b082      	sub	sp, #8
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80041d8:	4b12      	ldr	r3, [pc, #72]	; (8004224 <HAL_InitTick+0x54>)
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	4b12      	ldr	r3, [pc, #72]	; (8004228 <HAL_InitTick+0x58>)
 80041de:	781b      	ldrb	r3, [r3, #0]
 80041e0:	4619      	mov	r1, r3
 80041e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80041e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80041ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80041ee:	4618      	mov	r0, r3
 80041f0:	f000 fe43 	bl	8004e7a <HAL_SYSTICK_Config>
 80041f4:	4603      	mov	r3, r0
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d001      	beq.n	80041fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	e00e      	b.n	800421c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2b0f      	cmp	r3, #15
 8004202:	d80a      	bhi.n	800421a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004204:	2200      	movs	r2, #0
 8004206:	6879      	ldr	r1, [r7, #4]
 8004208:	f04f 30ff 	mov.w	r0, #4294967295
 800420c:	f000 fe0b 	bl	8004e26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004210:	4a06      	ldr	r2, [pc, #24]	; (800422c <HAL_InitTick+0x5c>)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004216:	2300      	movs	r3, #0
 8004218:	e000      	b.n	800421c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800421a:	2301      	movs	r3, #1
}
 800421c:	4618      	mov	r0, r3
 800421e:	3708      	adds	r7, #8
 8004220:	46bd      	mov	sp, r7
 8004222:	bd80      	pop	{r7, pc}
 8004224:	20000068 	.word	0x20000068
 8004228:	20000070 	.word	0x20000070
 800422c:	2000006c 	.word	0x2000006c

08004230 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004230:	b480      	push	{r7}
 8004232:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004234:	4b06      	ldr	r3, [pc, #24]	; (8004250 <HAL_IncTick+0x20>)
 8004236:	781b      	ldrb	r3, [r3, #0]
 8004238:	461a      	mov	r2, r3
 800423a:	4b06      	ldr	r3, [pc, #24]	; (8004254 <HAL_IncTick+0x24>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4413      	add	r3, r2
 8004240:	4a04      	ldr	r2, [pc, #16]	; (8004254 <HAL_IncTick+0x24>)
 8004242:	6013      	str	r3, [r2, #0]
}
 8004244:	bf00      	nop
 8004246:	46bd      	mov	sp, r7
 8004248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424c:	4770      	bx	lr
 800424e:	bf00      	nop
 8004250:	20000070 	.word	0x20000070
 8004254:	20000b04 	.word	0x20000b04

08004258 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004258:	b480      	push	{r7}
 800425a:	af00      	add	r7, sp, #0
  return uwTick;
 800425c:	4b03      	ldr	r3, [pc, #12]	; (800426c <HAL_GetTick+0x14>)
 800425e:	681b      	ldr	r3, [r3, #0]
}
 8004260:	4618      	mov	r0, r3
 8004262:	46bd      	mov	sp, r7
 8004264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004268:	4770      	bx	lr
 800426a:	bf00      	nop
 800426c:	20000b04 	.word	0x20000b04

08004270 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b084      	sub	sp, #16
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004278:	f7ff ffee 	bl	8004258 <HAL_GetTick>
 800427c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004288:	d005      	beq.n	8004296 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800428a:	4b0a      	ldr	r3, [pc, #40]	; (80042b4 <HAL_Delay+0x44>)
 800428c:	781b      	ldrb	r3, [r3, #0]
 800428e:	461a      	mov	r2, r3
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	4413      	add	r3, r2
 8004294:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004296:	bf00      	nop
 8004298:	f7ff ffde 	bl	8004258 <HAL_GetTick>
 800429c:	4602      	mov	r2, r0
 800429e:	68bb      	ldr	r3, [r7, #8]
 80042a0:	1ad3      	subs	r3, r2, r3
 80042a2:	68fa      	ldr	r2, [r7, #12]
 80042a4:	429a      	cmp	r2, r3
 80042a6:	d8f7      	bhi.n	8004298 <HAL_Delay+0x28>
  {
  }
}
 80042a8:	bf00      	nop
 80042aa:	bf00      	nop
 80042ac:	3710      	adds	r7, #16
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bd80      	pop	{r7, pc}
 80042b2:	bf00      	nop
 80042b4:	20000070 	.word	0x20000070

080042b8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b084      	sub	sp, #16
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80042c0:	2300      	movs	r3, #0
 80042c2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d101      	bne.n	80042ce <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80042ca:	2301      	movs	r3, #1
 80042cc:	e033      	b.n	8004336 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d109      	bne.n	80042ea <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f7ff fa10 	bl	80036fc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2200      	movs	r2, #0
 80042e0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2200      	movs	r2, #0
 80042e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ee:	f003 0310 	and.w	r3, r3, #16
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d118      	bne.n	8004328 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042fa:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80042fe:	f023 0302 	bic.w	r3, r3, #2
 8004302:	f043 0202 	orr.w	r2, r3, #2
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800430a:	6878      	ldr	r0, [r7, #4]
 800430c:	f000 fbaa 	bl	8004a64 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2200      	movs	r2, #0
 8004314:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800431a:	f023 0303 	bic.w	r3, r3, #3
 800431e:	f043 0201 	orr.w	r2, r3, #1
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	641a      	str	r2, [r3, #64]	; 0x40
 8004326:	e001      	b.n	800432c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004328:	2301      	movs	r3, #1
 800432a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2200      	movs	r2, #0
 8004330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004334:	7bfb      	ldrb	r3, [r7, #15]
}
 8004336:	4618      	mov	r0, r3
 8004338:	3710      	adds	r7, #16
 800433a:	46bd      	mov	sp, r7
 800433c:	bd80      	pop	{r7, pc}
	...

08004340 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8004340:	b480      	push	{r7}
 8004342:	b085      	sub	sp, #20
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8004348:	2300      	movs	r3, #0
 800434a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004352:	2b01      	cmp	r3, #1
 8004354:	d101      	bne.n	800435a <HAL_ADC_Start_IT+0x1a>
 8004356:	2302      	movs	r3, #2
 8004358:	e0b0      	b.n	80044bc <HAL_ADC_Start_IT+0x17c>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2201      	movs	r2, #1
 800435e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	689b      	ldr	r3, [r3, #8]
 8004368:	f003 0301 	and.w	r3, r3, #1
 800436c:	2b01      	cmp	r3, #1
 800436e:	d018      	beq.n	80043a2 <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	689a      	ldr	r2, [r3, #8]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f042 0201 	orr.w	r2, r2, #1
 800437e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004380:	4b51      	ldr	r3, [pc, #324]	; (80044c8 <HAL_ADC_Start_IT+0x188>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4a51      	ldr	r2, [pc, #324]	; (80044cc <HAL_ADC_Start_IT+0x18c>)
 8004386:	fba2 2303 	umull	r2, r3, r2, r3
 800438a:	0c9a      	lsrs	r2, r3, #18
 800438c:	4613      	mov	r3, r2
 800438e:	005b      	lsls	r3, r3, #1
 8004390:	4413      	add	r3, r2
 8004392:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004394:	e002      	b.n	800439c <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	3b01      	subs	r3, #1
 800439a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d1f9      	bne.n	8004396 <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	689b      	ldr	r3, [r3, #8]
 80043a8:	f003 0301 	and.w	r3, r3, #1
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	f040 8084 	bne.w	80044ba <HAL_ADC_Start_IT+0x17a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80043ba:	f023 0301 	bic.w	r3, r3, #1
 80043be:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d007      	beq.n	80043e4 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043d8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80043dc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80043ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043f0:	d106      	bne.n	8004400 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043f6:	f023 0206 	bic.w	r2, r3, #6
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	645a      	str	r2, [r3, #68]	; 0x44
 80043fe:	e002      	b.n	8004406 <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2200      	movs	r2, #0
 8004404:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2200      	movs	r2, #0
 800440a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800440e:	4b30      	ldr	r3, [pc, #192]	; (80044d0 <HAL_ADC_Start_IT+0x190>)
 8004410:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800441a:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	687a      	ldr	r2, [r7, #4]
 8004424:	6812      	ldr	r2, [r2, #0]
 8004426:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800442a:	f043 0320 	orr.w	r3, r3, #32
 800442e:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	685b      	ldr	r3, [r3, #4]
 8004434:	f003 031f 	and.w	r3, r3, #31
 8004438:	2b00      	cmp	r3, #0
 800443a:	d12a      	bne.n	8004492 <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a24      	ldr	r2, [pc, #144]	; (80044d4 <HAL_ADC_Start_IT+0x194>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d015      	beq.n	8004472 <HAL_ADC_Start_IT+0x132>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4a23      	ldr	r2, [pc, #140]	; (80044d8 <HAL_ADC_Start_IT+0x198>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d105      	bne.n	800445c <HAL_ADC_Start_IT+0x11c>
 8004450:	4b1f      	ldr	r3, [pc, #124]	; (80044d0 <HAL_ADC_Start_IT+0x190>)
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	f003 031f 	and.w	r3, r3, #31
 8004458:	2b00      	cmp	r3, #0
 800445a:	d00a      	beq.n	8004472 <HAL_ADC_Start_IT+0x132>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a1e      	ldr	r2, [pc, #120]	; (80044dc <HAL_ADC_Start_IT+0x19c>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d129      	bne.n	80044ba <HAL_ADC_Start_IT+0x17a>
 8004466:	4b1a      	ldr	r3, [pc, #104]	; (80044d0 <HAL_ADC_Start_IT+0x190>)
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	f003 0310 	and.w	r3, r3, #16
 800446e:	2b00      	cmp	r3, #0
 8004470:	d123      	bne.n	80044ba <HAL_ADC_Start_IT+0x17a>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800447c:	2b00      	cmp	r3, #0
 800447e:	d11c      	bne.n	80044ba <HAL_ADC_Start_IT+0x17a>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	689a      	ldr	r2, [r3, #8]
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800448e:	609a      	str	r2, [r3, #8]
 8004490:	e013      	b.n	80044ba <HAL_ADC_Start_IT+0x17a>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a0f      	ldr	r2, [pc, #60]	; (80044d4 <HAL_ADC_Start_IT+0x194>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d10e      	bne.n	80044ba <HAL_ADC_Start_IT+0x17a>
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	689b      	ldr	r3, [r3, #8]
 80044a2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d107      	bne.n	80044ba <HAL_ADC_Start_IT+0x17a>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	689a      	ldr	r2, [r3, #8]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80044b8:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80044ba:	2300      	movs	r3, #0
}
 80044bc:	4618      	mov	r0, r3
 80044be:	3714      	adds	r7, #20
 80044c0:	46bd      	mov	sp, r7
 80044c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c6:	4770      	bx	lr
 80044c8:	20000068 	.word	0x20000068
 80044cc:	431bde83 	.word	0x431bde83
 80044d0:	40012300 	.word	0x40012300
 80044d4:	40012000 	.word	0x40012000
 80044d8:	40012100 	.word	0x40012100
 80044dc:	40012200 	.word	0x40012200

080044e0 <HAL_ADC_Stop_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b083      	sub	sp, #12
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044ee:	2b01      	cmp	r3, #1
 80044f0:	d101      	bne.n	80044f6 <HAL_ADC_Stop_IT+0x16>
 80044f2:	2302      	movs	r3, #2
 80044f4:	e02b      	b.n	800454e <HAL_ADC_Stop_IT+0x6e>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2201      	movs	r2, #1
 80044fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	689a      	ldr	r2, [r3, #8]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f022 0201 	bic.w	r2, r2, #1
 800450c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	f003 0301 	and.w	r3, r3, #1
 8004518:	2b00      	cmp	r3, #0
 800451a:	d113      	bne.n	8004544 <HAL_ADC_Stop_IT+0x64>
  {
  	/* Disable ADC end of conversion interrupt for regular group */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	687a      	ldr	r2, [r7, #4]
 8004524:	6812      	ldr	r2, [r2, #0]
 8004526:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800452a:	f023 0320 	bic.w	r3, r3, #32
 800452e:	6053      	str	r3, [r2, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004534:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004538:	f023 0301 	bic.w	r3, r3, #1
 800453c:	f043 0201 	orr.w	r2, r3, #1
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2200      	movs	r2, #0
 8004548:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800454c:	2300      	movs	r3, #0
}
 800454e:	4618      	mov	r0, r3
 8004550:	370c      	adds	r7, #12
 8004552:	46bd      	mov	sp, r7
 8004554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004558:	4770      	bx	lr

0800455a <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800455a:	b580      	push	{r7, lr}
 800455c:	b084      	sub	sp, #16
 800455e:	af00      	add	r7, sp, #0
 8004560:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8004562:	2300      	movs	r3, #0
 8004564:	60fb      	str	r3, [r7, #12]
 8004566:	2300      	movs	r3, #0
 8004568:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f003 0302 	and.w	r3, r3, #2
 8004574:	2b02      	cmp	r3, #2
 8004576:	bf0c      	ite	eq
 8004578:	2301      	moveq	r3, #1
 800457a:	2300      	movne	r3, #0
 800457c:	b2db      	uxtb	r3, r3
 800457e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	f003 0320 	and.w	r3, r3, #32
 800458a:	2b20      	cmp	r3, #32
 800458c:	bf0c      	ite	eq
 800458e:	2301      	moveq	r3, #1
 8004590:	2300      	movne	r3, #0
 8004592:	b2db      	uxtb	r3, r3
 8004594:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d049      	beq.n	8004630 <HAL_ADC_IRQHandler+0xd6>
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d046      	beq.n	8004630 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045a6:	f003 0310 	and.w	r3, r3, #16
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d105      	bne.n	80045ba <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045b2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	689b      	ldr	r3, [r3, #8]
 80045c0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d12b      	bne.n	8004620 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d127      	bne.n	8004620 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045d6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d006      	beq.n	80045ec <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d119      	bne.n	8004620 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	685a      	ldr	r2, [r3, #4]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f022 0220 	bic.w	r2, r2, #32
 80045fa:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004600:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800460c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004610:	2b00      	cmp	r3, #0
 8004612:	d105      	bne.n	8004620 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004618:	f043 0201 	orr.w	r2, r3, #1
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004620:	6878      	ldr	r0, [r7, #4]
 8004622:	f7fe fa0d 	bl	8002a40 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f06f 0212 	mvn.w	r2, #18
 800462e:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f003 0304 	and.w	r3, r3, #4
 800463a:	2b04      	cmp	r3, #4
 800463c:	bf0c      	ite	eq
 800463e:	2301      	moveq	r3, #1
 8004640:	2300      	movne	r3, #0
 8004642:	b2db      	uxtb	r3, r3
 8004644:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004650:	2b80      	cmp	r3, #128	; 0x80
 8004652:	bf0c      	ite	eq
 8004654:	2301      	moveq	r3, #1
 8004656:	2300      	movne	r3, #0
 8004658:	b2db      	uxtb	r3, r3
 800465a:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d057      	beq.n	8004712 <HAL_ADC_IRQHandler+0x1b8>
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d054      	beq.n	8004712 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800466c:	f003 0310 	and.w	r3, r3, #16
 8004670:	2b00      	cmp	r3, #0
 8004672:	d105      	bne.n	8004680 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004678:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	689b      	ldr	r3, [r3, #8]
 8004686:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800468a:	2b00      	cmp	r3, #0
 800468c:	d139      	bne.n	8004702 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004694:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004698:	2b00      	cmp	r3, #0
 800469a:	d006      	beq.n	80046aa <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	689b      	ldr	r3, [r3, #8]
 80046a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d12b      	bne.n	8004702 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d124      	bne.n	8004702 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d11d      	bne.n	8004702 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d119      	bne.n	8004702 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	685a      	ldr	r2, [r3, #4]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80046dc:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d105      	bne.n	8004702 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046fa:	f043 0201 	orr.w	r2, r3, #1
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004702:	6878      	ldr	r0, [r7, #4]
 8004704:	f000 faaa 	bl	8004c5c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f06f 020c 	mvn.w	r2, #12
 8004710:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f003 0301 	and.w	r3, r3, #1
 800471c:	2b01      	cmp	r3, #1
 800471e:	bf0c      	ite	eq
 8004720:	2301      	moveq	r3, #1
 8004722:	2300      	movne	r3, #0
 8004724:	b2db      	uxtb	r3, r3
 8004726:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004732:	2b40      	cmp	r3, #64	; 0x40
 8004734:	bf0c      	ite	eq
 8004736:	2301      	moveq	r3, #1
 8004738:	2300      	movne	r3, #0
 800473a:	b2db      	uxtb	r3, r3
 800473c:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d017      	beq.n	8004774 <HAL_ADC_IRQHandler+0x21a>
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d014      	beq.n	8004774 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f003 0301 	and.w	r3, r3, #1
 8004754:	2b01      	cmp	r3, #1
 8004756:	d10d      	bne.n	8004774 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800475c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004764:	6878      	ldr	r0, [r7, #4]
 8004766:	f000 f846 	bl	80047f6 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f06f 0201 	mvn.w	r2, #1
 8004772:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f003 0320 	and.w	r3, r3, #32
 800477e:	2b20      	cmp	r3, #32
 8004780:	bf0c      	ite	eq
 8004782:	2301      	moveq	r3, #1
 8004784:	2300      	movne	r3, #0
 8004786:	b2db      	uxtb	r3, r3
 8004788:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004794:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004798:	bf0c      	ite	eq
 800479a:	2301      	moveq	r3, #1
 800479c:	2300      	movne	r3, #0
 800479e:	b2db      	uxtb	r3, r3
 80047a0:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d015      	beq.n	80047d4 <HAL_ADC_IRQHandler+0x27a>
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d012      	beq.n	80047d4 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047b2:	f043 0202 	orr.w	r2, r3, #2
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f06f 0220 	mvn.w	r2, #32
 80047c2:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80047c4:	6878      	ldr	r0, [r7, #4]
 80047c6:	f000 f820 	bl	800480a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f06f 0220 	mvn.w	r2, #32
 80047d2:	601a      	str	r2, [r3, #0]
  }
}
 80047d4:	bf00      	nop
 80047d6:	3710      	adds	r7, #16
 80047d8:	46bd      	mov	sp, r7
 80047da:	bd80      	pop	{r7, pc}

080047dc <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80047dc:	b480      	push	{r7}
 80047de:	b083      	sub	sp, #12
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	370c      	adds	r7, #12
 80047ee:	46bd      	mov	sp, r7
 80047f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f4:	4770      	bx	lr

080047f6 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80047f6:	b480      	push	{r7}
 80047f8:	b083      	sub	sp, #12
 80047fa:	af00      	add	r7, sp, #0
 80047fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80047fe:	bf00      	nop
 8004800:	370c      	adds	r7, #12
 8004802:	46bd      	mov	sp, r7
 8004804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004808:	4770      	bx	lr

0800480a <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800480a:	b480      	push	{r7}
 800480c:	b083      	sub	sp, #12
 800480e:	af00      	add	r7, sp, #0
 8004810:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004812:	bf00      	nop
 8004814:	370c      	adds	r7, #12
 8004816:	46bd      	mov	sp, r7
 8004818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481c:	4770      	bx	lr
	...

08004820 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004820:	b480      	push	{r7}
 8004822:	b085      	sub	sp, #20
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
 8004828:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800482a:	2300      	movs	r3, #0
 800482c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004834:	2b01      	cmp	r3, #1
 8004836:	d101      	bne.n	800483c <HAL_ADC_ConfigChannel+0x1c>
 8004838:	2302      	movs	r3, #2
 800483a:	e105      	b.n	8004a48 <HAL_ADC_ConfigChannel+0x228>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2201      	movs	r2, #1
 8004840:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	2b09      	cmp	r3, #9
 800484a:	d925      	bls.n	8004898 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	68d9      	ldr	r1, [r3, #12]
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	b29b      	uxth	r3, r3
 8004858:	461a      	mov	r2, r3
 800485a:	4613      	mov	r3, r2
 800485c:	005b      	lsls	r3, r3, #1
 800485e:	4413      	add	r3, r2
 8004860:	3b1e      	subs	r3, #30
 8004862:	2207      	movs	r2, #7
 8004864:	fa02 f303 	lsl.w	r3, r2, r3
 8004868:	43da      	mvns	r2, r3
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	400a      	ands	r2, r1
 8004870:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	68d9      	ldr	r1, [r3, #12]
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	689a      	ldr	r2, [r3, #8]
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	b29b      	uxth	r3, r3
 8004882:	4618      	mov	r0, r3
 8004884:	4603      	mov	r3, r0
 8004886:	005b      	lsls	r3, r3, #1
 8004888:	4403      	add	r3, r0
 800488a:	3b1e      	subs	r3, #30
 800488c:	409a      	lsls	r2, r3
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	430a      	orrs	r2, r1
 8004894:	60da      	str	r2, [r3, #12]
 8004896:	e022      	b.n	80048de <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	6919      	ldr	r1, [r3, #16]
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	b29b      	uxth	r3, r3
 80048a4:	461a      	mov	r2, r3
 80048a6:	4613      	mov	r3, r2
 80048a8:	005b      	lsls	r3, r3, #1
 80048aa:	4413      	add	r3, r2
 80048ac:	2207      	movs	r2, #7
 80048ae:	fa02 f303 	lsl.w	r3, r2, r3
 80048b2:	43da      	mvns	r2, r3
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	400a      	ands	r2, r1
 80048ba:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	6919      	ldr	r1, [r3, #16]
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	689a      	ldr	r2, [r3, #8]
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	b29b      	uxth	r3, r3
 80048cc:	4618      	mov	r0, r3
 80048ce:	4603      	mov	r3, r0
 80048d0:	005b      	lsls	r3, r3, #1
 80048d2:	4403      	add	r3, r0
 80048d4:	409a      	lsls	r2, r3
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	430a      	orrs	r2, r1
 80048dc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	2b06      	cmp	r3, #6
 80048e4:	d824      	bhi.n	8004930 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	685a      	ldr	r2, [r3, #4]
 80048f0:	4613      	mov	r3, r2
 80048f2:	009b      	lsls	r3, r3, #2
 80048f4:	4413      	add	r3, r2
 80048f6:	3b05      	subs	r3, #5
 80048f8:	221f      	movs	r2, #31
 80048fa:	fa02 f303 	lsl.w	r3, r2, r3
 80048fe:	43da      	mvns	r2, r3
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	400a      	ands	r2, r1
 8004906:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	b29b      	uxth	r3, r3
 8004914:	4618      	mov	r0, r3
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	685a      	ldr	r2, [r3, #4]
 800491a:	4613      	mov	r3, r2
 800491c:	009b      	lsls	r3, r3, #2
 800491e:	4413      	add	r3, r2
 8004920:	3b05      	subs	r3, #5
 8004922:	fa00 f203 	lsl.w	r2, r0, r3
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	430a      	orrs	r2, r1
 800492c:	635a      	str	r2, [r3, #52]	; 0x34
 800492e:	e04c      	b.n	80049ca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	2b0c      	cmp	r3, #12
 8004936:	d824      	bhi.n	8004982 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	685a      	ldr	r2, [r3, #4]
 8004942:	4613      	mov	r3, r2
 8004944:	009b      	lsls	r3, r3, #2
 8004946:	4413      	add	r3, r2
 8004948:	3b23      	subs	r3, #35	; 0x23
 800494a:	221f      	movs	r2, #31
 800494c:	fa02 f303 	lsl.w	r3, r2, r3
 8004950:	43da      	mvns	r2, r3
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	400a      	ands	r2, r1
 8004958:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	b29b      	uxth	r3, r3
 8004966:	4618      	mov	r0, r3
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	685a      	ldr	r2, [r3, #4]
 800496c:	4613      	mov	r3, r2
 800496e:	009b      	lsls	r3, r3, #2
 8004970:	4413      	add	r3, r2
 8004972:	3b23      	subs	r3, #35	; 0x23
 8004974:	fa00 f203 	lsl.w	r2, r0, r3
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	430a      	orrs	r2, r1
 800497e:	631a      	str	r2, [r3, #48]	; 0x30
 8004980:	e023      	b.n	80049ca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	685a      	ldr	r2, [r3, #4]
 800498c:	4613      	mov	r3, r2
 800498e:	009b      	lsls	r3, r3, #2
 8004990:	4413      	add	r3, r2
 8004992:	3b41      	subs	r3, #65	; 0x41
 8004994:	221f      	movs	r2, #31
 8004996:	fa02 f303 	lsl.w	r3, r2, r3
 800499a:	43da      	mvns	r2, r3
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	400a      	ands	r2, r1
 80049a2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	b29b      	uxth	r3, r3
 80049b0:	4618      	mov	r0, r3
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	685a      	ldr	r2, [r3, #4]
 80049b6:	4613      	mov	r3, r2
 80049b8:	009b      	lsls	r3, r3, #2
 80049ba:	4413      	add	r3, r2
 80049bc:	3b41      	subs	r3, #65	; 0x41
 80049be:	fa00 f203 	lsl.w	r2, r0, r3
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	430a      	orrs	r2, r1
 80049c8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80049ca:	4b22      	ldr	r3, [pc, #136]	; (8004a54 <HAL_ADC_ConfigChannel+0x234>)
 80049cc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4a21      	ldr	r2, [pc, #132]	; (8004a58 <HAL_ADC_ConfigChannel+0x238>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d109      	bne.n	80049ec <HAL_ADC_ConfigChannel+0x1cc>
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	2b12      	cmp	r3, #18
 80049de:	d105      	bne.n	80049ec <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a19      	ldr	r2, [pc, #100]	; (8004a58 <HAL_ADC_ConfigChannel+0x238>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d123      	bne.n	8004a3e <HAL_ADC_ConfigChannel+0x21e>
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	2b10      	cmp	r3, #16
 80049fc:	d003      	beq.n	8004a06 <HAL_ADC_ConfigChannel+0x1e6>
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	2b11      	cmp	r3, #17
 8004a04:	d11b      	bne.n	8004a3e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	2b10      	cmp	r3, #16
 8004a18:	d111      	bne.n	8004a3e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004a1a:	4b10      	ldr	r3, [pc, #64]	; (8004a5c <HAL_ADC_ConfigChannel+0x23c>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a10      	ldr	r2, [pc, #64]	; (8004a60 <HAL_ADC_ConfigChannel+0x240>)
 8004a20:	fba2 2303 	umull	r2, r3, r2, r3
 8004a24:	0c9a      	lsrs	r2, r3, #18
 8004a26:	4613      	mov	r3, r2
 8004a28:	009b      	lsls	r3, r3, #2
 8004a2a:	4413      	add	r3, r2
 8004a2c:	005b      	lsls	r3, r3, #1
 8004a2e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004a30:	e002      	b.n	8004a38 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	3b01      	subs	r3, #1
 8004a36:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d1f9      	bne.n	8004a32 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2200      	movs	r2, #0
 8004a42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004a46:	2300      	movs	r3, #0
}
 8004a48:	4618      	mov	r0, r3
 8004a4a:	3714      	adds	r7, #20
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a52:	4770      	bx	lr
 8004a54:	40012300 	.word	0x40012300
 8004a58:	40012000 	.word	0x40012000
 8004a5c:	20000068 	.word	0x20000068
 8004a60:	431bde83 	.word	0x431bde83

08004a64 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b085      	sub	sp, #20
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004a6c:	4b79      	ldr	r3, [pc, #484]	; (8004c54 <ADC_Init+0x1f0>)
 8004a6e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	685a      	ldr	r2, [r3, #4]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	431a      	orrs	r2, r3
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	685a      	ldr	r2, [r3, #4]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004a98:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	6859      	ldr	r1, [r3, #4]
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	691b      	ldr	r3, [r3, #16]
 8004aa4:	021a      	lsls	r2, r3, #8
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	430a      	orrs	r2, r1
 8004aac:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	685a      	ldr	r2, [r3, #4]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004abc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	6859      	ldr	r1, [r3, #4]
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	689a      	ldr	r2, [r3, #8]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	430a      	orrs	r2, r1
 8004ace:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	689a      	ldr	r2, [r3, #8]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ade:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	6899      	ldr	r1, [r3, #8]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	68da      	ldr	r2, [r3, #12]
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	430a      	orrs	r2, r1
 8004af0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004af6:	4a58      	ldr	r2, [pc, #352]	; (8004c58 <ADC_Init+0x1f4>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d022      	beq.n	8004b42 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	689a      	ldr	r2, [r3, #8]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004b0a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	6899      	ldr	r1, [r3, #8]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	430a      	orrs	r2, r1
 8004b1c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	689a      	ldr	r2, [r3, #8]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004b2c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	6899      	ldr	r1, [r3, #8]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	430a      	orrs	r2, r1
 8004b3e:	609a      	str	r2, [r3, #8]
 8004b40:	e00f      	b.n	8004b62 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	689a      	ldr	r2, [r3, #8]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004b50:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	689a      	ldr	r2, [r3, #8]
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004b60:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	689a      	ldr	r2, [r3, #8]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f022 0202 	bic.w	r2, r2, #2
 8004b70:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	6899      	ldr	r1, [r3, #8]
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	7e1b      	ldrb	r3, [r3, #24]
 8004b7c:	005a      	lsls	r2, r3, #1
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	430a      	orrs	r2, r1
 8004b84:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d01b      	beq.n	8004bc8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	685a      	ldr	r2, [r3, #4]
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004b9e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	685a      	ldr	r2, [r3, #4]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004bae:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	6859      	ldr	r1, [r3, #4]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bba:	3b01      	subs	r3, #1
 8004bbc:	035a      	lsls	r2, r3, #13
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	430a      	orrs	r2, r1
 8004bc4:	605a      	str	r2, [r3, #4]
 8004bc6:	e007      	b.n	8004bd8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	685a      	ldr	r2, [r3, #4]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004bd6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004be6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	69db      	ldr	r3, [r3, #28]
 8004bf2:	3b01      	subs	r3, #1
 8004bf4:	051a      	lsls	r2, r3, #20
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	430a      	orrs	r2, r1
 8004bfc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	689a      	ldr	r2, [r3, #8]
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004c0c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	6899      	ldr	r1, [r3, #8]
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004c1a:	025a      	lsls	r2, r3, #9
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	430a      	orrs	r2, r1
 8004c22:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	689a      	ldr	r2, [r3, #8]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c32:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	6899      	ldr	r1, [r3, #8]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	695b      	ldr	r3, [r3, #20]
 8004c3e:	029a      	lsls	r2, r3, #10
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	430a      	orrs	r2, r1
 8004c46:	609a      	str	r2, [r3, #8]
}
 8004c48:	bf00      	nop
 8004c4a:	3714      	adds	r7, #20
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c52:	4770      	bx	lr
 8004c54:	40012300 	.word	0x40012300
 8004c58:	0f000001 	.word	0x0f000001

08004c5c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b083      	sub	sp, #12
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8004c64:	bf00      	nop
 8004c66:	370c      	adds	r7, #12
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6e:	4770      	bx	lr

08004c70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b085      	sub	sp, #20
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	f003 0307 	and.w	r3, r3, #7
 8004c7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004c80:	4b0c      	ldr	r3, [pc, #48]	; (8004cb4 <__NVIC_SetPriorityGrouping+0x44>)
 8004c82:	68db      	ldr	r3, [r3, #12]
 8004c84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004c86:	68ba      	ldr	r2, [r7, #8]
 8004c88:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004c8c:	4013      	ands	r3, r2
 8004c8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004c98:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004c9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004ca0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004ca2:	4a04      	ldr	r2, [pc, #16]	; (8004cb4 <__NVIC_SetPriorityGrouping+0x44>)
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	60d3      	str	r3, [r2, #12]
}
 8004ca8:	bf00      	nop
 8004caa:	3714      	adds	r7, #20
 8004cac:	46bd      	mov	sp, r7
 8004cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb2:	4770      	bx	lr
 8004cb4:	e000ed00 	.word	0xe000ed00

08004cb8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004cbc:	4b04      	ldr	r3, [pc, #16]	; (8004cd0 <__NVIC_GetPriorityGrouping+0x18>)
 8004cbe:	68db      	ldr	r3, [r3, #12]
 8004cc0:	0a1b      	lsrs	r3, r3, #8
 8004cc2:	f003 0307 	and.w	r3, r3, #7
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cce:	4770      	bx	lr
 8004cd0:	e000ed00 	.word	0xe000ed00

08004cd4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b083      	sub	sp, #12
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	4603      	mov	r3, r0
 8004cdc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004cde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	db0b      	blt.n	8004cfe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004ce6:	79fb      	ldrb	r3, [r7, #7]
 8004ce8:	f003 021f 	and.w	r2, r3, #31
 8004cec:	4907      	ldr	r1, [pc, #28]	; (8004d0c <__NVIC_EnableIRQ+0x38>)
 8004cee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cf2:	095b      	lsrs	r3, r3, #5
 8004cf4:	2001      	movs	r0, #1
 8004cf6:	fa00 f202 	lsl.w	r2, r0, r2
 8004cfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004cfe:	bf00      	nop
 8004d00:	370c      	adds	r7, #12
 8004d02:	46bd      	mov	sp, r7
 8004d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d08:	4770      	bx	lr
 8004d0a:	bf00      	nop
 8004d0c:	e000e100 	.word	0xe000e100

08004d10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b083      	sub	sp, #12
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	4603      	mov	r3, r0
 8004d18:	6039      	str	r1, [r7, #0]
 8004d1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	db0a      	blt.n	8004d3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	b2da      	uxtb	r2, r3
 8004d28:	490c      	ldr	r1, [pc, #48]	; (8004d5c <__NVIC_SetPriority+0x4c>)
 8004d2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d2e:	0112      	lsls	r2, r2, #4
 8004d30:	b2d2      	uxtb	r2, r2
 8004d32:	440b      	add	r3, r1
 8004d34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004d38:	e00a      	b.n	8004d50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	b2da      	uxtb	r2, r3
 8004d3e:	4908      	ldr	r1, [pc, #32]	; (8004d60 <__NVIC_SetPriority+0x50>)
 8004d40:	79fb      	ldrb	r3, [r7, #7]
 8004d42:	f003 030f 	and.w	r3, r3, #15
 8004d46:	3b04      	subs	r3, #4
 8004d48:	0112      	lsls	r2, r2, #4
 8004d4a:	b2d2      	uxtb	r2, r2
 8004d4c:	440b      	add	r3, r1
 8004d4e:	761a      	strb	r2, [r3, #24]
}
 8004d50:	bf00      	nop
 8004d52:	370c      	adds	r7, #12
 8004d54:	46bd      	mov	sp, r7
 8004d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5a:	4770      	bx	lr
 8004d5c:	e000e100 	.word	0xe000e100
 8004d60:	e000ed00 	.word	0xe000ed00

08004d64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b089      	sub	sp, #36	; 0x24
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	60f8      	str	r0, [r7, #12]
 8004d6c:	60b9      	str	r1, [r7, #8]
 8004d6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	f003 0307 	and.w	r3, r3, #7
 8004d76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004d78:	69fb      	ldr	r3, [r7, #28]
 8004d7a:	f1c3 0307 	rsb	r3, r3, #7
 8004d7e:	2b04      	cmp	r3, #4
 8004d80:	bf28      	it	cs
 8004d82:	2304      	movcs	r3, #4
 8004d84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004d86:	69fb      	ldr	r3, [r7, #28]
 8004d88:	3304      	adds	r3, #4
 8004d8a:	2b06      	cmp	r3, #6
 8004d8c:	d902      	bls.n	8004d94 <NVIC_EncodePriority+0x30>
 8004d8e:	69fb      	ldr	r3, [r7, #28]
 8004d90:	3b03      	subs	r3, #3
 8004d92:	e000      	b.n	8004d96 <NVIC_EncodePriority+0x32>
 8004d94:	2300      	movs	r3, #0
 8004d96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d98:	f04f 32ff 	mov.w	r2, #4294967295
 8004d9c:	69bb      	ldr	r3, [r7, #24]
 8004d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004da2:	43da      	mvns	r2, r3
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	401a      	ands	r2, r3
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004dac:	f04f 31ff 	mov.w	r1, #4294967295
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	fa01 f303 	lsl.w	r3, r1, r3
 8004db6:	43d9      	mvns	r1, r3
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004dbc:	4313      	orrs	r3, r2
         );
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3724      	adds	r7, #36	; 0x24
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc8:	4770      	bx	lr
	...

08004dcc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b082      	sub	sp, #8
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	3b01      	subs	r3, #1
 8004dd8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004ddc:	d301      	bcc.n	8004de2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004dde:	2301      	movs	r3, #1
 8004de0:	e00f      	b.n	8004e02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004de2:	4a0a      	ldr	r2, [pc, #40]	; (8004e0c <SysTick_Config+0x40>)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	3b01      	subs	r3, #1
 8004de8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004dea:	210f      	movs	r1, #15
 8004dec:	f04f 30ff 	mov.w	r0, #4294967295
 8004df0:	f7ff ff8e 	bl	8004d10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004df4:	4b05      	ldr	r3, [pc, #20]	; (8004e0c <SysTick_Config+0x40>)
 8004df6:	2200      	movs	r2, #0
 8004df8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004dfa:	4b04      	ldr	r3, [pc, #16]	; (8004e0c <SysTick_Config+0x40>)
 8004dfc:	2207      	movs	r2, #7
 8004dfe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004e00:	2300      	movs	r3, #0
}
 8004e02:	4618      	mov	r0, r3
 8004e04:	3708      	adds	r7, #8
 8004e06:	46bd      	mov	sp, r7
 8004e08:	bd80      	pop	{r7, pc}
 8004e0a:	bf00      	nop
 8004e0c:	e000e010 	.word	0xe000e010

08004e10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b082      	sub	sp, #8
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004e18:	6878      	ldr	r0, [r7, #4]
 8004e1a:	f7ff ff29 	bl	8004c70 <__NVIC_SetPriorityGrouping>
}
 8004e1e:	bf00      	nop
 8004e20:	3708      	adds	r7, #8
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}

08004e26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004e26:	b580      	push	{r7, lr}
 8004e28:	b086      	sub	sp, #24
 8004e2a:	af00      	add	r7, sp, #0
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	60b9      	str	r1, [r7, #8]
 8004e30:	607a      	str	r2, [r7, #4]
 8004e32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004e34:	2300      	movs	r3, #0
 8004e36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004e38:	f7ff ff3e 	bl	8004cb8 <__NVIC_GetPriorityGrouping>
 8004e3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004e3e:	687a      	ldr	r2, [r7, #4]
 8004e40:	68b9      	ldr	r1, [r7, #8]
 8004e42:	6978      	ldr	r0, [r7, #20]
 8004e44:	f7ff ff8e 	bl	8004d64 <NVIC_EncodePriority>
 8004e48:	4602      	mov	r2, r0
 8004e4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e4e:	4611      	mov	r1, r2
 8004e50:	4618      	mov	r0, r3
 8004e52:	f7ff ff5d 	bl	8004d10 <__NVIC_SetPriority>
}
 8004e56:	bf00      	nop
 8004e58:	3718      	adds	r7, #24
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd80      	pop	{r7, pc}

08004e5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e5e:	b580      	push	{r7, lr}
 8004e60:	b082      	sub	sp, #8
 8004e62:	af00      	add	r7, sp, #0
 8004e64:	4603      	mov	r3, r0
 8004e66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004e68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	f7ff ff31 	bl	8004cd4 <__NVIC_EnableIRQ>
}
 8004e72:	bf00      	nop
 8004e74:	3708      	adds	r7, #8
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bd80      	pop	{r7, pc}

08004e7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004e7a:	b580      	push	{r7, lr}
 8004e7c:	b082      	sub	sp, #8
 8004e7e:	af00      	add	r7, sp, #0
 8004e80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f7ff ffa2 	bl	8004dcc <SysTick_Config>
 8004e88:	4603      	mov	r3, r0
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	3708      	adds	r7, #8
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bd80      	pop	{r7, pc}

08004e92 <HAL_CRYP_Init>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Init(CRYP_HandleTypeDef *hcryp)
{
 8004e92:	b580      	push	{r7, lr}
 8004e94:	b082      	sub	sp, #8
 8004e96:	af00      	add	r7, sp, #0
 8004e98:	6078      	str	r0, [r7, #4]
  /* Check the CRYP handle allocation */
  if (hcryp == NULL)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d101      	bne.n	8004ea4 <HAL_CRYP_Init+0x12>
  {
    return HAL_ERROR;
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	e02a      	b.n	8004efa <HAL_CRYP_Init+0x68>

    /* Init the low level hardware */
    hcryp->MspInitCallback(hcryp);
  }
#else
  if (hcryp->State == HAL_CRYP_STATE_RESET)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8004eaa:	b2db      	uxtb	r3, r3
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d106      	bne.n	8004ebe <HAL_CRYP_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcryp->Lock = HAL_UNLOCKED;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Init the low level hardware */
    HAL_CRYP_MspInit(hcryp);
 8004eb8:	6878      	ldr	r0, [r7, #4]
 8004eba:	f7fe fc6b 	bl	8003794 <HAL_CRYP_MspInit>
#endif /* (USE_HAL_CRYP_REGISTER_CALLBACKS) */

  /* Set the key size(This bit field is dont care in the DES or TDES modes) data type and Algorithm */
#if defined (CRYP)

  MODIFY_REG(hcryp->Instance->CR, CRYP_CR_DATATYPE | CRYP_CR_KEYSIZE | CRYP_CR_ALGOMODE,
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8004ec8:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 8004ecc:	687a      	ldr	r2, [r7, #4]
 8004ece:	6851      	ldr	r1, [r2, #4]
 8004ed0:	687a      	ldr	r2, [r7, #4]
 8004ed2:	6892      	ldr	r2, [r2, #8]
 8004ed4:	4311      	orrs	r1, r2
 8004ed6:	687a      	ldr	r2, [r7, #4]
 8004ed8:	6952      	ldr	r2, [r2, #20]
 8004eda:	4311      	orrs	r1, r2
 8004edc:	687a      	ldr	r2, [r7, #4]
 8004ede:	6812      	ldr	r2, [r2, #0]
 8004ee0:	430b      	orrs	r3, r1
 8004ee2:	6013      	str	r3, [r2, #0]
             hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm);

#endif  /* End AES or CRYP*/

  /* Reset Error Code field */
  hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	651a      	str	r2, [r3, #80]	; 0x50

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2201      	movs	r2, #1
 8004eee:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Set the default CRYP phase */
  hcryp->Phase = CRYP_PHASE_READY;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2201      	movs	r2, #1
 8004ef6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Return function status */
  return HAL_OK;
 8004ef8:	2300      	movs	r3, #0
}
 8004efa:	4618      	mov	r0, r3
 8004efc:	3708      	adds	r7, #8
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}
	...

08004f04 <HAL_CRYP_Encrypt>:
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output,
                                   uint32_t Timeout)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b086      	sub	sp, #24
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	60f8      	str	r0, [r7, #12]
 8004f0c:	60b9      	str	r1, [r7, #8]
 8004f0e:	603b      	str	r3, [r7, #0]
 8004f10:	4613      	mov	r3, r2
 8004f12:	80fb      	strh	r3, [r7, #6]
  uint32_t algo;
  HAL_StatusTypeDef status;

  if (hcryp->State == HAL_CRYP_STATE_READY)
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8004f1a:	b2db      	uxtb	r3, r3
 8004f1c:	2b01      	cmp	r3, #1
 8004f1e:	f040 8114 	bne.w	800514a <HAL_CRYP_Encrypt+0x246>
  {
    /* Change state Busy */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2202      	movs	r2, #2
 8004f26:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process locked */
    __HAL_LOCK(hcryp);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8004f30:	2b01      	cmp	r3, #1
 8004f32:	d101      	bne.n	8004f38 <HAL_CRYP_Encrypt+0x34>
 8004f34:	2302      	movs	r3, #2
 8004f36:	e111      	b.n	800515c <HAL_CRYP_Encrypt+0x258>
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2201      	movs	r2, #1
 8004f3c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr parameters*/
    hcryp->CrypInCount = 0U;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	2200      	movs	r2, #0
 8004f44:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->CrypOutCount = 0U;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	879a      	strh	r2, [r3, #60]	; 0x3c
    hcryp->pCrypInBuffPtr = Input;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	68ba      	ldr	r2, [r7, #8]
 8004f50:	631a      	str	r2, [r3, #48]	; 0x30
    hcryp->pCrypOutBuffPtr = Output;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	683a      	ldr	r2, [r7, #0]
 8004f56:	635a      	str	r2, [r3, #52]	; 0x34

    /*  Calculate Size parameter in Byte*/
    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d105      	bne.n	8004f6c <HAL_CRYP_Encrypt+0x68>
    {
      hcryp->Size = Size * 4U;
 8004f60:	88fb      	ldrh	r3, [r7, #6]
 8004f62:	009b      	lsls	r3, r3, #2
 8004f64:	b29a      	uxth	r2, r3
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004f6a:	e002      	b.n	8004f72 <HAL_CRYP_Encrypt+0x6e>
    }
    else
    {
      hcryp->Size = Size;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	88fa      	ldrh	r2, [r7, #6]
 8004f70:	87da      	strh	r2, [r3, #62]	; 0x3e
    }

#if defined (CRYP)
    /* Set Encryption operating mode*/
    MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGODIR, CRYP_OPERATINGMODE_ENCRYPT);
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	681a      	ldr	r2, [r3, #0]
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f022 0204 	bic.w	r2, r2, #4
 8004f80:	601a      	str	r2, [r3, #0]

    /* algo get algorithm selected */
    algo = hcryp->Instance->CR & CRYP_CR_ALGOMODE;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	681a      	ldr	r2, [r3, #0]
 8004f88:	4b76      	ldr	r3, [pc, #472]	; (8005164 <HAL_CRYP_Encrypt+0x260>)
 8004f8a:	4013      	ands	r3, r2
 8004f8c:	613b      	str	r3, [r7, #16]
 8004f8e:	693b      	ldr	r3, [r7, #16]
 8004f90:	2b30      	cmp	r3, #48	; 0x30
 8004f92:	f200 80be 	bhi.w	8005112 <HAL_CRYP_Encrypt+0x20e>
 8004f96:	a201      	add	r2, pc, #4	; (adr r2, 8004f9c <HAL_CRYP_Encrypt+0x98>)
 8004f98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f9c:	08005061 	.word	0x08005061
 8004fa0:	08005113 	.word	0x08005113
 8004fa4:	08005113 	.word	0x08005113
 8004fa8:	08005113 	.word	0x08005113
 8004fac:	08005113 	.word	0x08005113
 8004fb0:	08005113 	.word	0x08005113
 8004fb4:	08005113 	.word	0x08005113
 8004fb8:	08005113 	.word	0x08005113
 8004fbc:	08005061 	.word	0x08005061
 8004fc0:	08005113 	.word	0x08005113
 8004fc4:	08005113 	.word	0x08005113
 8004fc8:	08005113 	.word	0x08005113
 8004fcc:	08005113 	.word	0x08005113
 8004fd0:	08005113 	.word	0x08005113
 8004fd4:	08005113 	.word	0x08005113
 8004fd8:	08005113 	.word	0x08005113
 8004fdc:	08005061 	.word	0x08005061
 8004fe0:	08005113 	.word	0x08005113
 8004fe4:	08005113 	.word	0x08005113
 8004fe8:	08005113 	.word	0x08005113
 8004fec:	08005113 	.word	0x08005113
 8004ff0:	08005113 	.word	0x08005113
 8004ff4:	08005113 	.word	0x08005113
 8004ff8:	08005113 	.word	0x08005113
 8004ffc:	08005061 	.word	0x08005061
 8005000:	08005113 	.word	0x08005113
 8005004:	08005113 	.word	0x08005113
 8005008:	08005113 	.word	0x08005113
 800500c:	08005113 	.word	0x08005113
 8005010:	08005113 	.word	0x08005113
 8005014:	08005113 	.word	0x08005113
 8005018:	08005113 	.word	0x08005113
 800501c:	08005105 	.word	0x08005105
 8005020:	08005113 	.word	0x08005113
 8005024:	08005113 	.word	0x08005113
 8005028:	08005113 	.word	0x08005113
 800502c:	08005113 	.word	0x08005113
 8005030:	08005113 	.word	0x08005113
 8005034:	08005113 	.word	0x08005113
 8005038:	08005113 	.word	0x08005113
 800503c:	08005105 	.word	0x08005105
 8005040:	08005113 	.word	0x08005113
 8005044:	08005113 	.word	0x08005113
 8005048:	08005113 	.word	0x08005113
 800504c:	08005113 	.word	0x08005113
 8005050:	08005113 	.word	0x08005113
 8005054:	08005113 	.word	0x08005113
 8005058:	08005113 	.word	0x08005113
 800505c:	08005105 	.word	0x08005105
      case CRYP_DES_CBC:
      case CRYP_TDES_ECB:
      case CRYP_TDES_CBC:

        /*Set Key */
        hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey);
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	68da      	ldr	r2, [r3, #12]
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	6812      	ldr	r2, [r2, #0]
 800506a:	629a      	str	r2, [r3, #40]	; 0x28
        hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	68da      	ldr	r2, [r3, #12]
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	6852      	ldr	r2, [r2, #4]
 8005076:	62da      	str	r2, [r3, #44]	; 0x2c
        if ((hcryp->Init.Algorithm == CRYP_TDES_ECB) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	695b      	ldr	r3, [r3, #20]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d003      	beq.n	8005088 <HAL_CRYP_Encrypt+0x184>
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	695b      	ldr	r3, [r3, #20]
 8005084:	2b08      	cmp	r3, #8
 8005086:	d117      	bne.n	80050b8 <HAL_CRYP_Encrypt+0x1b4>
        {
          hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	68da      	ldr	r2, [r3, #12]
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	6892      	ldr	r2, [r2, #8]
 8005092:	631a      	str	r2, [r3, #48]	; 0x30
          hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	68da      	ldr	r2, [r3, #12]
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	68d2      	ldr	r2, [r2, #12]
 800509e:	635a      	str	r2, [r3, #52]	; 0x34
          hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	68da      	ldr	r2, [r3, #12]
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	6912      	ldr	r2, [r2, #16]
 80050aa:	639a      	str	r2, [r3, #56]	; 0x38
          hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	68da      	ldr	r2, [r3, #12]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	6952      	ldr	r2, [r2, #20]
 80050b6:	63da      	str	r2, [r3, #60]	; 0x3c
        }

        /*Set Initialization Vector (IV)*/
        if ((hcryp->Init.Algorithm == CRYP_DES_CBC) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	695b      	ldr	r3, [r3, #20]
 80050bc:	2b18      	cmp	r3, #24
 80050be:	d003      	beq.n	80050c8 <HAL_CRYP_Encrypt+0x1c4>
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	695b      	ldr	r3, [r3, #20]
 80050c4:	2b08      	cmp	r3, #8
 80050c6:	d10b      	bne.n	80050e0 <HAL_CRYP_Encrypt+0x1dc>
        {
          hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	691a      	ldr	r2, [r3, #16]
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	6812      	ldr	r2, [r2, #0]
 80050d2:	641a      	str	r2, [r3, #64]	; 0x40
          hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	691a      	ldr	r2, [r3, #16]
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	6852      	ldr	r2, [r2, #4]
 80050de:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Flush FIFO */
        HAL_CRYP_FIFO_FLUSH(hcryp);
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	681a      	ldr	r2, [r3, #0]
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80050ee:	601a      	str	r2, [r3, #0]

        /* Set the phase */
        hcryp->Phase = CRYP_PHASE_PROCESS;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	2202      	movs	r2, #2
 80050f4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Statrt DES/TDES encryption process */
        status = CRYP_TDES_Process(hcryp, Timeout);
 80050f6:	6a39      	ldr	r1, [r7, #32]
 80050f8:	68f8      	ldr	r0, [r7, #12]
 80050fa:	f000 f971 	bl	80053e0 <CRYP_TDES_Process>
 80050fe:	4603      	mov	r3, r0
 8005100:	75fb      	strb	r3, [r7, #23]
        break;
 8005102:	e016      	b.n	8005132 <HAL_CRYP_Encrypt+0x22e>
      case CRYP_AES_ECB:
      case CRYP_AES_CBC:
      case CRYP_AES_CTR:

        /* AES encryption */
        status = CRYP_AES_Encrypt(hcryp, Timeout);
 8005104:	6a39      	ldr	r1, [r7, #32]
 8005106:	68f8      	ldr	r0, [r7, #12]
 8005108:	f000 fa41 	bl	800558e <CRYP_AES_Encrypt>
 800510c:	4603      	mov	r3, r0
 800510e:	75fb      	strb	r3, [r7, #23]
        break;
 8005110:	e00f      	b.n	8005132 <HAL_CRYP_Encrypt+0x22e>
        /* AES CCM encryption */
        status = CRYP_AESCCM_Process(hcryp, Timeout);
        break;
        #endif /* GCM CCM defined*/
      default:
        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005116:	f043 0220 	orr.w	r2, r3, #32
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	651a      	str	r2, [r3, #80]	; 0x50
        /* Change the CRYP peripheral state */
        hcryp->State = HAL_CRYP_STATE_READY;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	2201      	movs	r2, #1
 8005122:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2200      	movs	r2, #0
 800512a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 800512e:	2301      	movs	r3, #1
 8005130:	e014      	b.n	800515c <HAL_CRYP_Encrypt+0x258>
        __HAL_UNLOCK(hcryp);
        return HAL_ERROR;
    }
#endif /*end AES or CRYP */

    if (status == HAL_OK)
 8005132:	7dfb      	ldrb	r3, [r7, #23]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d110      	bne.n	800515a <HAL_CRYP_Encrypt+0x256>
    {
      /* Change the CRYP peripheral state */
      hcryp->State = HAL_CRYP_STATE_READY;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	2201      	movs	r2, #1
 800513c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2200      	movs	r2, #0
 8005144:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 8005148:	e007      	b.n	800515a <HAL_CRYP_Encrypt+0x256>
    }
  }
  else
  {
    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800514e:	f043 0208 	orr.w	r2, r3, #8
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	651a      	str	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	e000      	b.n	800515c <HAL_CRYP_Encrypt+0x258>
  }

  /* Return function status */
  return HAL_OK;
 800515a:	2300      	movs	r3, #0
}
 800515c:	4618      	mov	r0, r3
 800515e:	3718      	adds	r7, #24
 8005160:	46bd      	mov	sp, r7
 8005162:	bd80      	pop	{r7, pc}
 8005164:	00080038 	.word	0x00080038

08005168 <HAL_CRYP_Decrypt>:
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output,
                                   uint32_t Timeout)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b086      	sub	sp, #24
 800516c:	af00      	add	r7, sp, #0
 800516e:	60f8      	str	r0, [r7, #12]
 8005170:	60b9      	str	r1, [r7, #8]
 8005172:	603b      	str	r3, [r7, #0]
 8005174:	4613      	mov	r3, r2
 8005176:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;
  uint32_t algo;

  if (hcryp->State == HAL_CRYP_STATE_READY)
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800517e:	b2db      	uxtb	r3, r3
 8005180:	2b01      	cmp	r3, #1
 8005182:	f040 8114 	bne.w	80053ae <HAL_CRYP_Decrypt+0x246>
  {
    /* Change state Busy */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2202      	movs	r2, #2
 800518a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process locked */
    __HAL_LOCK(hcryp);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8005194:	2b01      	cmp	r3, #1
 8005196:	d101      	bne.n	800519c <HAL_CRYP_Decrypt+0x34>
 8005198:	2302      	movs	r3, #2
 800519a:	e111      	b.n	80053c0 <HAL_CRYP_Decrypt+0x258>
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	2201      	movs	r2, #1
 80051a0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr  parameters*/
    hcryp->CrypInCount = 0U;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	2200      	movs	r2, #0
 80051a8:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->CrypOutCount = 0U;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	2200      	movs	r2, #0
 80051ae:	879a      	strh	r2, [r3, #60]	; 0x3c
    hcryp->pCrypInBuffPtr = Input;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	68ba      	ldr	r2, [r7, #8]
 80051b4:	631a      	str	r2, [r3, #48]	; 0x30
    hcryp->pCrypOutBuffPtr = Output;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	683a      	ldr	r2, [r7, #0]
 80051ba:	635a      	str	r2, [r3, #52]	; 0x34

    /*  Calculate Size parameter in Byte*/
    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d105      	bne.n	80051d0 <HAL_CRYP_Decrypt+0x68>
    {
      hcryp->Size = Size * 4U;
 80051c4:	88fb      	ldrh	r3, [r7, #6]
 80051c6:	009b      	lsls	r3, r3, #2
 80051c8:	b29a      	uxth	r2, r3
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80051ce:	e002      	b.n	80051d6 <HAL_CRYP_Decrypt+0x6e>
    }
    else
    {
      hcryp->Size = Size;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	88fa      	ldrh	r2, [r7, #6]
 80051d4:	87da      	strh	r2, [r3, #62]	; 0x3e
    }

#if defined (CRYP)

    /* Set Decryption operating mode*/
    MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGODIR, CRYP_OPERATINGMODE_DECRYPT);
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	681a      	ldr	r2, [r3, #0]
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f042 0204 	orr.w	r2, r2, #4
 80051e4:	601a      	str	r2, [r3, #0]

    /* algo get algorithm selected */
    algo = hcryp->Instance->CR & CRYP_CR_ALGOMODE;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	681a      	ldr	r2, [r3, #0]
 80051ec:	4b76      	ldr	r3, [pc, #472]	; (80053c8 <HAL_CRYP_Decrypt+0x260>)
 80051ee:	4013      	ands	r3, r2
 80051f0:	613b      	str	r3, [r7, #16]
 80051f2:	693b      	ldr	r3, [r7, #16]
 80051f4:	2b30      	cmp	r3, #48	; 0x30
 80051f6:	f200 80be 	bhi.w	8005376 <HAL_CRYP_Decrypt+0x20e>
 80051fa:	a201      	add	r2, pc, #4	; (adr r2, 8005200 <HAL_CRYP_Decrypt+0x98>)
 80051fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005200:	080052c5 	.word	0x080052c5
 8005204:	08005377 	.word	0x08005377
 8005208:	08005377 	.word	0x08005377
 800520c:	08005377 	.word	0x08005377
 8005210:	08005377 	.word	0x08005377
 8005214:	08005377 	.word	0x08005377
 8005218:	08005377 	.word	0x08005377
 800521c:	08005377 	.word	0x08005377
 8005220:	080052c5 	.word	0x080052c5
 8005224:	08005377 	.word	0x08005377
 8005228:	08005377 	.word	0x08005377
 800522c:	08005377 	.word	0x08005377
 8005230:	08005377 	.word	0x08005377
 8005234:	08005377 	.word	0x08005377
 8005238:	08005377 	.word	0x08005377
 800523c:	08005377 	.word	0x08005377
 8005240:	080052c5 	.word	0x080052c5
 8005244:	08005377 	.word	0x08005377
 8005248:	08005377 	.word	0x08005377
 800524c:	08005377 	.word	0x08005377
 8005250:	08005377 	.word	0x08005377
 8005254:	08005377 	.word	0x08005377
 8005258:	08005377 	.word	0x08005377
 800525c:	08005377 	.word	0x08005377
 8005260:	080052c5 	.word	0x080052c5
 8005264:	08005377 	.word	0x08005377
 8005268:	08005377 	.word	0x08005377
 800526c:	08005377 	.word	0x08005377
 8005270:	08005377 	.word	0x08005377
 8005274:	08005377 	.word	0x08005377
 8005278:	08005377 	.word	0x08005377
 800527c:	08005377 	.word	0x08005377
 8005280:	08005369 	.word	0x08005369
 8005284:	08005377 	.word	0x08005377
 8005288:	08005377 	.word	0x08005377
 800528c:	08005377 	.word	0x08005377
 8005290:	08005377 	.word	0x08005377
 8005294:	08005377 	.word	0x08005377
 8005298:	08005377 	.word	0x08005377
 800529c:	08005377 	.word	0x08005377
 80052a0:	08005369 	.word	0x08005369
 80052a4:	08005377 	.word	0x08005377
 80052a8:	08005377 	.word	0x08005377
 80052ac:	08005377 	.word	0x08005377
 80052b0:	08005377 	.word	0x08005377
 80052b4:	08005377 	.word	0x08005377
 80052b8:	08005377 	.word	0x08005377
 80052bc:	08005377 	.word	0x08005377
 80052c0:	08005369 	.word	0x08005369
      case CRYP_DES_CBC:
      case CRYP_TDES_ECB:
      case CRYP_TDES_CBC:

        /*Set Key */
        hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	68da      	ldr	r2, [r3, #12]
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	6812      	ldr	r2, [r2, #0]
 80052ce:	629a      	str	r2, [r3, #40]	; 0x28
        hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	68da      	ldr	r2, [r3, #12]
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	6852      	ldr	r2, [r2, #4]
 80052da:	62da      	str	r2, [r3, #44]	; 0x2c
        if ((hcryp->Init.Algorithm == CRYP_TDES_ECB) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	695b      	ldr	r3, [r3, #20]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d003      	beq.n	80052ec <HAL_CRYP_Decrypt+0x184>
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	695b      	ldr	r3, [r3, #20]
 80052e8:	2b08      	cmp	r3, #8
 80052ea:	d117      	bne.n	800531c <HAL_CRYP_Decrypt+0x1b4>
        {
          hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	68da      	ldr	r2, [r3, #12]
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	6892      	ldr	r2, [r2, #8]
 80052f6:	631a      	str	r2, [r3, #48]	; 0x30
          hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	68da      	ldr	r2, [r3, #12]
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	68d2      	ldr	r2, [r2, #12]
 8005302:	635a      	str	r2, [r3, #52]	; 0x34
          hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	68da      	ldr	r2, [r3, #12]
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	6912      	ldr	r2, [r2, #16]
 800530e:	639a      	str	r2, [r3, #56]	; 0x38
          hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	68da      	ldr	r2, [r3, #12]
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	6952      	ldr	r2, [r2, #20]
 800531a:	63da      	str	r2, [r3, #60]	; 0x3c
        }

        /*Set Initialization Vector (IV)*/
        if ((hcryp->Init.Algorithm == CRYP_DES_CBC) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	695b      	ldr	r3, [r3, #20]
 8005320:	2b18      	cmp	r3, #24
 8005322:	d003      	beq.n	800532c <HAL_CRYP_Decrypt+0x1c4>
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	695b      	ldr	r3, [r3, #20]
 8005328:	2b08      	cmp	r3, #8
 800532a:	d10b      	bne.n	8005344 <HAL_CRYP_Decrypt+0x1dc>
        {
          hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	691a      	ldr	r2, [r3, #16]
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	6812      	ldr	r2, [r2, #0]
 8005336:	641a      	str	r2, [r3, #64]	; 0x40
          hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	691a      	ldr	r2, [r3, #16]
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	6852      	ldr	r2, [r2, #4]
 8005342:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Flush FIFO */
        HAL_CRYP_FIFO_FLUSH(hcryp);
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	681a      	ldr	r2, [r3, #0]
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005352:	601a      	str	r2, [r3, #0]

        /* Set the phase */
        hcryp->Phase = CRYP_PHASE_PROCESS;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	2202      	movs	r2, #2
 8005358:	641a      	str	r2, [r3, #64]	; 0x40

        /* Start DES/TDES decryption process */
        status = CRYP_TDES_Process(hcryp, Timeout);
 800535a:	6a39      	ldr	r1, [r7, #32]
 800535c:	68f8      	ldr	r0, [r7, #12]
 800535e:	f000 f83f 	bl	80053e0 <CRYP_TDES_Process>
 8005362:	4603      	mov	r3, r0
 8005364:	75fb      	strb	r3, [r7, #23]

        break;
 8005366:	e016      	b.n	8005396 <HAL_CRYP_Decrypt+0x22e>
      case CRYP_AES_ECB:
      case CRYP_AES_CBC:
      case CRYP_AES_CTR:

        /* AES decryption */
        status = CRYP_AES_Decrypt(hcryp, Timeout);
 8005368:	6a39      	ldr	r1, [r7, #32]
 800536a:	68f8      	ldr	r0, [r7, #12]
 800536c:	f000 f980 	bl	8005670 <CRYP_AES_Decrypt>
 8005370:	4603      	mov	r3, r0
 8005372:	75fb      	strb	r3, [r7, #23]
        break;
 8005374:	e00f      	b.n	8005396 <HAL_CRYP_Decrypt+0x22e>
        /* AES CCM decryption */
        status = CRYP_AESCCM_Process(hcryp, Timeout);
        break;
        #endif /* GCM CCM defined*/
      default:
        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800537a:	f043 0220 	orr.w	r2, r3, #32
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	651a      	str	r2, [r3, #80]	; 0x50
        /* Change the CRYP peripheral state */
        hcryp->State = HAL_CRYP_STATE_READY;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	2201      	movs	r2, #1
 8005386:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	2200      	movs	r2, #0
 800538e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 8005392:	2301      	movs	r3, #1
 8005394:	e014      	b.n	80053c0 <HAL_CRYP_Decrypt+0x258>
        __HAL_UNLOCK(hcryp);
        return HAL_ERROR;
    }
#endif /* End AES or CRYP */

    if (status == HAL_OK)
 8005396:	7dfb      	ldrb	r3, [r7, #23]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d110      	bne.n	80053be <HAL_CRYP_Decrypt+0x256>
    {
      /* Change the CRYP peripheral state */
      hcryp->State = HAL_CRYP_STATE_READY;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	2201      	movs	r2, #1
 80053a0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2200      	movs	r2, #0
 80053a8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 80053ac:	e007      	b.n	80053be <HAL_CRYP_Decrypt+0x256>
    }
  }
  else
  {
    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053b2:	f043 0208 	orr.w	r2, r3, #8
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	651a      	str	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 80053ba:	2301      	movs	r3, #1
 80053bc:	e000      	b.n	80053c0 <HAL_CRYP_Decrypt+0x258>
  }

  /* Return function status */
  return HAL_OK;
 80053be:	2300      	movs	r3, #0
}
 80053c0:	4618      	mov	r0, r3
 80053c2:	3718      	adds	r7, #24
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bd80      	pop	{r7, pc}
 80053c8:	00080038 	.word	0x00080038

080053cc <HAL_CRYP_ErrorCallback>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module.
  * @retval None
  */
__weak void HAL_CRYP_ErrorCallback(CRYP_HandleTypeDef *hcryp)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b083      	sub	sp, #12
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
  UNUSED(hcryp);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CRYP_ErrorCallback could be implemented in the user file
   */
}
 80053d4:	bf00      	nop
 80053d6:	370c      	adds	r7, #12
 80053d8:	46bd      	mov	sp, r7
 80053da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053de:	4770      	bx	lr

080053e0 <CRYP_TDES_Process>:
  *         the configuration information for CRYP module
  * @param  Timeout: specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_TDES_Process(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b088      	sub	sp, #32
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
 80053e8:	6039      	str	r1, [r7, #0]
  uint16_t incount; /* Temporary CrypInCount Value */
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t i;

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	681a      	ldr	r2, [r3, #0]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80053f8:	601a      	str	r2, [r3, #0]
  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80053fe:	83fb      	strh	r3, [r7, #30]

  /*Start processing*/
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8005400:	e0a3      	b.n	800554a <CRYP_TDES_Process+0x16a>
  {
    /* Temporary CrypInCount Value */
    incount = hcryp->CrypInCount;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005406:	82fb      	strh	r3, [r7, #22]
    /* Write plain data and get cipher data */
    if (((hcryp->Instance->SR & CRYP_FLAG_IFNF) != 0x0U) && (incount < (hcryp->Size / 4U)))
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	685b      	ldr	r3, [r3, #4]
 800540e:	f003 0302 	and.w	r3, r3, #2
 8005412:	2b00      	cmp	r3, #0
 8005414:	d02a      	beq.n	800546c <CRYP_TDES_Process+0x8c>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800541a:	089b      	lsrs	r3, r3, #2
 800541c:	b29b      	uxth	r3, r3
 800541e:	8afa      	ldrh	r2, [r7, #22]
 8005420:	429a      	cmp	r2, r3
 8005422:	d223      	bcs.n	800546c <CRYP_TDES_Process+0x8c>
    {
      /* Write the input block in the IN FIFO */
      hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800542c:	b29b      	uxth	r3, r3
 800542e:	009b      	lsls	r3, r3, #2
 8005430:	441a      	add	r2, r3
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	6812      	ldr	r2, [r2, #0]
 8005438:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800543e:	b29b      	uxth	r3, r3
 8005440:	3301      	adds	r3, #1
 8005442:	b29a      	uxth	r2, r3
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	875a      	strh	r2, [r3, #58]	; 0x3a
      hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005450:	b29b      	uxth	r3, r3
 8005452:	009b      	lsls	r3, r3, #2
 8005454:	441a      	add	r2, r3
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	6812      	ldr	r2, [r2, #0]
 800545c:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005462:	b29b      	uxth	r3, r3
 8005464:	3301      	adds	r3, #1
 8005466:	b29a      	uxth	r2, r3
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	875a      	strh	r2, [r3, #58]	; 0x3a
    }

    /* Wait for OFNE flag to be raised */
    if (CRYP_WaitOnOFNEFlag(hcryp, Timeout) != HAL_OK)
 800546c:	6839      	ldr	r1, [r7, #0]
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f000 fb39 	bl	8005ae6 <CRYP_WaitOnOFNEFlag>
 8005474:	4603      	mov	r3, r0
 8005476:	2b00      	cmp	r3, #0
 8005478:	d018      	beq.n	80054ac <CRYP_TDES_Process+0xcc>
    {
      /* Disable the CRYP peripheral clock */
      __HAL_CRYP_DISABLE(hcryp);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	681a      	ldr	r2, [r3, #0]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005488:	601a      	str	r2, [r3, #0]

      /* Change state & errorCode*/
      hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800548e:	f043 0210 	orr.w	r2, r3, #16
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	651a      	str	r2, [r3, #80]	; 0x50
      hcryp->State = HAL_CRYP_STATE_READY;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2201      	movs	r2, #1
 800549a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2200      	movs	r2, #0
 80054a2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1)
      /*Call registered error callback*/
      hcryp->ErrorCallback(hcryp);
#else
      /*Call legacy weak error callback*/
      HAL_CRYP_ErrorCallback(hcryp);
 80054a6:	6878      	ldr	r0, [r7, #4]
 80054a8:	f7ff ff90 	bl	80053cc <HAL_CRYP_ErrorCallback>
#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
    }

    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80054b0:	83fb      	strh	r3, [r7, #30]

    if (((hcryp->Instance->SR & CRYP_FLAG_OFNE) != 0x0U) && (outcount < (hcryp->Size / 4U)))
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	f003 0304 	and.w	r3, r3, #4
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d041      	beq.n	8005544 <CRYP_TDES_Process+0x164>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054c4:	089b      	lsrs	r3, r3, #2
 80054c6:	b29b      	uxth	r3, r3
 80054c8:	8bfa      	ldrh	r2, [r7, #30]
 80054ca:	429a      	cmp	r2, r3
 80054cc:	d23a      	bcs.n	8005544 <CRYP_TDES_Process+0x164>
    {
      /* Read the output block from the Output FIFO and put them in temporary Buffer then get CrypOutBuff from temporary buffer  */
      for (i = 0U; i < 2U; i++)
 80054ce:	2300      	movs	r3, #0
 80054d0:	61bb      	str	r3, [r7, #24]
 80054d2:	e00c      	b.n	80054ee <CRYP_TDES_Process+0x10e>
      {
        temp[i] = hcryp->Instance->DOUT;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	68da      	ldr	r2, [r3, #12]
 80054da:	69bb      	ldr	r3, [r7, #24]
 80054dc:	009b      	lsls	r3, r3, #2
 80054de:	f107 0120 	add.w	r1, r7, #32
 80054e2:	440b      	add	r3, r1
 80054e4:	f843 2c14 	str.w	r2, [r3, #-20]
      for (i = 0U; i < 2U; i++)
 80054e8:	69bb      	ldr	r3, [r7, #24]
 80054ea:	3301      	adds	r3, #1
 80054ec:	61bb      	str	r3, [r7, #24]
 80054ee:	69bb      	ldr	r3, [r7, #24]
 80054f0:	2b01      	cmp	r3, #1
 80054f2:	d9ef      	bls.n	80054d4 <CRYP_TDES_Process+0xf4>
      }
      i = 0U;
 80054f4:	2300      	movs	r3, #0
 80054f6:	61bb      	str	r3, [r7, #24]
      while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 2U))
 80054f8:	e018      	b.n	800552c <CRYP_TDES_Process+0x14c>
      {
        *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005502:	b29b      	uxth	r3, r3
 8005504:	009b      	lsls	r3, r3, #2
 8005506:	441a      	add	r2, r3
 8005508:	69bb      	ldr	r3, [r7, #24]
 800550a:	009b      	lsls	r3, r3, #2
 800550c:	f107 0120 	add.w	r1, r7, #32
 8005510:	440b      	add	r3, r1
 8005512:	f853 3c14 	ldr.w	r3, [r3, #-20]
 8005516:	6013      	str	r3, [r2, #0]
        hcryp->CrypOutCount++;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800551c:	b29b      	uxth	r3, r3
 800551e:	3301      	adds	r3, #1
 8005520:	b29a      	uxth	r2, r3
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	879a      	strh	r2, [r3, #60]	; 0x3c
        i++;
 8005526:	69bb      	ldr	r3, [r7, #24]
 8005528:	3301      	adds	r3, #1
 800552a:	61bb      	str	r3, [r7, #24]
      while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 2U))
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005530:	b29a      	uxth	r2, r3
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005536:	089b      	lsrs	r3, r3, #2
 8005538:	b29b      	uxth	r3, r3
 800553a:	429a      	cmp	r2, r3
 800553c:	d202      	bcs.n	8005544 <CRYP_TDES_Process+0x164>
 800553e:	69bb      	ldr	r3, [r7, #24]
 8005540:	2b01      	cmp	r3, #1
 8005542:	d9da      	bls.n	80054fa <CRYP_TDES_Process+0x11a>
      }
    }
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005548:	83fb      	strh	r3, [r7, #30]
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800554e:	b29a      	uxth	r2, r3
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005554:	089b      	lsrs	r3, r3, #2
 8005556:	b29b      	uxth	r3, r3
 8005558:	429a      	cmp	r2, r3
 800555a:	d207      	bcs.n	800556c <CRYP_TDES_Process+0x18c>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005560:	089b      	lsrs	r3, r3, #2
 8005562:	b29b      	uxth	r3, r3
 8005564:	8bfa      	ldrh	r2, [r7, #30]
 8005566:	429a      	cmp	r2, r3
 8005568:	f4ff af4b 	bcc.w	8005402 <CRYP_TDES_Process+0x22>
  }
  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	681a      	ldr	r2, [r3, #0]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800557a:	601a      	str	r2, [r3, #0]
  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2201      	movs	r2, #1
 8005580:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Return function status */
  return HAL_OK;
 8005584:	2300      	movs	r3, #0
}
 8005586:	4618      	mov	r0, r3
 8005588:	3720      	adds	r7, #32
 800558a:	46bd      	mov	sp, r7
 800558c:	bd80      	pop	{r7, pc}

0800558e <CRYP_AES_Encrypt>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure
  * @param  Timeout: specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AES_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 800558e:	b580      	push	{r7, lr}
 8005590:	b084      	sub	sp, #16
 8005592:	af00      	add	r7, sp, #0
 8005594:	6078      	str	r0, [r7, #4]
 8005596:	6039      	str	r1, [r7, #0]
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 8005598:	2301      	movs	r3, #1
 800559a:	60bb      	str	r3, [r7, #8]

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055a0:	2b01      	cmp	r3, #1
 80055a2:	d109      	bne.n	80055b8 <CRYP_AES_Encrypt+0x2a>
  {
    if (hcryp->KeyIVConfig == 1U)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055a8:	2b01      	cmp	r3, #1
 80055aa:	d102      	bne.n	80055b2 <CRYP_AES_Encrypt+0x24>
    {
      /* If the Key and IV configuration has to be done only once
      and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 80055ac:	2300      	movs	r3, #0
 80055ae:	60bb      	str	r3, [r7, #8]
 80055b0:	e002      	b.n	80055b8 <CRYP_AES_Encrypt+0x2a>
    else
    {
      /* If the Key and IV configuration has to be done only once
      and if it has not been done already, do it and set KeyIVConfig
      to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2201      	movs	r2, #1
 80055b6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }

  if (DoKeyIVConfig == 1U)
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	2b01      	cmp	r3, #1
 80055bc:	d121      	bne.n	8005602 <CRYP_AES_Encrypt+0x74>
  {

    /*  Set the Key*/
    CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	689b      	ldr	r3, [r3, #8]
 80055c2:	4619      	mov	r1, r3
 80055c4:	6878      	ldr	r0, [r7, #4]
 80055c6:	f000 f9dd 	bl	8005984 <CRYP_SetKey>

    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	695b      	ldr	r3, [r3, #20]
 80055ce:	2b20      	cmp	r3, #32
 80055d0:	d017      	beq.n	8005602 <CRYP_AES_Encrypt+0x74>
      hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
      hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1);
      hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2);
      hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3);
#else /* CRYP */
      hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	691a      	ldr	r2, [r3, #16]
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	6812      	ldr	r2, [r2, #0]
 80055dc:	641a      	str	r2, [r3, #64]	; 0x40
      hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	691a      	ldr	r2, [r3, #16]
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	6852      	ldr	r2, [r2, #4]
 80055e8:	645a      	str	r2, [r3, #68]	; 0x44
      hcryp->Instance->IV1LR = *(uint32_t *)(hcryp->Init.pInitVect + 2);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	691a      	ldr	r2, [r3, #16]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	6892      	ldr	r2, [r2, #8]
 80055f4:	649a      	str	r2, [r3, #72]	; 0x48
      hcryp->Instance->IV1RR = *(uint32_t *)(hcryp->Init.pInitVect + 3);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	691a      	ldr	r2, [r3, #16]
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	68d2      	ldr	r2, [r2, #12]
 8005600:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* End AES or CRYP */
    }
  } /* if (DoKeyIVConfig == 1U) */

  /* Set the phase */
  hcryp->Phase = CRYP_PHASE_PROCESS;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2202      	movs	r2, #2
 8005606:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	681a      	ldr	r2, [r3, #0]
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005616:	601a      	str	r2, [r3, #0]

  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800561c:	81fb      	strh	r3, [r7, #14]

  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 800561e:	e006      	b.n	800562e <CRYP_AES_Encrypt+0xa0>
  {
    /* Write plain Ddta and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 8005620:	6839      	ldr	r1, [r7, #0]
 8005622:	6878      	ldr	r0, [r7, #4]
 8005624:	f000 f8e0 	bl	80057e8 <CRYP_AES_ProcessData>
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800562c:	81fb      	strh	r3, [r7, #14]
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005632:	b29a      	uxth	r2, r3
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005638:	089b      	lsrs	r3, r3, #2
 800563a:	b29b      	uxth	r3, r3
 800563c:	429a      	cmp	r2, r3
 800563e:	d206      	bcs.n	800564e <CRYP_AES_Encrypt+0xc0>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005644:	089b      	lsrs	r3, r3, #2
 8005646:	b29b      	uxth	r3, r3
 8005648:	89fa      	ldrh	r2, [r7, #14]
 800564a:	429a      	cmp	r2, r3
 800564c:	d3e8      	bcc.n	8005620 <CRYP_AES_Encrypt+0x92>
  }

  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	681a      	ldr	r2, [r3, #0]
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800565c:	601a      	str	r2, [r3, #0]

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2201      	movs	r2, #1
 8005662:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Return function status */
  return HAL_OK;
 8005666:	2300      	movs	r3, #0
}
 8005668:	4618      	mov	r0, r3
 800566a:	3710      	adds	r7, #16
 800566c:	46bd      	mov	sp, r7
 800566e:	bd80      	pop	{r7, pc}

08005670 <CRYP_AES_Decrypt>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AES_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b084      	sub	sp, #16
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
 8005678:	6039      	str	r1, [r7, #0]
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 800567a:	2301      	movs	r3, #1
 800567c:	60bb      	str	r3, [r7, #8]

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005682:	2b01      	cmp	r3, #1
 8005684:	d109      	bne.n	800569a <CRYP_AES_Decrypt+0x2a>
  {
    if (hcryp->KeyIVConfig == 1U)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800568a:	2b01      	cmp	r3, #1
 800568c:	d102      	bne.n	8005694 <CRYP_AES_Decrypt+0x24>
    {
      /* If the Key and IV configuration has to be done only once
      and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 800568e:	2300      	movs	r3, #0
 8005690:	60bb      	str	r3, [r7, #8]
 8005692:	e002      	b.n	800569a <CRYP_AES_Decrypt+0x2a>
    else
    {
      /* If the Key and IV configuration has to be done only once
      and if it has not been done already, do it and set KeyIVConfig
      to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2201      	movs	r2, #1
 8005698:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }

  if (DoKeyIVConfig == 1U)
 800569a:	68bb      	ldr	r3, [r7, #8]
 800569c:	2b01      	cmp	r3, #1
 800569e:	d16c      	bne.n	800577a <CRYP_AES_Decrypt+0x10a>
  {
    /*  Key preparation for ECB/CBC */
    if (hcryp->Init.Algorithm != CRYP_AES_CTR)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	695b      	ldr	r3, [r3, #20]
 80056a4:	2b30      	cmp	r3, #48	; 0x30
 80056a6:	d046      	beq.n	8005736 <CRYP_AES_Decrypt+0xc6>
        /* Set decryption & Key preparation operating mode*/
        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION_DECRYPT);
      }
#else /* CRYP */
      /* change ALGOMODE to key preparation for decryption*/
      MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGOMODE, CRYP_CR_ALGOMODE_AES_KEY);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80056b2:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 80056b6:	687a      	ldr	r2, [r7, #4]
 80056b8:	6812      	ldr	r2, [r2, #0]
 80056ba:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 80056be:	6013      	str	r3, [r2, #0]

      /*  Set the Key*/
      CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	689b      	ldr	r3, [r3, #8]
 80056c4:	4619      	mov	r1, r3
 80056c6:	6878      	ldr	r0, [r7, #4]
 80056c8:	f000 f95c 	bl	8005984 <CRYP_SetKey>

      /* Enable CRYP */
      __HAL_CRYP_ENABLE(hcryp);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	681a      	ldr	r2, [r3, #0]
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80056da:	601a      	str	r2, [r3, #0]

      /* Wait for BUSY flag to be raised */
      if (CRYP_WaitOnBUSYFlag(hcryp, Timeout) != HAL_OK)
 80056dc:	6839      	ldr	r1, [r7, #0]
 80056de:	6878      	ldr	r0, [r7, #4]
 80056e0:	f000 f9db 	bl	8005a9a <CRYP_WaitOnBUSYFlag>
 80056e4:	4603      	mov	r3, r0
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d017      	beq.n	800571a <CRYP_AES_Decrypt+0xaa>
      {
        /* Disable the CRYP peripheral clock */
        __HAL_CRYP_DISABLE(hcryp);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	681a      	ldr	r2, [r3, #0]
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80056f8:	601a      	str	r2, [r3, #0]

        /* Change state */
        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056fe:	f043 0210 	orr.w	r2, r3, #16
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	651a      	str	r2, [r3, #80]	; 0x50
        hcryp->State = HAL_CRYP_STATE_READY;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2201      	movs	r2, #1
 800570a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2200      	movs	r2, #0
 8005712:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 8005716:	2301      	movs	r3, #1
 8005718:	e062      	b.n	80057e0 <CRYP_AES_Decrypt+0x170>
      }
      /* Turn back to ALGOMODE of the configuration */
      MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGOMODE, hcryp->Init.Algorithm);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8005724:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8005728:	687a      	ldr	r2, [r7, #4]
 800572a:	6951      	ldr	r1, [r2, #20]
 800572c:	687a      	ldr	r2, [r7, #4]
 800572e:	6812      	ldr	r2, [r2, #0]
 8005730:	430b      	orrs	r3, r1
 8005732:	6013      	str	r3, [r2, #0]
 8005734:	e005      	b.n	8005742 <CRYP_AES_Decrypt+0xd2>
#endif /* End AES or CRYP  */
    }
    else  /*Algorithm CTR */
    {
      /*  Set the Key*/
      CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	689b      	ldr	r3, [r3, #8]
 800573a:	4619      	mov	r1, r3
 800573c:	6878      	ldr	r0, [r7, #4]
 800573e:	f000 f921 	bl	8005984 <CRYP_SetKey>
    }

    /* Set IV */
    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	695b      	ldr	r3, [r3, #20]
 8005746:	2b20      	cmp	r3, #32
 8005748:	d017      	beq.n	800577a <CRYP_AES_Decrypt+0x10a>
      hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
      hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1);
      hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2);
      hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3);
#else /* CRYP */
      hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	691a      	ldr	r2, [r3, #16]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	6812      	ldr	r2, [r2, #0]
 8005754:	641a      	str	r2, [r3, #64]	; 0x40
      hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	691a      	ldr	r2, [r3, #16]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	6852      	ldr	r2, [r2, #4]
 8005760:	645a      	str	r2, [r3, #68]	; 0x44
      hcryp->Instance->IV1LR = *(uint32_t *)(hcryp->Init.pInitVect + 2);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	691a      	ldr	r2, [r3, #16]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	6892      	ldr	r2, [r2, #8]
 800576c:	649a      	str	r2, [r3, #72]	; 0x48
      hcryp->Instance->IV1RR = *(uint32_t *)(hcryp->Init.pInitVect + 3);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	691a      	ldr	r2, [r3, #16]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	68d2      	ldr	r2, [r2, #12]
 8005778:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* End AES or CRYP */
    }
  } /* if (DoKeyIVConfig == 1U) */
  /* Set the phase */
  hcryp->Phase = CRYP_PHASE_PROCESS;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2202      	movs	r2, #2
 800577e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	681a      	ldr	r2, [r3, #0]
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800578e:	601a      	str	r2, [r3, #0]

  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005794:	81fb      	strh	r3, [r7, #14]

  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8005796:	e006      	b.n	80057a6 <CRYP_AES_Decrypt+0x136>
  {
    /* Write plain data and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 8005798:	6839      	ldr	r1, [r7, #0]
 800579a:	6878      	ldr	r0, [r7, #4]
 800579c:	f000 f824 	bl	80057e8 <CRYP_AES_ProcessData>
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80057a4:	81fb      	strh	r3, [r7, #14]
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80057aa:	b29a      	uxth	r2, r3
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057b0:	089b      	lsrs	r3, r3, #2
 80057b2:	b29b      	uxth	r3, r3
 80057b4:	429a      	cmp	r2, r3
 80057b6:	d206      	bcs.n	80057c6 <CRYP_AES_Decrypt+0x156>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057bc:	089b      	lsrs	r3, r3, #2
 80057be:	b29b      	uxth	r3, r3
 80057c0:	89fa      	ldrh	r2, [r7, #14]
 80057c2:	429a      	cmp	r2, r3
 80057c4:	d3e8      	bcc.n	8005798 <CRYP_AES_Decrypt+0x128>
  }

  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	681a      	ldr	r2, [r3, #0]
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80057d4:	601a      	str	r2, [r3, #0]

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2201      	movs	r2, #1
 80057da:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Return function status */
  return HAL_OK;
 80057de:	2300      	movs	r3, #0
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	3710      	adds	r7, #16
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}

080057e8 <CRYP_AES_ProcessData>:
  *         the configuration information for CRYP module
  * @param  Timeout: Specify Timeout value
  * @retval None
  */
static void CRYP_AES_ProcessData(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b088      	sub	sp, #32
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
 80057f0:	6039      	str	r1, [r7, #0]
#endif

#if defined (CRYP)

  /*Temporary CrypOutCount Value*/
  incount = hcryp->CrypInCount;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80057f6:	837b      	strh	r3, [r7, #26]

  if (((hcryp->Instance->SR & CRYP_FLAG_IFNF) != 0x0U) && (incount < (hcryp->Size / 4U)))
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	685b      	ldr	r3, [r3, #4]
 80057fe:	f003 0302 	and.w	r3, r3, #2
 8005802:	2b00      	cmp	r3, #0
 8005804:	d04e      	beq.n	80058a4 <CRYP_AES_ProcessData+0xbc>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800580a:	089b      	lsrs	r3, r3, #2
 800580c:	b29b      	uxth	r3, r3
 800580e:	8b7a      	ldrh	r2, [r7, #26]
 8005810:	429a      	cmp	r2, r3
 8005812:	d247      	bcs.n	80058a4 <CRYP_AES_ProcessData+0xbc>
  {
    /* Write the input block in the IN FIFO */
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800581c:	b29b      	uxth	r3, r3
 800581e:	009b      	lsls	r3, r3, #2
 8005820:	441a      	add	r2, r3
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	6812      	ldr	r2, [r2, #0]
 8005828:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800582e:	b29b      	uxth	r3, r3
 8005830:	3301      	adds	r3, #1
 8005832:	b29a      	uxth	r2, r3
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005840:	b29b      	uxth	r3, r3
 8005842:	009b      	lsls	r3, r3, #2
 8005844:	441a      	add	r2, r3
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	6812      	ldr	r2, [r2, #0]
 800584c:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005852:	b29b      	uxth	r3, r3
 8005854:	3301      	adds	r3, #1
 8005856:	b29a      	uxth	r2, r3
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005864:	b29b      	uxth	r3, r3
 8005866:	009b      	lsls	r3, r3, #2
 8005868:	441a      	add	r2, r3
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	6812      	ldr	r2, [r2, #0]
 8005870:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005876:	b29b      	uxth	r3, r3
 8005878:	3301      	adds	r3, #1
 800587a:	b29a      	uxth	r2, r3
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005888:	b29b      	uxth	r3, r3
 800588a:	009b      	lsls	r3, r3, #2
 800588c:	441a      	add	r2, r3
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	6812      	ldr	r2, [r2, #0]
 8005894:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800589a:	b29b      	uxth	r3, r3
 800589c:	3301      	adds	r3, #1
 800589e:	b29a      	uxth	r2, r3
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	875a      	strh	r2, [r3, #58]	; 0x3a
  }

  /* Wait for OFNE flag to be raised */
  if (CRYP_WaitOnOFNEFlag(hcryp, Timeout) != HAL_OK)
 80058a4:	6839      	ldr	r1, [r7, #0]
 80058a6:	6878      	ldr	r0, [r7, #4]
 80058a8:	f000 f91d 	bl	8005ae6 <CRYP_WaitOnOFNEFlag>
 80058ac:	4603      	mov	r3, r0
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d018      	beq.n	80058e4 <CRYP_AES_ProcessData+0xfc>
  {
    /* Disable the CRYP peripheral clock */
    __HAL_CRYP_DISABLE(hcryp);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	681a      	ldr	r2, [r3, #0]
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80058c0:	601a      	str	r2, [r3, #0]

    /* Change state & error code*/
    hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058c6:	f043 0210 	orr.w	r2, r3, #16
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	651a      	str	r2, [r3, #80]	; 0x50
    hcryp->State = HAL_CRYP_STATE_READY;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2201      	movs	r2, #1
 80058d2:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process unlocked */
    __HAL_UNLOCK(hcryp);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2200      	movs	r2, #0
 80058da:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hcryp->ErrorCallback(hcryp);
#else
    /*Call legacy weak error callback*/
    HAL_CRYP_ErrorCallback(hcryp);
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f7ff fd74 	bl	80053cc <HAL_CRYP_ErrorCallback>
#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
  }

  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80058e8:	833b      	strh	r3, [r7, #24]

  if (((hcryp->Instance->SR & CRYP_FLAG_OFNE) != 0x0U) && (outcount < (hcryp->Size / 4U)))
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	f003 0304 	and.w	r3, r3, #4
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d041      	beq.n	800597c <CRYP_AES_ProcessData+0x194>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058fc:	089b      	lsrs	r3, r3, #2
 80058fe:	b29b      	uxth	r3, r3
 8005900:	8b3a      	ldrh	r2, [r7, #24]
 8005902:	429a      	cmp	r2, r3
 8005904:	d23a      	bcs.n	800597c <CRYP_AES_ProcessData+0x194>
  {
    /* Read the output block from the Output FIFO and put them in temporary buffer then get CrypOutBuff from temporary buffer  */
    for (i = 0U; i < 4U; i++)
 8005906:	2300      	movs	r3, #0
 8005908:	61fb      	str	r3, [r7, #28]
 800590a:	e00c      	b.n	8005926 <CRYP_AES_ProcessData+0x13e>
    {
      temp[i] = hcryp->Instance->DOUT;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	68da      	ldr	r2, [r3, #12]
 8005912:	69fb      	ldr	r3, [r7, #28]
 8005914:	009b      	lsls	r3, r3, #2
 8005916:	f107 0120 	add.w	r1, r7, #32
 800591a:	440b      	add	r3, r1
 800591c:	f843 2c18 	str.w	r2, [r3, #-24]
    for (i = 0U; i < 4U; i++)
 8005920:	69fb      	ldr	r3, [r7, #28]
 8005922:	3301      	adds	r3, #1
 8005924:	61fb      	str	r3, [r7, #28]
 8005926:	69fb      	ldr	r3, [r7, #28]
 8005928:	2b03      	cmp	r3, #3
 800592a:	d9ef      	bls.n	800590c <CRYP_AES_ProcessData+0x124>
    }
    i = 0U;
 800592c:	2300      	movs	r3, #0
 800592e:	61fb      	str	r3, [r7, #28]
    while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 4U))
 8005930:	e018      	b.n	8005964 <CRYP_AES_ProcessData+0x17c>
    {
      *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800593a:	b29b      	uxth	r3, r3
 800593c:	009b      	lsls	r3, r3, #2
 800593e:	441a      	add	r2, r3
 8005940:	69fb      	ldr	r3, [r7, #28]
 8005942:	009b      	lsls	r3, r3, #2
 8005944:	f107 0120 	add.w	r1, r7, #32
 8005948:	440b      	add	r3, r1
 800594a:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800594e:	6013      	str	r3, [r2, #0]
      hcryp->CrypOutCount++;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005954:	b29b      	uxth	r3, r3
 8005956:	3301      	adds	r3, #1
 8005958:	b29a      	uxth	r2, r3
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	879a      	strh	r2, [r3, #60]	; 0x3c
      i++;
 800595e:	69fb      	ldr	r3, [r7, #28]
 8005960:	3301      	adds	r3, #1
 8005962:	61fb      	str	r3, [r7, #28]
    while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 4U))
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005968:	b29a      	uxth	r2, r3
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800596e:	089b      	lsrs	r3, r3, #2
 8005970:	b29b      	uxth	r3, r3
 8005972:	429a      	cmp	r2, r3
 8005974:	d202      	bcs.n	800597c <CRYP_AES_ProcessData+0x194>
 8005976:	69fb      	ldr	r3, [r7, #28]
 8005978:	2b03      	cmp	r3, #3
 800597a:	d9da      	bls.n	8005932 <CRYP_AES_ProcessData+0x14a>
    *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
    hcryp->CrypOutCount++;
    i++;
  }
#endif /* End AES or CRYP */
}
 800597c:	bf00      	nop
 800597e:	3720      	adds	r7, #32
 8005980:	46bd      	mov	sp, r7
 8005982:	bd80      	pop	{r7, pc}

08005984 <CRYP_SetKey>:
  *         the configuration information for CRYP module
  * @param  KeySize: Size of Key
  * @retval None
  */
static void CRYP_SetKey(CRYP_HandleTypeDef *hcryp, uint32_t KeySize)
{
 8005984:	b480      	push	{r7}
 8005986:	b083      	sub	sp, #12
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
 800598c:	6039      	str	r1, [r7, #0]
#if defined (CRYP)

  switch (KeySize)
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005994:	d00b      	beq.n	80059ae <CRYP_SetKey+0x2a>
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800599c:	d876      	bhi.n	8005a8c <CRYP_SetKey+0x108>
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d05a      	beq.n	8005a5a <CRYP_SetKey+0xd6>
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80059aa:	d031      	beq.n	8005a10 <CRYP_SetKey+0x8c>
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 2);
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 3);

      break;
    default:
      break;
 80059ac:	e06e      	b.n	8005a8c <CRYP_SetKey+0x108>
      hcryp->Instance->K0LR = *(uint32_t *)(hcryp->Init.pKey);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	68da      	ldr	r2, [r3, #12]
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	6812      	ldr	r2, [r2, #0]
 80059b8:	621a      	str	r2, [r3, #32]
      hcryp->Instance->K0RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	68da      	ldr	r2, [r3, #12]
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	6852      	ldr	r2, [r2, #4]
 80059c4:	625a      	str	r2, [r3, #36]	; 0x24
      hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	68da      	ldr	r2, [r3, #12]
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	6892      	ldr	r2, [r2, #8]
 80059d0:	629a      	str	r2, [r3, #40]	; 0x28
      hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	68da      	ldr	r2, [r3, #12]
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	68d2      	ldr	r2, [r2, #12]
 80059dc:	62da      	str	r2, [r3, #44]	; 0x2c
      hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	68da      	ldr	r2, [r3, #12]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	6912      	ldr	r2, [r2, #16]
 80059e8:	631a      	str	r2, [r3, #48]	; 0x30
      hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	68da      	ldr	r2, [r3, #12]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	6952      	ldr	r2, [r2, #20]
 80059f4:	635a      	str	r2, [r3, #52]	; 0x34
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 6);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	68da      	ldr	r2, [r3, #12]
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	6992      	ldr	r2, [r2, #24]
 8005a00:	639a      	str	r2, [r3, #56]	; 0x38
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 7);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	68da      	ldr	r2, [r3, #12]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	69d2      	ldr	r2, [r2, #28]
 8005a0c:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 8005a0e:	e03e      	b.n	8005a8e <CRYP_SetKey+0x10a>
      hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	68da      	ldr	r2, [r3, #12]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	6812      	ldr	r2, [r2, #0]
 8005a1a:	629a      	str	r2, [r3, #40]	; 0x28
      hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	68da      	ldr	r2, [r3, #12]
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	6852      	ldr	r2, [r2, #4]
 8005a26:	62da      	str	r2, [r3, #44]	; 0x2c
      hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	68da      	ldr	r2, [r3, #12]
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	6892      	ldr	r2, [r2, #8]
 8005a32:	631a      	str	r2, [r3, #48]	; 0x30
      hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	68da      	ldr	r2, [r3, #12]
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	68d2      	ldr	r2, [r2, #12]
 8005a3e:	635a      	str	r2, [r3, #52]	; 0x34
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	68da      	ldr	r2, [r3, #12]
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	6912      	ldr	r2, [r2, #16]
 8005a4a:	639a      	str	r2, [r3, #56]	; 0x38
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	68da      	ldr	r2, [r3, #12]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	6952      	ldr	r2, [r2, #20]
 8005a56:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 8005a58:	e019      	b.n	8005a8e <CRYP_SetKey+0x10a>
      hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	68da      	ldr	r2, [r3, #12]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	6812      	ldr	r2, [r2, #0]
 8005a64:	631a      	str	r2, [r3, #48]	; 0x30
      hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	68da      	ldr	r2, [r3, #12]
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	6852      	ldr	r2, [r2, #4]
 8005a70:	635a      	str	r2, [r3, #52]	; 0x34
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	68da      	ldr	r2, [r3, #12]
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	6892      	ldr	r2, [r2, #8]
 8005a7c:	639a      	str	r2, [r3, #56]	; 0x38
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	68da      	ldr	r2, [r3, #12]
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	68d2      	ldr	r2, [r2, #12]
 8005a88:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 8005a8a:	e000      	b.n	8005a8e <CRYP_SetKey+0x10a>
      break;
 8005a8c:	bf00      	nop
      break;
    default:
      break;
  }
#endif /* End AES or CRYP  */
}
 8005a8e:	bf00      	nop
 8005a90:	370c      	adds	r7, #12
 8005a92:	46bd      	mov	sp, r7
 8005a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a98:	4770      	bx	lr

08005a9a <CRYP_WaitOnBUSYFlag>:
  *         the configuration information for CRYP module.
  * @param  Timeout: Timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_WaitOnBUSYFlag(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8005a9a:	b580      	push	{r7, lr}
 8005a9c:	b084      	sub	sp, #16
 8005a9e:	af00      	add	r7, sp, #0
 8005aa0:	6078      	str	r0, [r7, #4]
 8005aa2:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8005aa4:	f7fe fbd8 	bl	8004258 <HAL_GetTick>
 8005aa8:	60f8      	str	r0, [r7, #12]

  while (HAL_IS_BIT_SET(hcryp->Instance->SR, CRYP_FLAG_BUSY))
 8005aaa:	e010      	b.n	8005ace <CRYP_WaitOnBUSYFlag+0x34>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ab2:	d00c      	beq.n	8005ace <CRYP_WaitOnBUSYFlag+0x34>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005ab4:	f7fe fbd0 	bl	8004258 <HAL_GetTick>
 8005ab8:	4602      	mov	r2, r0
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	1ad3      	subs	r3, r2, r3
 8005abe:	683a      	ldr	r2, [r7, #0]
 8005ac0:	429a      	cmp	r2, r3
 8005ac2:	d302      	bcc.n	8005aca <CRYP_WaitOnBUSYFlag+0x30>
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d101      	bne.n	8005ace <CRYP_WaitOnBUSYFlag+0x34>
      {
        return HAL_ERROR;
 8005aca:	2301      	movs	r3, #1
 8005acc:	e007      	b.n	8005ade <CRYP_WaitOnBUSYFlag+0x44>
  while (HAL_IS_BIT_SET(hcryp->Instance->SR, CRYP_FLAG_BUSY))
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	685b      	ldr	r3, [r3, #4]
 8005ad4:	f003 0310 	and.w	r3, r3, #16
 8005ad8:	2b10      	cmp	r3, #16
 8005ada:	d0e7      	beq.n	8005aac <CRYP_WaitOnBUSYFlag+0x12>
      }
    }
  }
  return HAL_OK;
 8005adc:	2300      	movs	r3, #0
}
 8005ade:	4618      	mov	r0, r3
 8005ae0:	3710      	adds	r7, #16
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bd80      	pop	{r7, pc}

08005ae6 <CRYP_WaitOnOFNEFlag>:
  *         the configuration information for CRYP module.
  * @param  Timeout: Timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_WaitOnOFNEFlag(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8005ae6:	b580      	push	{r7, lr}
 8005ae8:	b084      	sub	sp, #16
 8005aea:	af00      	add	r7, sp, #0
 8005aec:	6078      	str	r0, [r7, #4]
 8005aee:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8005af0:	f7fe fbb2 	bl	8004258 <HAL_GetTick>
 8005af4:	60f8      	str	r0, [r7, #12]

  while (HAL_IS_BIT_CLR(hcryp->Instance->SR, CRYP_FLAG_OFNE))
 8005af6:	e010      	b.n	8005b1a <CRYP_WaitOnOFNEFlag+0x34>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005afe:	d00c      	beq.n	8005b1a <CRYP_WaitOnOFNEFlag+0x34>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005b00:	f7fe fbaa 	bl	8004258 <HAL_GetTick>
 8005b04:	4602      	mov	r2, r0
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	1ad3      	subs	r3, r2, r3
 8005b0a:	683a      	ldr	r2, [r7, #0]
 8005b0c:	429a      	cmp	r2, r3
 8005b0e:	d302      	bcc.n	8005b16 <CRYP_WaitOnOFNEFlag+0x30>
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d101      	bne.n	8005b1a <CRYP_WaitOnOFNEFlag+0x34>
      {
        return HAL_ERROR;
 8005b16:	2301      	movs	r3, #1
 8005b18:	e007      	b.n	8005b2a <CRYP_WaitOnOFNEFlag+0x44>
  while (HAL_IS_BIT_CLR(hcryp->Instance->SR, CRYP_FLAG_OFNE))
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	f003 0304 	and.w	r3, r3, #4
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d0e7      	beq.n	8005af8 <CRYP_WaitOnOFNEFlag+0x12>
      }
    }
  }
  return HAL_OK;
 8005b28:	2300      	movs	r3, #0
}
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	3710      	adds	r7, #16
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bd80      	pop	{r7, pc}

08005b32 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8005b32:	b580      	push	{r7, lr}
 8005b34:	b082      	sub	sp, #8
 8005b36:	af00      	add	r7, sp, #0
 8005b38:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d101      	bne.n	8005b44 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8005b40:	2301      	movs	r3, #1
 8005b42:	e014      	b.n	8005b6e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	791b      	ldrb	r3, [r3, #4]
 8005b48:	b2db      	uxtb	r3, r3
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d105      	bne.n	8005b5a <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2200      	movs	r2, #0
 8005b52:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005b54:	6878      	ldr	r0, [r7, #4]
 8005b56:	f7fd fe3f 	bl	80037d8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2202      	movs	r2, #2
 8005b5e:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2200      	movs	r2, #0
 8005b64:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2201      	movs	r2, #1
 8005b6a:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8005b6c:	2300      	movs	r3, #0
}
 8005b6e:	4618      	mov	r0, r3
 8005b70:	3708      	adds	r7, #8
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bd80      	pop	{r7, pc}

08005b76 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8005b76:	b480      	push	{r7}
 8005b78:	b085      	sub	sp, #20
 8005b7a:	af00      	add	r7, sp, #0
 8005b7c:	6078      	str	r0, [r7, #4]
 8005b7e:	6039      	str	r1, [r7, #0]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8005b80:	2300      	movs	r3, #0
 8005b82:	60fb      	str	r3, [r7, #12]
 8005b84:	2300      	movs	r3, #0
 8005b86:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	795b      	ldrb	r3, [r3, #5]
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d101      	bne.n	8005b94 <HAL_DAC_Start+0x1e>
 8005b90:	2302      	movs	r3, #2
 8005b92:	e050      	b.n	8005c36 <HAL_DAC_Start+0xc0>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2201      	movs	r2, #1
 8005b98:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2202      	movs	r2, #2
 8005b9e:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	6819      	ldr	r1, [r3, #0]
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	409a      	lsls	r2, r3
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	430a      	orrs	r2, r1
 8005bb2:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d11a      	bne.n	8005bf0 <HAL_DAC_Start+0x7a>
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN1;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f003 0304 	and.w	r3, r3, #4
 8005bc4:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL1;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005bd0:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 ==  DAC_CR_TEN1) && (tmp2 ==  DAC_CR_TSEL1))
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	2b04      	cmp	r3, #4
 8005bd6:	d127      	bne.n	8005c28 <HAL_DAC_Start+0xb2>
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	2b38      	cmp	r3, #56	; 0x38
 8005bdc:	d124      	bne.n	8005c28 <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion */
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	685a      	ldr	r2, [r3, #4]
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f042 0201 	orr.w	r2, r2, #1
 8005bec:	605a      	str	r2, [r3, #4]
 8005bee:	e01b      	b.n	8005c28 <HAL_DAC_Start+0xb2>
    }
  }
  else
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN2;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005bfa:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL2;    
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f403 1360 	and.w	r3, r3, #3670016	; 0x380000
 8005c06:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 == DAC_CR_TEN2) && (tmp2 == DAC_CR_TSEL2))
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005c0e:	d10b      	bne.n	8005c28 <HAL_DAC_Start+0xb2>
 8005c10:	68bb      	ldr	r3, [r7, #8]
 8005c12:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 8005c16:	d107      	bne.n	8005c28 <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion*/
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG2;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	685a      	ldr	r2, [r3, #4]
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f042 0202 	orr.w	r2, r2, #2
 8005c26:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2200      	movs	r2, #0
 8005c32:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 8005c34:	2300      	movs	r3, #0
}
 8005c36:	4618      	mov	r0, r3
 8005c38:	3714      	adds	r7, #20
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c40:	4770      	bx	lr

08005c42 <HAL_DAC_Stop>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8005c42:	b480      	push	{r7}
 8005c44:	b083      	sub	sp, #12
 8005c46:	af00      	add	r7, sp, #0
 8005c48:	6078      	str	r0, [r7, #4]
 8005c4a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	6819      	ldr	r1, [r3, #0]
 8005c52:	2201      	movs	r2, #1
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	fa02 f303 	lsl.w	r3, r2, r3
 8005c5a:	43da      	mvns	r2, r3
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	400a      	ands	r2, r1
 8005c62:	601a      	str	r2, [r3, #0]
 
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2201      	movs	r2, #1
 8005c68:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8005c6a:	2300      	movs	r3, #0
}
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	370c      	adds	r7, #12
 8005c70:	46bd      	mov	sp, r7
 8005c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c76:	4770      	bx	lr

08005c78 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b082      	sub	sp, #8
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
  /* Check underrun channel 1 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c86:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005c8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c8e:	d118      	bne.n	8005cc2 <HAL_DAC_IRQHandler+0x4a>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2204      	movs	r2, #4
 8005c94:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel1 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	691b      	ldr	r3, [r3, #16]
 8005c9a:	f043 0201 	orr.w	r2, r3, #1
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005caa:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	681a      	ldr	r2, [r3, #0]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005cba:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8005cbc:	6878      	ldr	r0, [r7, #4]
 8005cbe:	f000 f825 	bl	8005d0c <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  /* Check underrun channel 2 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cc8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005ccc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005cd0:	d118      	bne.n	8005d04 <HAL_DAC_IRQHandler+0x8c>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2204      	movs	r2, #4
 8005cd6:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel2 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	691b      	ldr	r3, [r3, #16]
 8005cdc:	f043 0202 	orr.w	r2, r3, #2
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8005cec:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	681a      	ldr	r2, [r3, #0]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8005cfc:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8005cfe:	6878      	ldr	r0, [r7, #4]
 8005d00:	f000 f880 	bl	8005e04 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
}
 8005d04:	bf00      	nop
 8005d06:	3708      	adds	r7, #8
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	bd80      	pop	{r7, pc}

08005d0c <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b083      	sub	sp, #12
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8005d14:	bf00      	nop
 8005d16:	370c      	adds	r7, #12
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1e:	4770      	bx	lr

08005d20 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8005d20:	b480      	push	{r7}
 8005d22:	b087      	sub	sp, #28
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	60f8      	str	r0, [r7, #12]
 8005d28:	60b9      	str	r1, [r7, #8]
 8005d2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	617b      	str	r3, [r7, #20]
 8005d30:	2300      	movs	r3, #0
 8005d32:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	795b      	ldrb	r3, [r3, #5]
 8005d38:	2b01      	cmp	r3, #1
 8005d3a:	d101      	bne.n	8005d40 <HAL_DAC_ConfigChannel+0x20>
 8005d3c:	2302      	movs	r3, #2
 8005d3e:	e036      	b.n	8005dae <HAL_DAC_ConfigChannel+0x8e>
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	2201      	movs	r2, #1
 8005d44:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2202      	movs	r2, #2
 8005d4a:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8005d54:	f640 72fe 	movw	r2, #4094	; 0xffe
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d5e:	43db      	mvns	r3, r3
 8005d60:	697a      	ldr	r2, [r7, #20]
 8005d62:	4013      	ands	r3, r2
 8005d64:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8005d66:	68bb      	ldr	r3, [r7, #8]
 8005d68:	681a      	ldr	r2, [r3, #0]
 8005d6a:	68bb      	ldr	r3, [r7, #8]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	4313      	orrs	r3, r2
 8005d70:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8005d72:	693a      	ldr	r2, [r7, #16]
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	fa02 f303 	lsl.w	r3, r2, r3
 8005d7a:	697a      	ldr	r2, [r7, #20]
 8005d7c:	4313      	orrs	r3, r2
 8005d7e:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	697a      	ldr	r2, [r7, #20]
 8005d86:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	6819      	ldr	r1, [r3, #0]
 8005d8e:	22c0      	movs	r2, #192	; 0xc0
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	fa02 f303 	lsl.w	r3, r2, r3
 8005d96:	43da      	mvns	r2, r3
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	400a      	ands	r2, r1
 8005d9e:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	2201      	movs	r2, #1
 8005da4:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	2200      	movs	r2, #0
 8005daa:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8005dac:	2300      	movs	r3, #0
}
 8005dae:	4618      	mov	r0, r3
 8005db0:	371c      	adds	r7, #28
 8005db2:	46bd      	mov	sp, r7
 8005db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db8:	4770      	bx	lr

08005dba <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 8005dba:	b480      	push	{r7}
 8005dbc:	b087      	sub	sp, #28
 8005dbe:	af00      	add	r7, sp, #0
 8005dc0:	60f8      	str	r0, [r7, #12]
 8005dc2:	60b9      	str	r1, [r7, #8]
 8005dc4:	607a      	str	r2, [r7, #4]
 8005dc6:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0U;
 8005dc8:	2300      	movs	r3, #0
 8005dca:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)hdac->Instance; 
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	617b      	str	r3, [r7, #20]
  if(Channel == DAC_CHANNEL_1)
 8005dd2:	68bb      	ldr	r3, [r7, #8]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d105      	bne.n	8005de4 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8005dd8:	697a      	ldr	r2, [r7, #20]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	4413      	add	r3, r2
 8005dde:	3308      	adds	r3, #8
 8005de0:	617b      	str	r3, [r7, #20]
 8005de2:	e004      	b.n	8005dee <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8005de4:	697a      	ldr	r2, [r7, #20]
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	4413      	add	r3, r2
 8005dea:	3314      	adds	r3, #20
 8005dec:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	461a      	mov	r2, r3
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	6013      	str	r3, [r2, #0]
  
  /* Return function status */
  return HAL_OK;
 8005df6:	2300      	movs	r3, #0
}
 8005df8:	4618      	mov	r0, r3
 8005dfa:	371c      	adds	r7, #28
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e02:	4770      	bx	lr

08005e04 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005e04:	b480      	push	{r7}
 8005e06:	b083      	sub	sp, #12
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8005e0c:	bf00      	nop
 8005e0e:	370c      	adds	r7, #12
 8005e10:	46bd      	mov	sp, r7
 8005e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e16:	4770      	bx	lr

08005e18 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b083      	sub	sp, #12
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005e26:	b2db      	uxtb	r3, r3
 8005e28:	2b02      	cmp	r3, #2
 8005e2a:	d004      	beq.n	8005e36 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2280      	movs	r2, #128	; 0x80
 8005e30:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005e32:	2301      	movs	r3, #1
 8005e34:	e00c      	b.n	8005e50 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2205      	movs	r2, #5
 8005e3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	681a      	ldr	r2, [r3, #0]
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f022 0201 	bic.w	r2, r2, #1
 8005e4c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005e4e:	2300      	movs	r3, #0
}
 8005e50:	4618      	mov	r0, r3
 8005e52:	370c      	adds	r7, #12
 8005e54:	46bd      	mov	sp, r7
 8005e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5a:	4770      	bx	lr

08005e5c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b083      	sub	sp, #12
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005e6a:	b2db      	uxtb	r3, r3
}
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	370c      	adds	r7, #12
 8005e70:	46bd      	mov	sp, r7
 8005e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e76:	4770      	bx	lr

08005e78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005e78:	b480      	push	{r7}
 8005e7a:	b089      	sub	sp, #36	; 0x24
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
 8005e80:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005e82:	2300      	movs	r3, #0
 8005e84:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005e86:	2300      	movs	r3, #0
 8005e88:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005e8e:	2300      	movs	r3, #0
 8005e90:	61fb      	str	r3, [r7, #28]
 8005e92:	e16b      	b.n	800616c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005e94:	2201      	movs	r2, #1
 8005e96:	69fb      	ldr	r3, [r7, #28]
 8005e98:	fa02 f303 	lsl.w	r3, r2, r3
 8005e9c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	697a      	ldr	r2, [r7, #20]
 8005ea4:	4013      	ands	r3, r2
 8005ea6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005ea8:	693a      	ldr	r2, [r7, #16]
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	429a      	cmp	r2, r3
 8005eae:	f040 815a 	bne.w	8006166 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	2b01      	cmp	r3, #1
 8005eb8:	d00b      	beq.n	8005ed2 <HAL_GPIO_Init+0x5a>
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	685b      	ldr	r3, [r3, #4]
 8005ebe:	2b02      	cmp	r3, #2
 8005ec0:	d007      	beq.n	8005ed2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005ec6:	2b11      	cmp	r3, #17
 8005ec8:	d003      	beq.n	8005ed2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	685b      	ldr	r3, [r3, #4]
 8005ece:	2b12      	cmp	r3, #18
 8005ed0:	d130      	bne.n	8005f34 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	689b      	ldr	r3, [r3, #8]
 8005ed6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005ed8:	69fb      	ldr	r3, [r7, #28]
 8005eda:	005b      	lsls	r3, r3, #1
 8005edc:	2203      	movs	r2, #3
 8005ede:	fa02 f303 	lsl.w	r3, r2, r3
 8005ee2:	43db      	mvns	r3, r3
 8005ee4:	69ba      	ldr	r2, [r7, #24]
 8005ee6:	4013      	ands	r3, r2
 8005ee8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	68da      	ldr	r2, [r3, #12]
 8005eee:	69fb      	ldr	r3, [r7, #28]
 8005ef0:	005b      	lsls	r3, r3, #1
 8005ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ef6:	69ba      	ldr	r2, [r7, #24]
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	69ba      	ldr	r2, [r7, #24]
 8005f00:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	685b      	ldr	r3, [r3, #4]
 8005f06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005f08:	2201      	movs	r2, #1
 8005f0a:	69fb      	ldr	r3, [r7, #28]
 8005f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f10:	43db      	mvns	r3, r3
 8005f12:	69ba      	ldr	r2, [r7, #24]
 8005f14:	4013      	ands	r3, r2
 8005f16:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	685b      	ldr	r3, [r3, #4]
 8005f1c:	091b      	lsrs	r3, r3, #4
 8005f1e:	f003 0201 	and.w	r2, r3, #1
 8005f22:	69fb      	ldr	r3, [r7, #28]
 8005f24:	fa02 f303 	lsl.w	r3, r2, r3
 8005f28:	69ba      	ldr	r2, [r7, #24]
 8005f2a:	4313      	orrs	r3, r2
 8005f2c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	69ba      	ldr	r2, [r7, #24]
 8005f32:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	68db      	ldr	r3, [r3, #12]
 8005f38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005f3a:	69fb      	ldr	r3, [r7, #28]
 8005f3c:	005b      	lsls	r3, r3, #1
 8005f3e:	2203      	movs	r2, #3
 8005f40:	fa02 f303 	lsl.w	r3, r2, r3
 8005f44:	43db      	mvns	r3, r3
 8005f46:	69ba      	ldr	r2, [r7, #24]
 8005f48:	4013      	ands	r3, r2
 8005f4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	689a      	ldr	r2, [r3, #8]
 8005f50:	69fb      	ldr	r3, [r7, #28]
 8005f52:	005b      	lsls	r3, r3, #1
 8005f54:	fa02 f303 	lsl.w	r3, r2, r3
 8005f58:	69ba      	ldr	r2, [r7, #24]
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	69ba      	ldr	r2, [r7, #24]
 8005f62:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	2b02      	cmp	r3, #2
 8005f6a:	d003      	beq.n	8005f74 <HAL_GPIO_Init+0xfc>
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	685b      	ldr	r3, [r3, #4]
 8005f70:	2b12      	cmp	r3, #18
 8005f72:	d123      	bne.n	8005fbc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005f74:	69fb      	ldr	r3, [r7, #28]
 8005f76:	08da      	lsrs	r2, r3, #3
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	3208      	adds	r2, #8
 8005f7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f80:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005f82:	69fb      	ldr	r3, [r7, #28]
 8005f84:	f003 0307 	and.w	r3, r3, #7
 8005f88:	009b      	lsls	r3, r3, #2
 8005f8a:	220f      	movs	r2, #15
 8005f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f90:	43db      	mvns	r3, r3
 8005f92:	69ba      	ldr	r2, [r7, #24]
 8005f94:	4013      	ands	r3, r2
 8005f96:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	691a      	ldr	r2, [r3, #16]
 8005f9c:	69fb      	ldr	r3, [r7, #28]
 8005f9e:	f003 0307 	and.w	r3, r3, #7
 8005fa2:	009b      	lsls	r3, r3, #2
 8005fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8005fa8:	69ba      	ldr	r2, [r7, #24]
 8005faa:	4313      	orrs	r3, r2
 8005fac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005fae:	69fb      	ldr	r3, [r7, #28]
 8005fb0:	08da      	lsrs	r2, r3, #3
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	3208      	adds	r2, #8
 8005fb6:	69b9      	ldr	r1, [r7, #24]
 8005fb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005fc2:	69fb      	ldr	r3, [r7, #28]
 8005fc4:	005b      	lsls	r3, r3, #1
 8005fc6:	2203      	movs	r2, #3
 8005fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8005fcc:	43db      	mvns	r3, r3
 8005fce:	69ba      	ldr	r2, [r7, #24]
 8005fd0:	4013      	ands	r3, r2
 8005fd2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	685b      	ldr	r3, [r3, #4]
 8005fd8:	f003 0203 	and.w	r2, r3, #3
 8005fdc:	69fb      	ldr	r3, [r7, #28]
 8005fde:	005b      	lsls	r3, r3, #1
 8005fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8005fe4:	69ba      	ldr	r2, [r7, #24]
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	69ba      	ldr	r2, [r7, #24]
 8005fee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	685b      	ldr	r3, [r3, #4]
 8005ff4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	f000 80b4 	beq.w	8006166 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005ffe:	2300      	movs	r3, #0
 8006000:	60fb      	str	r3, [r7, #12]
 8006002:	4b60      	ldr	r3, [pc, #384]	; (8006184 <HAL_GPIO_Init+0x30c>)
 8006004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006006:	4a5f      	ldr	r2, [pc, #380]	; (8006184 <HAL_GPIO_Init+0x30c>)
 8006008:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800600c:	6453      	str	r3, [r2, #68]	; 0x44
 800600e:	4b5d      	ldr	r3, [pc, #372]	; (8006184 <HAL_GPIO_Init+0x30c>)
 8006010:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006012:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006016:	60fb      	str	r3, [r7, #12]
 8006018:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800601a:	4a5b      	ldr	r2, [pc, #364]	; (8006188 <HAL_GPIO_Init+0x310>)
 800601c:	69fb      	ldr	r3, [r7, #28]
 800601e:	089b      	lsrs	r3, r3, #2
 8006020:	3302      	adds	r3, #2
 8006022:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006026:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006028:	69fb      	ldr	r3, [r7, #28]
 800602a:	f003 0303 	and.w	r3, r3, #3
 800602e:	009b      	lsls	r3, r3, #2
 8006030:	220f      	movs	r2, #15
 8006032:	fa02 f303 	lsl.w	r3, r2, r3
 8006036:	43db      	mvns	r3, r3
 8006038:	69ba      	ldr	r2, [r7, #24]
 800603a:	4013      	ands	r3, r2
 800603c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	4a52      	ldr	r2, [pc, #328]	; (800618c <HAL_GPIO_Init+0x314>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d02b      	beq.n	800609e <HAL_GPIO_Init+0x226>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	4a51      	ldr	r2, [pc, #324]	; (8006190 <HAL_GPIO_Init+0x318>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d025      	beq.n	800609a <HAL_GPIO_Init+0x222>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	4a50      	ldr	r2, [pc, #320]	; (8006194 <HAL_GPIO_Init+0x31c>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d01f      	beq.n	8006096 <HAL_GPIO_Init+0x21e>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	4a4f      	ldr	r2, [pc, #316]	; (8006198 <HAL_GPIO_Init+0x320>)
 800605a:	4293      	cmp	r3, r2
 800605c:	d019      	beq.n	8006092 <HAL_GPIO_Init+0x21a>
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	4a4e      	ldr	r2, [pc, #312]	; (800619c <HAL_GPIO_Init+0x324>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d013      	beq.n	800608e <HAL_GPIO_Init+0x216>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	4a4d      	ldr	r2, [pc, #308]	; (80061a0 <HAL_GPIO_Init+0x328>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d00d      	beq.n	800608a <HAL_GPIO_Init+0x212>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	4a4c      	ldr	r2, [pc, #304]	; (80061a4 <HAL_GPIO_Init+0x32c>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d007      	beq.n	8006086 <HAL_GPIO_Init+0x20e>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	4a4b      	ldr	r2, [pc, #300]	; (80061a8 <HAL_GPIO_Init+0x330>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d101      	bne.n	8006082 <HAL_GPIO_Init+0x20a>
 800607e:	2307      	movs	r3, #7
 8006080:	e00e      	b.n	80060a0 <HAL_GPIO_Init+0x228>
 8006082:	2308      	movs	r3, #8
 8006084:	e00c      	b.n	80060a0 <HAL_GPIO_Init+0x228>
 8006086:	2306      	movs	r3, #6
 8006088:	e00a      	b.n	80060a0 <HAL_GPIO_Init+0x228>
 800608a:	2305      	movs	r3, #5
 800608c:	e008      	b.n	80060a0 <HAL_GPIO_Init+0x228>
 800608e:	2304      	movs	r3, #4
 8006090:	e006      	b.n	80060a0 <HAL_GPIO_Init+0x228>
 8006092:	2303      	movs	r3, #3
 8006094:	e004      	b.n	80060a0 <HAL_GPIO_Init+0x228>
 8006096:	2302      	movs	r3, #2
 8006098:	e002      	b.n	80060a0 <HAL_GPIO_Init+0x228>
 800609a:	2301      	movs	r3, #1
 800609c:	e000      	b.n	80060a0 <HAL_GPIO_Init+0x228>
 800609e:	2300      	movs	r3, #0
 80060a0:	69fa      	ldr	r2, [r7, #28]
 80060a2:	f002 0203 	and.w	r2, r2, #3
 80060a6:	0092      	lsls	r2, r2, #2
 80060a8:	4093      	lsls	r3, r2
 80060aa:	69ba      	ldr	r2, [r7, #24]
 80060ac:	4313      	orrs	r3, r2
 80060ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80060b0:	4935      	ldr	r1, [pc, #212]	; (8006188 <HAL_GPIO_Init+0x310>)
 80060b2:	69fb      	ldr	r3, [r7, #28]
 80060b4:	089b      	lsrs	r3, r3, #2
 80060b6:	3302      	adds	r3, #2
 80060b8:	69ba      	ldr	r2, [r7, #24]
 80060ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80060be:	4b3b      	ldr	r3, [pc, #236]	; (80061ac <HAL_GPIO_Init+0x334>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80060c4:	693b      	ldr	r3, [r7, #16]
 80060c6:	43db      	mvns	r3, r3
 80060c8:	69ba      	ldr	r2, [r7, #24]
 80060ca:	4013      	ands	r3, r2
 80060cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	685b      	ldr	r3, [r3, #4]
 80060d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d003      	beq.n	80060e2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80060da:	69ba      	ldr	r2, [r7, #24]
 80060dc:	693b      	ldr	r3, [r7, #16]
 80060de:	4313      	orrs	r3, r2
 80060e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80060e2:	4a32      	ldr	r2, [pc, #200]	; (80061ac <HAL_GPIO_Init+0x334>)
 80060e4:	69bb      	ldr	r3, [r7, #24]
 80060e6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80060e8:	4b30      	ldr	r3, [pc, #192]	; (80061ac <HAL_GPIO_Init+0x334>)
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80060ee:	693b      	ldr	r3, [r7, #16]
 80060f0:	43db      	mvns	r3, r3
 80060f2:	69ba      	ldr	r2, [r7, #24]
 80060f4:	4013      	ands	r3, r2
 80060f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	685b      	ldr	r3, [r3, #4]
 80060fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006100:	2b00      	cmp	r3, #0
 8006102:	d003      	beq.n	800610c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006104:	69ba      	ldr	r2, [r7, #24]
 8006106:	693b      	ldr	r3, [r7, #16]
 8006108:	4313      	orrs	r3, r2
 800610a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800610c:	4a27      	ldr	r2, [pc, #156]	; (80061ac <HAL_GPIO_Init+0x334>)
 800610e:	69bb      	ldr	r3, [r7, #24]
 8006110:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006112:	4b26      	ldr	r3, [pc, #152]	; (80061ac <HAL_GPIO_Init+0x334>)
 8006114:	689b      	ldr	r3, [r3, #8]
 8006116:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006118:	693b      	ldr	r3, [r7, #16]
 800611a:	43db      	mvns	r3, r3
 800611c:	69ba      	ldr	r2, [r7, #24]
 800611e:	4013      	ands	r3, r2
 8006120:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800612a:	2b00      	cmp	r3, #0
 800612c:	d003      	beq.n	8006136 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800612e:	69ba      	ldr	r2, [r7, #24]
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	4313      	orrs	r3, r2
 8006134:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006136:	4a1d      	ldr	r2, [pc, #116]	; (80061ac <HAL_GPIO_Init+0x334>)
 8006138:	69bb      	ldr	r3, [r7, #24]
 800613a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800613c:	4b1b      	ldr	r3, [pc, #108]	; (80061ac <HAL_GPIO_Init+0x334>)
 800613e:	68db      	ldr	r3, [r3, #12]
 8006140:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006142:	693b      	ldr	r3, [r7, #16]
 8006144:	43db      	mvns	r3, r3
 8006146:	69ba      	ldr	r2, [r7, #24]
 8006148:	4013      	ands	r3, r2
 800614a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	685b      	ldr	r3, [r3, #4]
 8006150:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006154:	2b00      	cmp	r3, #0
 8006156:	d003      	beq.n	8006160 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006158:	69ba      	ldr	r2, [r7, #24]
 800615a:	693b      	ldr	r3, [r7, #16]
 800615c:	4313      	orrs	r3, r2
 800615e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006160:	4a12      	ldr	r2, [pc, #72]	; (80061ac <HAL_GPIO_Init+0x334>)
 8006162:	69bb      	ldr	r3, [r7, #24]
 8006164:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006166:	69fb      	ldr	r3, [r7, #28]
 8006168:	3301      	adds	r3, #1
 800616a:	61fb      	str	r3, [r7, #28]
 800616c:	69fb      	ldr	r3, [r7, #28]
 800616e:	2b0f      	cmp	r3, #15
 8006170:	f67f ae90 	bls.w	8005e94 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006174:	bf00      	nop
 8006176:	bf00      	nop
 8006178:	3724      	adds	r7, #36	; 0x24
 800617a:	46bd      	mov	sp, r7
 800617c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006180:	4770      	bx	lr
 8006182:	bf00      	nop
 8006184:	40023800 	.word	0x40023800
 8006188:	40013800 	.word	0x40013800
 800618c:	40020000 	.word	0x40020000
 8006190:	40020400 	.word	0x40020400
 8006194:	40020800 	.word	0x40020800
 8006198:	40020c00 	.word	0x40020c00
 800619c:	40021000 	.word	0x40021000
 80061a0:	40021400 	.word	0x40021400
 80061a4:	40021800 	.word	0x40021800
 80061a8:	40021c00 	.word	0x40021c00
 80061ac:	40013c00 	.word	0x40013c00

080061b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b085      	sub	sp, #20
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
 80061b8:	460b      	mov	r3, r1
 80061ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	691a      	ldr	r2, [r3, #16]
 80061c0:	887b      	ldrh	r3, [r7, #2]
 80061c2:	4013      	ands	r3, r2
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d002      	beq.n	80061ce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80061c8:	2301      	movs	r3, #1
 80061ca:	73fb      	strb	r3, [r7, #15]
 80061cc:	e001      	b.n	80061d2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80061ce:	2300      	movs	r3, #0
 80061d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80061d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80061d4:	4618      	mov	r0, r3
 80061d6:	3714      	adds	r7, #20
 80061d8:	46bd      	mov	sp, r7
 80061da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061de:	4770      	bx	lr

080061e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80061e0:	b480      	push	{r7}
 80061e2:	b083      	sub	sp, #12
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
 80061e8:	460b      	mov	r3, r1
 80061ea:	807b      	strh	r3, [r7, #2]
 80061ec:	4613      	mov	r3, r2
 80061ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80061f0:	787b      	ldrb	r3, [r7, #1]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d003      	beq.n	80061fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80061f6:	887a      	ldrh	r2, [r7, #2]
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80061fc:	e003      	b.n	8006206 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80061fe:	887b      	ldrh	r3, [r7, #2]
 8006200:	041a      	lsls	r2, r3, #16
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	619a      	str	r2, [r3, #24]
}
 8006206:	bf00      	nop
 8006208:	370c      	adds	r7, #12
 800620a:	46bd      	mov	sp, r7
 800620c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006210:	4770      	bx	lr
	...

08006214 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b082      	sub	sp, #8
 8006218:	af00      	add	r7, sp, #0
 800621a:	4603      	mov	r3, r0
 800621c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800621e:	4b08      	ldr	r3, [pc, #32]	; (8006240 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006220:	695a      	ldr	r2, [r3, #20]
 8006222:	88fb      	ldrh	r3, [r7, #6]
 8006224:	4013      	ands	r3, r2
 8006226:	2b00      	cmp	r3, #0
 8006228:	d006      	beq.n	8006238 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800622a:	4a05      	ldr	r2, [pc, #20]	; (8006240 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800622c:	88fb      	ldrh	r3, [r7, #6]
 800622e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006230:	88fb      	ldrh	r3, [r7, #6]
 8006232:	4618      	mov	r0, r3
 8006234:	f7fc fa66 	bl	8002704 <HAL_GPIO_EXTI_Callback>
  }
}
 8006238:	bf00      	nop
 800623a:	3708      	adds	r7, #8
 800623c:	46bd      	mov	sp, r7
 800623e:	bd80      	pop	{r7, pc}
 8006240:	40013c00 	.word	0x40013c00

08006244 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b084      	sub	sp, #16
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d101      	bne.n	8006256 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006252:	2301      	movs	r3, #1
 8006254:	e12b      	b.n	80064ae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800625c:	b2db      	uxtb	r3, r3
 800625e:	2b00      	cmp	r3, #0
 8006260:	d106      	bne.n	8006270 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2200      	movs	r2, #0
 8006266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f7fd fb00 	bl	8003870 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2224      	movs	r2, #36	; 0x24
 8006274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	681a      	ldr	r2, [r3, #0]
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f022 0201 	bic.w	r2, r2, #1
 8006286:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	681a      	ldr	r2, [r3, #0]
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006296:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	681a      	ldr	r2, [r3, #0]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80062a6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80062a8:	f003 ffb6 	bl	800a218 <HAL_RCC_GetPCLK1Freq>
 80062ac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	685b      	ldr	r3, [r3, #4]
 80062b2:	4a81      	ldr	r2, [pc, #516]	; (80064b8 <HAL_I2C_Init+0x274>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d807      	bhi.n	80062c8 <HAL_I2C_Init+0x84>
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	4a80      	ldr	r2, [pc, #512]	; (80064bc <HAL_I2C_Init+0x278>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	bf94      	ite	ls
 80062c0:	2301      	movls	r3, #1
 80062c2:	2300      	movhi	r3, #0
 80062c4:	b2db      	uxtb	r3, r3
 80062c6:	e006      	b.n	80062d6 <HAL_I2C_Init+0x92>
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	4a7d      	ldr	r2, [pc, #500]	; (80064c0 <HAL_I2C_Init+0x27c>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	bf94      	ite	ls
 80062d0:	2301      	movls	r3, #1
 80062d2:	2300      	movhi	r3, #0
 80062d4:	b2db      	uxtb	r3, r3
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d001      	beq.n	80062de <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80062da:	2301      	movs	r3, #1
 80062dc:	e0e7      	b.n	80064ae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	4a78      	ldr	r2, [pc, #480]	; (80064c4 <HAL_I2C_Init+0x280>)
 80062e2:	fba2 2303 	umull	r2, r3, r2, r3
 80062e6:	0c9b      	lsrs	r3, r3, #18
 80062e8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	685b      	ldr	r3, [r3, #4]
 80062f0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	68ba      	ldr	r2, [r7, #8]
 80062fa:	430a      	orrs	r2, r1
 80062fc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	6a1b      	ldr	r3, [r3, #32]
 8006304:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	685b      	ldr	r3, [r3, #4]
 800630c:	4a6a      	ldr	r2, [pc, #424]	; (80064b8 <HAL_I2C_Init+0x274>)
 800630e:	4293      	cmp	r3, r2
 8006310:	d802      	bhi.n	8006318 <HAL_I2C_Init+0xd4>
 8006312:	68bb      	ldr	r3, [r7, #8]
 8006314:	3301      	adds	r3, #1
 8006316:	e009      	b.n	800632c <HAL_I2C_Init+0xe8>
 8006318:	68bb      	ldr	r3, [r7, #8]
 800631a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800631e:	fb02 f303 	mul.w	r3, r2, r3
 8006322:	4a69      	ldr	r2, [pc, #420]	; (80064c8 <HAL_I2C_Init+0x284>)
 8006324:	fba2 2303 	umull	r2, r3, r2, r3
 8006328:	099b      	lsrs	r3, r3, #6
 800632a:	3301      	adds	r3, #1
 800632c:	687a      	ldr	r2, [r7, #4]
 800632e:	6812      	ldr	r2, [r2, #0]
 8006330:	430b      	orrs	r3, r1
 8006332:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	69db      	ldr	r3, [r3, #28]
 800633a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800633e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	685b      	ldr	r3, [r3, #4]
 8006346:	495c      	ldr	r1, [pc, #368]	; (80064b8 <HAL_I2C_Init+0x274>)
 8006348:	428b      	cmp	r3, r1
 800634a:	d819      	bhi.n	8006380 <HAL_I2C_Init+0x13c>
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	1e59      	subs	r1, r3, #1
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	685b      	ldr	r3, [r3, #4]
 8006354:	005b      	lsls	r3, r3, #1
 8006356:	fbb1 f3f3 	udiv	r3, r1, r3
 800635a:	1c59      	adds	r1, r3, #1
 800635c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006360:	400b      	ands	r3, r1
 8006362:	2b00      	cmp	r3, #0
 8006364:	d00a      	beq.n	800637c <HAL_I2C_Init+0x138>
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	1e59      	subs	r1, r3, #1
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	685b      	ldr	r3, [r3, #4]
 800636e:	005b      	lsls	r3, r3, #1
 8006370:	fbb1 f3f3 	udiv	r3, r1, r3
 8006374:	3301      	adds	r3, #1
 8006376:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800637a:	e051      	b.n	8006420 <HAL_I2C_Init+0x1dc>
 800637c:	2304      	movs	r3, #4
 800637e:	e04f      	b.n	8006420 <HAL_I2C_Init+0x1dc>
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	689b      	ldr	r3, [r3, #8]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d111      	bne.n	80063ac <HAL_I2C_Init+0x168>
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	1e58      	subs	r0, r3, #1
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6859      	ldr	r1, [r3, #4]
 8006390:	460b      	mov	r3, r1
 8006392:	005b      	lsls	r3, r3, #1
 8006394:	440b      	add	r3, r1
 8006396:	fbb0 f3f3 	udiv	r3, r0, r3
 800639a:	3301      	adds	r3, #1
 800639c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	bf0c      	ite	eq
 80063a4:	2301      	moveq	r3, #1
 80063a6:	2300      	movne	r3, #0
 80063a8:	b2db      	uxtb	r3, r3
 80063aa:	e012      	b.n	80063d2 <HAL_I2C_Init+0x18e>
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	1e58      	subs	r0, r3, #1
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6859      	ldr	r1, [r3, #4]
 80063b4:	460b      	mov	r3, r1
 80063b6:	009b      	lsls	r3, r3, #2
 80063b8:	440b      	add	r3, r1
 80063ba:	0099      	lsls	r1, r3, #2
 80063bc:	440b      	add	r3, r1
 80063be:	fbb0 f3f3 	udiv	r3, r0, r3
 80063c2:	3301      	adds	r3, #1
 80063c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	bf0c      	ite	eq
 80063cc:	2301      	moveq	r3, #1
 80063ce:	2300      	movne	r3, #0
 80063d0:	b2db      	uxtb	r3, r3
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d001      	beq.n	80063da <HAL_I2C_Init+0x196>
 80063d6:	2301      	movs	r3, #1
 80063d8:	e022      	b.n	8006420 <HAL_I2C_Init+0x1dc>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	689b      	ldr	r3, [r3, #8]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d10e      	bne.n	8006400 <HAL_I2C_Init+0x1bc>
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	1e58      	subs	r0, r3, #1
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6859      	ldr	r1, [r3, #4]
 80063ea:	460b      	mov	r3, r1
 80063ec:	005b      	lsls	r3, r3, #1
 80063ee:	440b      	add	r3, r1
 80063f0:	fbb0 f3f3 	udiv	r3, r0, r3
 80063f4:	3301      	adds	r3, #1
 80063f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80063fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80063fe:	e00f      	b.n	8006420 <HAL_I2C_Init+0x1dc>
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	1e58      	subs	r0, r3, #1
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6859      	ldr	r1, [r3, #4]
 8006408:	460b      	mov	r3, r1
 800640a:	009b      	lsls	r3, r3, #2
 800640c:	440b      	add	r3, r1
 800640e:	0099      	lsls	r1, r3, #2
 8006410:	440b      	add	r3, r1
 8006412:	fbb0 f3f3 	udiv	r3, r0, r3
 8006416:	3301      	adds	r3, #1
 8006418:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800641c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006420:	6879      	ldr	r1, [r7, #4]
 8006422:	6809      	ldr	r1, [r1, #0]
 8006424:	4313      	orrs	r3, r2
 8006426:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	69da      	ldr	r2, [r3, #28]
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6a1b      	ldr	r3, [r3, #32]
 800643a:	431a      	orrs	r2, r3
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	430a      	orrs	r2, r1
 8006442:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	689b      	ldr	r3, [r3, #8]
 800644a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800644e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006452:	687a      	ldr	r2, [r7, #4]
 8006454:	6911      	ldr	r1, [r2, #16]
 8006456:	687a      	ldr	r2, [r7, #4]
 8006458:	68d2      	ldr	r2, [r2, #12]
 800645a:	4311      	orrs	r1, r2
 800645c:	687a      	ldr	r2, [r7, #4]
 800645e:	6812      	ldr	r2, [r2, #0]
 8006460:	430b      	orrs	r3, r1
 8006462:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	68db      	ldr	r3, [r3, #12]
 800646a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	695a      	ldr	r2, [r3, #20]
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	699b      	ldr	r3, [r3, #24]
 8006476:	431a      	orrs	r2, r3
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	430a      	orrs	r2, r1
 800647e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	681a      	ldr	r2, [r3, #0]
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f042 0201 	orr.w	r2, r2, #1
 800648e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2200      	movs	r2, #0
 8006494:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2220      	movs	r2, #32
 800649a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2200      	movs	r2, #0
 80064a2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2200      	movs	r2, #0
 80064a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80064ac:	2300      	movs	r3, #0
}
 80064ae:	4618      	mov	r0, r3
 80064b0:	3710      	adds	r7, #16
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bd80      	pop	{r7, pc}
 80064b6:	bf00      	nop
 80064b8:	000186a0 	.word	0x000186a0
 80064bc:	001e847f 	.word	0x001e847f
 80064c0:	003d08ff 	.word	0x003d08ff
 80064c4:	431bde83 	.word	0x431bde83
 80064c8:	10624dd3 	.word	0x10624dd3

080064cc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b088      	sub	sp, #32
 80064d0:	af02      	add	r7, sp, #8
 80064d2:	60f8      	str	r0, [r7, #12]
 80064d4:	607a      	str	r2, [r7, #4]
 80064d6:	461a      	mov	r2, r3
 80064d8:	460b      	mov	r3, r1
 80064da:	817b      	strh	r3, [r7, #10]
 80064dc:	4613      	mov	r3, r2
 80064de:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80064e0:	f7fd feba 	bl	8004258 <HAL_GetTick>
 80064e4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064ec:	b2db      	uxtb	r3, r3
 80064ee:	2b20      	cmp	r3, #32
 80064f0:	f040 80e0 	bne.w	80066b4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80064f4:	697b      	ldr	r3, [r7, #20]
 80064f6:	9300      	str	r3, [sp, #0]
 80064f8:	2319      	movs	r3, #25
 80064fa:	2201      	movs	r2, #1
 80064fc:	4970      	ldr	r1, [pc, #448]	; (80066c0 <HAL_I2C_Master_Transmit+0x1f4>)
 80064fe:	68f8      	ldr	r0, [r7, #12]
 8006500:	f001 fefa 	bl	80082f8 <I2C_WaitOnFlagUntilTimeout>
 8006504:	4603      	mov	r3, r0
 8006506:	2b00      	cmp	r3, #0
 8006508:	d001      	beq.n	800650e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800650a:	2302      	movs	r3, #2
 800650c:	e0d3      	b.n	80066b6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006514:	2b01      	cmp	r3, #1
 8006516:	d101      	bne.n	800651c <HAL_I2C_Master_Transmit+0x50>
 8006518:	2302      	movs	r3, #2
 800651a:	e0cc      	b.n	80066b6 <HAL_I2C_Master_Transmit+0x1ea>
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	2201      	movs	r2, #1
 8006520:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f003 0301 	and.w	r3, r3, #1
 800652e:	2b01      	cmp	r3, #1
 8006530:	d007      	beq.n	8006542 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	681a      	ldr	r2, [r3, #0]
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f042 0201 	orr.w	r2, r2, #1
 8006540:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	681a      	ldr	r2, [r3, #0]
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006550:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	2221      	movs	r2, #33	; 0x21
 8006556:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	2210      	movs	r2, #16
 800655e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	2200      	movs	r2, #0
 8006566:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	687a      	ldr	r2, [r7, #4]
 800656c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	893a      	ldrh	r2, [r7, #8]
 8006572:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006578:	b29a      	uxth	r2, r3
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	4a50      	ldr	r2, [pc, #320]	; (80066c4 <HAL_I2C_Master_Transmit+0x1f8>)
 8006582:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006584:	8979      	ldrh	r1, [r7, #10]
 8006586:	697b      	ldr	r3, [r7, #20]
 8006588:	6a3a      	ldr	r2, [r7, #32]
 800658a:	68f8      	ldr	r0, [r7, #12]
 800658c:	f001 fd8a 	bl	80080a4 <I2C_MasterRequestWrite>
 8006590:	4603      	mov	r3, r0
 8006592:	2b00      	cmp	r3, #0
 8006594:	d001      	beq.n	800659a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8006596:	2301      	movs	r3, #1
 8006598:	e08d      	b.n	80066b6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800659a:	2300      	movs	r3, #0
 800659c:	613b      	str	r3, [r7, #16]
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	695b      	ldr	r3, [r3, #20]
 80065a4:	613b      	str	r3, [r7, #16]
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	699b      	ldr	r3, [r3, #24]
 80065ac:	613b      	str	r3, [r7, #16]
 80065ae:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80065b0:	e066      	b.n	8006680 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80065b2:	697a      	ldr	r2, [r7, #20]
 80065b4:	6a39      	ldr	r1, [r7, #32]
 80065b6:	68f8      	ldr	r0, [r7, #12]
 80065b8:	f001 ff74 	bl	80084a4 <I2C_WaitOnTXEFlagUntilTimeout>
 80065bc:	4603      	mov	r3, r0
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d00d      	beq.n	80065de <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065c6:	2b04      	cmp	r3, #4
 80065c8:	d107      	bne.n	80065da <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	681a      	ldr	r2, [r3, #0]
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80065d8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80065da:	2301      	movs	r3, #1
 80065dc:	e06b      	b.n	80066b6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065e2:	781a      	ldrb	r2, [r3, #0]
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065ee:	1c5a      	adds	r2, r3, #1
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065f8:	b29b      	uxth	r3, r3
 80065fa:	3b01      	subs	r3, #1
 80065fc:	b29a      	uxth	r2, r3
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006606:	3b01      	subs	r3, #1
 8006608:	b29a      	uxth	r2, r3
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	695b      	ldr	r3, [r3, #20]
 8006614:	f003 0304 	and.w	r3, r3, #4
 8006618:	2b04      	cmp	r3, #4
 800661a:	d11b      	bne.n	8006654 <HAL_I2C_Master_Transmit+0x188>
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006620:	2b00      	cmp	r3, #0
 8006622:	d017      	beq.n	8006654 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006628:	781a      	ldrb	r2, [r3, #0]
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006634:	1c5a      	adds	r2, r3, #1
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800663e:	b29b      	uxth	r3, r3
 8006640:	3b01      	subs	r3, #1
 8006642:	b29a      	uxth	r2, r3
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800664c:	3b01      	subs	r3, #1
 800664e:	b29a      	uxth	r2, r3
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006654:	697a      	ldr	r2, [r7, #20]
 8006656:	6a39      	ldr	r1, [r7, #32]
 8006658:	68f8      	ldr	r0, [r7, #12]
 800665a:	f001 ff64 	bl	8008526 <I2C_WaitOnBTFFlagUntilTimeout>
 800665e:	4603      	mov	r3, r0
 8006660:	2b00      	cmp	r3, #0
 8006662:	d00d      	beq.n	8006680 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006668:	2b04      	cmp	r3, #4
 800666a:	d107      	bne.n	800667c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	681a      	ldr	r2, [r3, #0]
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800667a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800667c:	2301      	movs	r3, #1
 800667e:	e01a      	b.n	80066b6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006684:	2b00      	cmp	r3, #0
 8006686:	d194      	bne.n	80065b2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	681a      	ldr	r2, [r3, #0]
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006696:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	2220      	movs	r2, #32
 800669c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	2200      	movs	r2, #0
 80066a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	2200      	movs	r2, #0
 80066ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80066b0:	2300      	movs	r3, #0
 80066b2:	e000      	b.n	80066b6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80066b4:	2302      	movs	r3, #2
  }
}
 80066b6:	4618      	mov	r0, r3
 80066b8:	3718      	adds	r7, #24
 80066ba:	46bd      	mov	sp, r7
 80066bc:	bd80      	pop	{r7, pc}
 80066be:	bf00      	nop
 80066c0:	00100002 	.word	0x00100002
 80066c4:	ffff0000 	.word	0xffff0000

080066c8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b08a      	sub	sp, #40	; 0x28
 80066cc:	af02      	add	r7, sp, #8
 80066ce:	60f8      	str	r0, [r7, #12]
 80066d0:	607a      	str	r2, [r7, #4]
 80066d2:	603b      	str	r3, [r7, #0]
 80066d4:	460b      	mov	r3, r1
 80066d6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80066d8:	f7fd fdbe 	bl	8004258 <HAL_GetTick>
 80066dc:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 80066de:	2301      	movs	r3, #1
 80066e0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066e8:	b2db      	uxtb	r3, r3
 80066ea:	2b20      	cmp	r3, #32
 80066ec:	f040 8111 	bne.w	8006912 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80066f0:	69fb      	ldr	r3, [r7, #28]
 80066f2:	9300      	str	r3, [sp, #0]
 80066f4:	2319      	movs	r3, #25
 80066f6:	2201      	movs	r2, #1
 80066f8:	4988      	ldr	r1, [pc, #544]	; (800691c <HAL_I2C_IsDeviceReady+0x254>)
 80066fa:	68f8      	ldr	r0, [r7, #12]
 80066fc:	f001 fdfc 	bl	80082f8 <I2C_WaitOnFlagUntilTimeout>
 8006700:	4603      	mov	r3, r0
 8006702:	2b00      	cmp	r3, #0
 8006704:	d001      	beq.n	800670a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8006706:	2302      	movs	r3, #2
 8006708:	e104      	b.n	8006914 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006710:	2b01      	cmp	r3, #1
 8006712:	d101      	bne.n	8006718 <HAL_I2C_IsDeviceReady+0x50>
 8006714:	2302      	movs	r3, #2
 8006716:	e0fd      	b.n	8006914 <HAL_I2C_IsDeviceReady+0x24c>
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	2201      	movs	r2, #1
 800671c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f003 0301 	and.w	r3, r3, #1
 800672a:	2b01      	cmp	r3, #1
 800672c:	d007      	beq.n	800673e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	681a      	ldr	r2, [r3, #0]
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f042 0201 	orr.w	r2, r2, #1
 800673c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	681a      	ldr	r2, [r3, #0]
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800674c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	2224      	movs	r2, #36	; 0x24
 8006752:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	2200      	movs	r2, #0
 800675a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	4a70      	ldr	r2, [pc, #448]	; (8006920 <HAL_I2C_IsDeviceReady+0x258>)
 8006760:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	681a      	ldr	r2, [r3, #0]
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006770:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8006772:	69fb      	ldr	r3, [r7, #28]
 8006774:	9300      	str	r3, [sp, #0]
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	2200      	movs	r2, #0
 800677a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800677e:	68f8      	ldr	r0, [r7, #12]
 8006780:	f001 fdba 	bl	80082f8 <I2C_WaitOnFlagUntilTimeout>
 8006784:	4603      	mov	r3, r0
 8006786:	2b00      	cmp	r3, #0
 8006788:	d00d      	beq.n	80067a6 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006794:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006798:	d103      	bne.n	80067a2 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80067a0:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80067a2:	2303      	movs	r3, #3
 80067a4:	e0b6      	b.n	8006914 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80067a6:	897b      	ldrh	r3, [r7, #10]
 80067a8:	b2db      	uxtb	r3, r3
 80067aa:	461a      	mov	r2, r3
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80067b4:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80067b6:	f7fd fd4f 	bl	8004258 <HAL_GetTick>
 80067ba:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	695b      	ldr	r3, [r3, #20]
 80067c2:	f003 0302 	and.w	r3, r3, #2
 80067c6:	2b02      	cmp	r3, #2
 80067c8:	bf0c      	ite	eq
 80067ca:	2301      	moveq	r3, #1
 80067cc:	2300      	movne	r3, #0
 80067ce:	b2db      	uxtb	r3, r3
 80067d0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	695b      	ldr	r3, [r3, #20]
 80067d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80067dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80067e0:	bf0c      	ite	eq
 80067e2:	2301      	moveq	r3, #1
 80067e4:	2300      	movne	r3, #0
 80067e6:	b2db      	uxtb	r3, r3
 80067e8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80067ea:	e025      	b.n	8006838 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80067ec:	f7fd fd34 	bl	8004258 <HAL_GetTick>
 80067f0:	4602      	mov	r2, r0
 80067f2:	69fb      	ldr	r3, [r7, #28]
 80067f4:	1ad3      	subs	r3, r2, r3
 80067f6:	683a      	ldr	r2, [r7, #0]
 80067f8:	429a      	cmp	r2, r3
 80067fa:	d302      	bcc.n	8006802 <HAL_I2C_IsDeviceReady+0x13a>
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d103      	bne.n	800680a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	22a0      	movs	r2, #160	; 0xa0
 8006806:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	695b      	ldr	r3, [r3, #20]
 8006810:	f003 0302 	and.w	r3, r3, #2
 8006814:	2b02      	cmp	r3, #2
 8006816:	bf0c      	ite	eq
 8006818:	2301      	moveq	r3, #1
 800681a:	2300      	movne	r3, #0
 800681c:	b2db      	uxtb	r3, r3
 800681e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	695b      	ldr	r3, [r3, #20]
 8006826:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800682a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800682e:	bf0c      	ite	eq
 8006830:	2301      	moveq	r3, #1
 8006832:	2300      	movne	r3, #0
 8006834:	b2db      	uxtb	r3, r3
 8006836:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800683e:	b2db      	uxtb	r3, r3
 8006840:	2ba0      	cmp	r3, #160	; 0xa0
 8006842:	d005      	beq.n	8006850 <HAL_I2C_IsDeviceReady+0x188>
 8006844:	7dfb      	ldrb	r3, [r7, #23]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d102      	bne.n	8006850 <HAL_I2C_IsDeviceReady+0x188>
 800684a:	7dbb      	ldrb	r3, [r7, #22]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d0cd      	beq.n	80067ec <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	2220      	movs	r2, #32
 8006854:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	695b      	ldr	r3, [r3, #20]
 800685e:	f003 0302 	and.w	r3, r3, #2
 8006862:	2b02      	cmp	r3, #2
 8006864:	d129      	bne.n	80068ba <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	681a      	ldr	r2, [r3, #0]
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006874:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006876:	2300      	movs	r3, #0
 8006878:	613b      	str	r3, [r7, #16]
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	695b      	ldr	r3, [r3, #20]
 8006880:	613b      	str	r3, [r7, #16]
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	699b      	ldr	r3, [r3, #24]
 8006888:	613b      	str	r3, [r7, #16]
 800688a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800688c:	69fb      	ldr	r3, [r7, #28]
 800688e:	9300      	str	r3, [sp, #0]
 8006890:	2319      	movs	r3, #25
 8006892:	2201      	movs	r2, #1
 8006894:	4921      	ldr	r1, [pc, #132]	; (800691c <HAL_I2C_IsDeviceReady+0x254>)
 8006896:	68f8      	ldr	r0, [r7, #12]
 8006898:	f001 fd2e 	bl	80082f8 <I2C_WaitOnFlagUntilTimeout>
 800689c:	4603      	mov	r3, r0
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d001      	beq.n	80068a6 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80068a2:	2301      	movs	r3, #1
 80068a4:	e036      	b.n	8006914 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	2220      	movs	r2, #32
 80068aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	2200      	movs	r2, #0
 80068b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80068b6:	2300      	movs	r3, #0
 80068b8:	e02c      	b.n	8006914 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	681a      	ldr	r2, [r3, #0]
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80068c8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80068d2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80068d4:	69fb      	ldr	r3, [r7, #28]
 80068d6:	9300      	str	r3, [sp, #0]
 80068d8:	2319      	movs	r3, #25
 80068da:	2201      	movs	r2, #1
 80068dc:	490f      	ldr	r1, [pc, #60]	; (800691c <HAL_I2C_IsDeviceReady+0x254>)
 80068de:	68f8      	ldr	r0, [r7, #12]
 80068e0:	f001 fd0a 	bl	80082f8 <I2C_WaitOnFlagUntilTimeout>
 80068e4:	4603      	mov	r3, r0
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d001      	beq.n	80068ee <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80068ea:	2301      	movs	r3, #1
 80068ec:	e012      	b.n	8006914 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80068ee:	69bb      	ldr	r3, [r7, #24]
 80068f0:	3301      	adds	r3, #1
 80068f2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80068f4:	69ba      	ldr	r2, [r7, #24]
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	429a      	cmp	r2, r3
 80068fa:	f4ff af32 	bcc.w	8006762 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	2220      	movs	r2, #32
 8006902:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	2200      	movs	r2, #0
 800690a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800690e:	2301      	movs	r3, #1
 8006910:	e000      	b.n	8006914 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8006912:	2302      	movs	r3, #2
  }
}
 8006914:	4618      	mov	r0, r3
 8006916:	3720      	adds	r7, #32
 8006918:	46bd      	mov	sp, r7
 800691a:	bd80      	pop	{r7, pc}
 800691c:	00100002 	.word	0x00100002
 8006920:	ffff0000 	.word	0xffff0000

08006924 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b088      	sub	sp, #32
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800692c:	2300      	movs	r3, #0
 800692e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	685b      	ldr	r3, [r3, #4]
 8006936:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800693c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006944:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800694c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800694e:	7bfb      	ldrb	r3, [r7, #15]
 8006950:	2b10      	cmp	r3, #16
 8006952:	d003      	beq.n	800695c <HAL_I2C_EV_IRQHandler+0x38>
 8006954:	7bfb      	ldrb	r3, [r7, #15]
 8006956:	2b40      	cmp	r3, #64	; 0x40
 8006958:	f040 80bd 	bne.w	8006ad6 <HAL_I2C_EV_IRQHandler+0x1b2>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	699b      	ldr	r3, [r3, #24]
 8006962:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	695b      	ldr	r3, [r3, #20]
 800696a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800696c:	69fb      	ldr	r3, [r7, #28]
 800696e:	f003 0301 	and.w	r3, r3, #1
 8006972:	2b00      	cmp	r3, #0
 8006974:	d10d      	bne.n	8006992 <HAL_I2C_EV_IRQHandler+0x6e>
 8006976:	693b      	ldr	r3, [r7, #16]
 8006978:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800697c:	d003      	beq.n	8006986 <HAL_I2C_EV_IRQHandler+0x62>
 800697e:	693b      	ldr	r3, [r7, #16]
 8006980:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006984:	d101      	bne.n	800698a <HAL_I2C_EV_IRQHandler+0x66>
 8006986:	2301      	movs	r3, #1
 8006988:	e000      	b.n	800698c <HAL_I2C_EV_IRQHandler+0x68>
 800698a:	2300      	movs	r3, #0
 800698c:	2b01      	cmp	r3, #1
 800698e:	f000 812e 	beq.w	8006bee <HAL_I2C_EV_IRQHandler+0x2ca>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006992:	69fb      	ldr	r3, [r7, #28]
 8006994:	f003 0301 	and.w	r3, r3, #1
 8006998:	2b00      	cmp	r3, #0
 800699a:	d00c      	beq.n	80069b6 <HAL_I2C_EV_IRQHandler+0x92>
 800699c:	697b      	ldr	r3, [r7, #20]
 800699e:	0a5b      	lsrs	r3, r3, #9
 80069a0:	f003 0301 	and.w	r3, r3, #1
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d006      	beq.n	80069b6 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80069a8:	6878      	ldr	r0, [r7, #4]
 80069aa:	f001 fe5e 	bl	800866a <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f000 fd62 	bl	8007478 <I2C_Master_SB>
 80069b4:	e08e      	b.n	8006ad4 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80069b6:	69fb      	ldr	r3, [r7, #28]
 80069b8:	08db      	lsrs	r3, r3, #3
 80069ba:	f003 0301 	and.w	r3, r3, #1
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d009      	beq.n	80069d6 <HAL_I2C_EV_IRQHandler+0xb2>
 80069c2:	697b      	ldr	r3, [r7, #20]
 80069c4:	0a5b      	lsrs	r3, r3, #9
 80069c6:	f003 0301 	and.w	r3, r3, #1
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d003      	beq.n	80069d6 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80069ce:	6878      	ldr	r0, [r7, #4]
 80069d0:	f000 fdd8 	bl	8007584 <I2C_Master_ADD10>
 80069d4:	e07e      	b.n	8006ad4 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80069d6:	69fb      	ldr	r3, [r7, #28]
 80069d8:	085b      	lsrs	r3, r3, #1
 80069da:	f003 0301 	and.w	r3, r3, #1
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d009      	beq.n	80069f6 <HAL_I2C_EV_IRQHandler+0xd2>
 80069e2:	697b      	ldr	r3, [r7, #20]
 80069e4:	0a5b      	lsrs	r3, r3, #9
 80069e6:	f003 0301 	and.w	r3, r3, #1
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d003      	beq.n	80069f6 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80069ee:	6878      	ldr	r0, [r7, #4]
 80069f0:	f000 fdf2 	bl	80075d8 <I2C_Master_ADDR>
 80069f4:	e06e      	b.n	8006ad4 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80069f6:	69bb      	ldr	r3, [r7, #24]
 80069f8:	089b      	lsrs	r3, r3, #2
 80069fa:	f003 0301 	and.w	r3, r3, #1
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d037      	beq.n	8006a72 <HAL_I2C_EV_IRQHandler+0x14e>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	685b      	ldr	r3, [r3, #4]
 8006a08:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006a0c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a10:	f000 80ef 	beq.w	8006bf2 <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006a14:	69fb      	ldr	r3, [r7, #28]
 8006a16:	09db      	lsrs	r3, r3, #7
 8006a18:	f003 0301 	and.w	r3, r3, #1
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d00f      	beq.n	8006a40 <HAL_I2C_EV_IRQHandler+0x11c>
 8006a20:	697b      	ldr	r3, [r7, #20]
 8006a22:	0a9b      	lsrs	r3, r3, #10
 8006a24:	f003 0301 	and.w	r3, r3, #1
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d009      	beq.n	8006a40 <HAL_I2C_EV_IRQHandler+0x11c>
 8006a2c:	69fb      	ldr	r3, [r7, #28]
 8006a2e:	089b      	lsrs	r3, r3, #2
 8006a30:	f003 0301 	and.w	r3, r3, #1
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d103      	bne.n	8006a40 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8006a38:	6878      	ldr	r0, [r7, #4]
 8006a3a:	f000 f9ef 	bl	8006e1c <I2C_MasterTransmit_TXE>
 8006a3e:	e049      	b.n	8006ad4 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006a40:	69fb      	ldr	r3, [r7, #28]
 8006a42:	089b      	lsrs	r3, r3, #2
 8006a44:	f003 0301 	and.w	r3, r3, #1
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	f000 80d2 	beq.w	8006bf2 <HAL_I2C_EV_IRQHandler+0x2ce>
 8006a4e:	697b      	ldr	r3, [r7, #20]
 8006a50:	0a5b      	lsrs	r3, r3, #9
 8006a52:	f003 0301 	and.w	r3, r3, #1
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	f000 80cb 	beq.w	8006bf2 <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          if (CurrentMode == HAL_I2C_MODE_MASTER)
 8006a5c:	7bfb      	ldrb	r3, [r7, #15]
 8006a5e:	2b10      	cmp	r3, #16
 8006a60:	d103      	bne.n	8006a6a <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8006a62:	6878      	ldr	r0, [r7, #4]
 8006a64:	f000 fa76 	bl	8006f54 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006a68:	e0c3      	b.n	8006bf2 <HAL_I2C_EV_IRQHandler+0x2ce>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006a6a:	6878      	ldr	r0, [r7, #4]
 8006a6c:	f000 fada 	bl	8007024 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006a70:	e0bf      	b.n	8006bf2 <HAL_I2C_EV_IRQHandler+0x2ce>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	685b      	ldr	r3, [r3, #4]
 8006a78:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006a7c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a80:	f000 80b7 	beq.w	8006bf2 <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006a84:	69fb      	ldr	r3, [r7, #28]
 8006a86:	099b      	lsrs	r3, r3, #6
 8006a88:	f003 0301 	and.w	r3, r3, #1
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d00f      	beq.n	8006ab0 <HAL_I2C_EV_IRQHandler+0x18c>
 8006a90:	697b      	ldr	r3, [r7, #20]
 8006a92:	0a9b      	lsrs	r3, r3, #10
 8006a94:	f003 0301 	and.w	r3, r3, #1
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d009      	beq.n	8006ab0 <HAL_I2C_EV_IRQHandler+0x18c>
 8006a9c:	69fb      	ldr	r3, [r7, #28]
 8006a9e:	089b      	lsrs	r3, r3, #2
 8006aa0:	f003 0301 	and.w	r3, r3, #1
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d103      	bne.n	8006ab0 <HAL_I2C_EV_IRQHandler+0x18c>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8006aa8:	6878      	ldr	r0, [r7, #4]
 8006aaa:	f000 fb4a 	bl	8007142 <I2C_MasterReceive_RXNE>
 8006aae:	e011      	b.n	8006ad4 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006ab0:	69fb      	ldr	r3, [r7, #28]
 8006ab2:	089b      	lsrs	r3, r3, #2
 8006ab4:	f003 0301 	and.w	r3, r3, #1
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	f000 809a 	beq.w	8006bf2 <HAL_I2C_EV_IRQHandler+0x2ce>
 8006abe:	697b      	ldr	r3, [r7, #20]
 8006ac0:	0a5b      	lsrs	r3, r3, #9
 8006ac2:	f003 0301 	and.w	r3, r3, #1
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	f000 8093 	beq.w	8006bf2 <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          I2C_MasterReceive_BTF(hi2c);
 8006acc:	6878      	ldr	r0, [r7, #4]
 8006ace:	f000 fbe9 	bl	80072a4 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006ad2:	e08e      	b.n	8006bf2 <HAL_I2C_EV_IRQHandler+0x2ce>
 8006ad4:	e08d      	b.n	8006bf2 <HAL_I2C_EV_IRQHandler+0x2ce>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d004      	beq.n	8006ae8 <HAL_I2C_EV_IRQHandler+0x1c4>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	695b      	ldr	r3, [r3, #20]
 8006ae4:	61fb      	str	r3, [r7, #28]
 8006ae6:	e007      	b.n	8006af8 <HAL_I2C_EV_IRQHandler+0x1d4>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	699b      	ldr	r3, [r3, #24]
 8006aee:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	695b      	ldr	r3, [r3, #20]
 8006af6:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006af8:	69fb      	ldr	r3, [r7, #28]
 8006afa:	085b      	lsrs	r3, r3, #1
 8006afc:	f003 0301 	and.w	r3, r3, #1
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d012      	beq.n	8006b2a <HAL_I2C_EV_IRQHandler+0x206>
 8006b04:	697b      	ldr	r3, [r7, #20]
 8006b06:	0a5b      	lsrs	r3, r3, #9
 8006b08:	f003 0301 	and.w	r3, r3, #1
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d00c      	beq.n	8006b2a <HAL_I2C_EV_IRQHandler+0x206>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d003      	beq.n	8006b20 <HAL_I2C_EV_IRQHandler+0x1fc>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	699b      	ldr	r3, [r3, #24]
 8006b1e:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8006b20:	69b9      	ldr	r1, [r7, #24]
 8006b22:	6878      	ldr	r0, [r7, #4]
 8006b24:	f000 ffa7 	bl	8007a76 <I2C_Slave_ADDR>
 8006b28:	e066      	b.n	8006bf8 <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006b2a:	69fb      	ldr	r3, [r7, #28]
 8006b2c:	091b      	lsrs	r3, r3, #4
 8006b2e:	f003 0301 	and.w	r3, r3, #1
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d009      	beq.n	8006b4a <HAL_I2C_EV_IRQHandler+0x226>
 8006b36:	697b      	ldr	r3, [r7, #20]
 8006b38:	0a5b      	lsrs	r3, r3, #9
 8006b3a:	f003 0301 	and.w	r3, r3, #1
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d003      	beq.n	8006b4a <HAL_I2C_EV_IRQHandler+0x226>
    {
      I2C_Slave_STOPF(hi2c);
 8006b42:	6878      	ldr	r0, [r7, #4]
 8006b44:	f000 ffdc 	bl	8007b00 <I2C_Slave_STOPF>
 8006b48:	e056      	b.n	8006bf8 <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006b4a:	7bbb      	ldrb	r3, [r7, #14]
 8006b4c:	2b21      	cmp	r3, #33	; 0x21
 8006b4e:	d002      	beq.n	8006b56 <HAL_I2C_EV_IRQHandler+0x232>
 8006b50:	7bbb      	ldrb	r3, [r7, #14]
 8006b52:	2b29      	cmp	r3, #41	; 0x29
 8006b54:	d125      	bne.n	8006ba2 <HAL_I2C_EV_IRQHandler+0x27e>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006b56:	69fb      	ldr	r3, [r7, #28]
 8006b58:	09db      	lsrs	r3, r3, #7
 8006b5a:	f003 0301 	and.w	r3, r3, #1
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d00f      	beq.n	8006b82 <HAL_I2C_EV_IRQHandler+0x25e>
 8006b62:	697b      	ldr	r3, [r7, #20]
 8006b64:	0a9b      	lsrs	r3, r3, #10
 8006b66:	f003 0301 	and.w	r3, r3, #1
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d009      	beq.n	8006b82 <HAL_I2C_EV_IRQHandler+0x25e>
 8006b6e:	69fb      	ldr	r3, [r7, #28]
 8006b70:	089b      	lsrs	r3, r3, #2
 8006b72:	f003 0301 	and.w	r3, r3, #1
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d103      	bne.n	8006b82 <HAL_I2C_EV_IRQHandler+0x25e>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8006b7a:	6878      	ldr	r0, [r7, #4]
 8006b7c:	f000 febd 	bl	80078fa <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006b80:	e039      	b.n	8006bf6 <HAL_I2C_EV_IRQHandler+0x2d2>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006b82:	69fb      	ldr	r3, [r7, #28]
 8006b84:	089b      	lsrs	r3, r3, #2
 8006b86:	f003 0301 	and.w	r3, r3, #1
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d033      	beq.n	8006bf6 <HAL_I2C_EV_IRQHandler+0x2d2>
 8006b8e:	697b      	ldr	r3, [r7, #20]
 8006b90:	0a5b      	lsrs	r3, r3, #9
 8006b92:	f003 0301 	and.w	r3, r3, #1
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d02d      	beq.n	8006bf6 <HAL_I2C_EV_IRQHandler+0x2d2>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	f000 feea 	bl	8007974 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006ba0:	e029      	b.n	8006bf6 <HAL_I2C_EV_IRQHandler+0x2d2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006ba2:	69fb      	ldr	r3, [r7, #28]
 8006ba4:	099b      	lsrs	r3, r3, #6
 8006ba6:	f003 0301 	and.w	r3, r3, #1
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d00f      	beq.n	8006bce <HAL_I2C_EV_IRQHandler+0x2aa>
 8006bae:	697b      	ldr	r3, [r7, #20]
 8006bb0:	0a9b      	lsrs	r3, r3, #10
 8006bb2:	f003 0301 	and.w	r3, r3, #1
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d009      	beq.n	8006bce <HAL_I2C_EV_IRQHandler+0x2aa>
 8006bba:	69fb      	ldr	r3, [r7, #28]
 8006bbc:	089b      	lsrs	r3, r3, #2
 8006bbe:	f003 0301 	and.w	r3, r3, #1
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d103      	bne.n	8006bce <HAL_I2C_EV_IRQHandler+0x2aa>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8006bc6:	6878      	ldr	r0, [r7, #4]
 8006bc8:	f000 fef5 	bl	80079b6 <I2C_SlaveReceive_RXNE>
 8006bcc:	e014      	b.n	8006bf8 <HAL_I2C_EV_IRQHandler+0x2d4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006bce:	69fb      	ldr	r3, [r7, #28]
 8006bd0:	089b      	lsrs	r3, r3, #2
 8006bd2:	f003 0301 	and.w	r3, r3, #1
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d00e      	beq.n	8006bf8 <HAL_I2C_EV_IRQHandler+0x2d4>
 8006bda:	697b      	ldr	r3, [r7, #20]
 8006bdc:	0a5b      	lsrs	r3, r3, #9
 8006bde:	f003 0301 	and.w	r3, r3, #1
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d008      	beq.n	8006bf8 <HAL_I2C_EV_IRQHandler+0x2d4>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8006be6:	6878      	ldr	r0, [r7, #4]
 8006be8:	f000 ff23 	bl	8007a32 <I2C_SlaveReceive_BTF>
 8006bec:	e004      	b.n	8006bf8 <HAL_I2C_EV_IRQHandler+0x2d4>
      return;
 8006bee:	bf00      	nop
 8006bf0:	e002      	b.n	8006bf8 <HAL_I2C_EV_IRQHandler+0x2d4>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006bf2:	bf00      	nop
 8006bf4:	e000      	b.n	8006bf8 <HAL_I2C_EV_IRQHandler+0x2d4>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006bf6:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8006bf8:	3720      	adds	r7, #32
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	bd80      	pop	{r7, pc}

08006bfe <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006bfe:	b580      	push	{r7, lr}
 8006c00:	b08a      	sub	sp, #40	; 0x28
 8006c02:	af00      	add	r7, sp, #0
 8006c04:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	695b      	ldr	r3, [r3, #20]
 8006c0c:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	685b      	ldr	r3, [r3, #4]
 8006c14:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8006c16:	2300      	movs	r3, #0
 8006c18:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006c20:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006c22:	6a3b      	ldr	r3, [r7, #32]
 8006c24:	0a1b      	lsrs	r3, r3, #8
 8006c26:	f003 0301 	and.w	r3, r3, #1
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d00e      	beq.n	8006c4c <HAL_I2C_ER_IRQHandler+0x4e>
 8006c2e:	69fb      	ldr	r3, [r7, #28]
 8006c30:	0a1b      	lsrs	r3, r3, #8
 8006c32:	f003 0301 	and.w	r3, r3, #1
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d008      	beq.n	8006c4c <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8006c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c3c:	f043 0301 	orr.w	r3, r3, #1
 8006c40:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006c4a:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006c4c:	6a3b      	ldr	r3, [r7, #32]
 8006c4e:	0a5b      	lsrs	r3, r3, #9
 8006c50:	f003 0301 	and.w	r3, r3, #1
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d00e      	beq.n	8006c76 <HAL_I2C_ER_IRQHandler+0x78>
 8006c58:	69fb      	ldr	r3, [r7, #28]
 8006c5a:	0a1b      	lsrs	r3, r3, #8
 8006c5c:	f003 0301 	and.w	r3, r3, #1
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d008      	beq.n	8006c76 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8006c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c66:	f043 0302 	orr.w	r3, r3, #2
 8006c6a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8006c74:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006c76:	6a3b      	ldr	r3, [r7, #32]
 8006c78:	0a9b      	lsrs	r3, r3, #10
 8006c7a:	f003 0301 	and.w	r3, r3, #1
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d03f      	beq.n	8006d02 <HAL_I2C_ER_IRQHandler+0x104>
 8006c82:	69fb      	ldr	r3, [r7, #28]
 8006c84:	0a1b      	lsrs	r3, r3, #8
 8006c86:	f003 0301 	and.w	r3, r3, #1
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d039      	beq.n	8006d02 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8006c8e:	7efb      	ldrb	r3, [r7, #27]
 8006c90:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c96:	b29b      	uxth	r3, r3
 8006c98:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ca0:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ca6:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8006ca8:	7ebb      	ldrb	r3, [r7, #26]
 8006caa:	2b20      	cmp	r3, #32
 8006cac:	d112      	bne.n	8006cd4 <HAL_I2C_ER_IRQHandler+0xd6>
 8006cae:	697b      	ldr	r3, [r7, #20]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d10f      	bne.n	8006cd4 <HAL_I2C_ER_IRQHandler+0xd6>
 8006cb4:	7cfb      	ldrb	r3, [r7, #19]
 8006cb6:	2b21      	cmp	r3, #33	; 0x21
 8006cb8:	d008      	beq.n	8006ccc <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8006cba:	7cfb      	ldrb	r3, [r7, #19]
 8006cbc:	2b29      	cmp	r3, #41	; 0x29
 8006cbe:	d005      	beq.n	8006ccc <HAL_I2C_ER_IRQHandler+0xce>
 8006cc0:	7cfb      	ldrb	r3, [r7, #19]
 8006cc2:	2b28      	cmp	r3, #40	; 0x28
 8006cc4:	d106      	bne.n	8006cd4 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	2b21      	cmp	r3, #33	; 0x21
 8006cca:	d103      	bne.n	8006cd4 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8006ccc:	6878      	ldr	r0, [r7, #4]
 8006cce:	f001 f847 	bl	8007d60 <I2C_Slave_AF>
 8006cd2:	e016      	b.n	8006d02 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006cdc:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8006cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ce0:	f043 0304 	orr.w	r3, r3, #4
 8006ce4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8006ce6:	7efb      	ldrb	r3, [r7, #27]
 8006ce8:	2b10      	cmp	r3, #16
 8006cea:	d002      	beq.n	8006cf2 <HAL_I2C_ER_IRQHandler+0xf4>
 8006cec:	7efb      	ldrb	r3, [r7, #27]
 8006cee:	2b40      	cmp	r3, #64	; 0x40
 8006cf0:	d107      	bne.n	8006d02 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	681a      	ldr	r2, [r3, #0]
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d00:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006d02:	6a3b      	ldr	r3, [r7, #32]
 8006d04:	0adb      	lsrs	r3, r3, #11
 8006d06:	f003 0301 	and.w	r3, r3, #1
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d00e      	beq.n	8006d2c <HAL_I2C_ER_IRQHandler+0x12e>
 8006d0e:	69fb      	ldr	r3, [r7, #28]
 8006d10:	0a1b      	lsrs	r3, r3, #8
 8006d12:	f003 0301 	and.w	r3, r3, #1
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d008      	beq.n	8006d2c <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8006d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d1c:	f043 0308 	orr.w	r3, r3, #8
 8006d20:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8006d2a:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8006d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d008      	beq.n	8006d44 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d38:	431a      	orrs	r2, r3
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8006d3e:	6878      	ldr	r0, [r7, #4]
 8006d40:	f001 f87e 	bl	8007e40 <I2C_ITError>
  }
}
 8006d44:	bf00      	nop
 8006d46:	3728      	adds	r7, #40	; 0x28
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	bd80      	pop	{r7, pc}

08006d4c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	b083      	sub	sp, #12
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8006d54:	bf00      	nop
 8006d56:	370c      	adds	r7, #12
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5e:	4770      	bx	lr

08006d60 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006d60:	b480      	push	{r7}
 8006d62:	b083      	sub	sp, #12
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8006d68:	bf00      	nop
 8006d6a:	370c      	adds	r7, #12
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d72:	4770      	bx	lr

08006d74 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006d74:	b480      	push	{r7}
 8006d76:	b083      	sub	sp, #12
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8006d7c:	bf00      	nop
 8006d7e:	370c      	adds	r7, #12
 8006d80:	46bd      	mov	sp, r7
 8006d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d86:	4770      	bx	lr

08006d88 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006d88:	b480      	push	{r7}
 8006d8a:	b083      	sub	sp, #12
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8006d90:	bf00      	nop
 8006d92:	370c      	adds	r7, #12
 8006d94:	46bd      	mov	sp, r7
 8006d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9a:	4770      	bx	lr

08006d9c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8006d9c:	b480      	push	{r7}
 8006d9e:	b083      	sub	sp, #12
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
 8006da4:	460b      	mov	r3, r1
 8006da6:	70fb      	strb	r3, [r7, #3]
 8006da8:	4613      	mov	r3, r2
 8006daa:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8006dac:	bf00      	nop
 8006dae:	370c      	adds	r7, #12
 8006db0:	46bd      	mov	sp, r7
 8006db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db6:	4770      	bx	lr

08006db8 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006db8:	b480      	push	{r7}
 8006dba:	b083      	sub	sp, #12
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8006dc0:	bf00      	nop
 8006dc2:	370c      	adds	r7, #12
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dca:	4770      	bx	lr

08006dcc <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006dcc:	b480      	push	{r7}
 8006dce:	b083      	sub	sp, #12
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8006dd4:	bf00      	nop
 8006dd6:	370c      	adds	r7, #12
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dde:	4770      	bx	lr

08006de0 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006de0:	b480      	push	{r7}
 8006de2:	b083      	sub	sp, #12
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8006de8:	bf00      	nop
 8006dea:	370c      	adds	r7, #12
 8006dec:	46bd      	mov	sp, r7
 8006dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df2:	4770      	bx	lr

08006df4 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006df4:	b480      	push	{r7}
 8006df6:	b083      	sub	sp, #12
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8006dfc:	bf00      	nop
 8006dfe:	370c      	adds	r7, #12
 8006e00:	46bd      	mov	sp, r7
 8006e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e06:	4770      	bx	lr

08006e08 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006e08:	b480      	push	{r7}
 8006e0a:	b083      	sub	sp, #12
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006e10:	bf00      	nop
 8006e12:	370c      	adds	r7, #12
 8006e14:	46bd      	mov	sp, r7
 8006e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1a:	4770      	bx	lr

08006e1c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b084      	sub	sp, #16
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e2a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006e32:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e38:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d150      	bne.n	8006ee4 <I2C_MasterTransmit_TXE+0xc8>
 8006e42:	7bfb      	ldrb	r3, [r7, #15]
 8006e44:	2b21      	cmp	r3, #33	; 0x21
 8006e46:	d14d      	bne.n	8006ee4 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006e48:	68bb      	ldr	r3, [r7, #8]
 8006e4a:	2b08      	cmp	r3, #8
 8006e4c:	d01d      	beq.n	8006e8a <I2C_MasterTransmit_TXE+0x6e>
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	2b20      	cmp	r3, #32
 8006e52:	d01a      	beq.n	8006e8a <I2C_MasterTransmit_TXE+0x6e>
 8006e54:	68bb      	ldr	r3, [r7, #8]
 8006e56:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006e5a:	d016      	beq.n	8006e8a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	685a      	ldr	r2, [r3, #4]
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006e6a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2211      	movs	r2, #17
 8006e70:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2200      	movs	r2, #0
 8006e76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2220      	movs	r2, #32
 8006e7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8006e82:	6878      	ldr	r0, [r7, #4]
 8006e84:	f7ff ff62 	bl	8006d4c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006e88:	e060      	b.n	8006f4c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	685a      	ldr	r2, [r3, #4]
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006e98:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	681a      	ldr	r2, [r3, #0]
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ea8:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2200      	movs	r2, #0
 8006eae:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2220      	movs	r2, #32
 8006eb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006ebe:	b2db      	uxtb	r3, r3
 8006ec0:	2b40      	cmp	r3, #64	; 0x40
 8006ec2:	d107      	bne.n	8006ed4 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8006ecc:	6878      	ldr	r0, [r7, #4]
 8006ece:	f7ff ff7d 	bl	8006dcc <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006ed2:	e03b      	b.n	8006f4c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006edc:	6878      	ldr	r0, [r7, #4]
 8006ede:	f7ff ff35 	bl	8006d4c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006ee2:	e033      	b.n	8006f4c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8006ee4:	7bfb      	ldrb	r3, [r7, #15]
 8006ee6:	2b21      	cmp	r3, #33	; 0x21
 8006ee8:	d005      	beq.n	8006ef6 <I2C_MasterTransmit_TXE+0xda>
 8006eea:	7bbb      	ldrb	r3, [r7, #14]
 8006eec:	2b40      	cmp	r3, #64	; 0x40
 8006eee:	d12d      	bne.n	8006f4c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8006ef0:	7bfb      	ldrb	r3, [r7, #15]
 8006ef2:	2b22      	cmp	r3, #34	; 0x22
 8006ef4:	d12a      	bne.n	8006f4c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006efa:	b29b      	uxth	r3, r3
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d108      	bne.n	8006f12 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	685a      	ldr	r2, [r3, #4]
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f0e:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8006f10:	e01c      	b.n	8006f4c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006f18:	b2db      	uxtb	r3, r3
 8006f1a:	2b40      	cmp	r3, #64	; 0x40
 8006f1c:	d103      	bne.n	8006f26 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006f1e:	6878      	ldr	r0, [r7, #4]
 8006f20:	f000 f880 	bl	8007024 <I2C_MemoryTransmit_TXE_BTF>
}
 8006f24:	e012      	b.n	8006f4c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f2a:	781a      	ldrb	r2, [r3, #0]
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f36:	1c5a      	adds	r2, r3, #1
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f40:	b29b      	uxth	r3, r3
 8006f42:	3b01      	subs	r3, #1
 8006f44:	b29a      	uxth	r2, r3
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006f4a:	e7ff      	b.n	8006f4c <I2C_MasterTransmit_TXE+0x130>
 8006f4c:	bf00      	nop
 8006f4e:	3710      	adds	r7, #16
 8006f50:	46bd      	mov	sp, r7
 8006f52:	bd80      	pop	{r7, pc}

08006f54 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b084      	sub	sp, #16
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f60:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f68:	b2db      	uxtb	r3, r3
 8006f6a:	2b21      	cmp	r3, #33	; 0x21
 8006f6c:	d156      	bne.n	800701c <I2C_MasterTransmit_BTF+0xc8>
  {
    if (hi2c->XferCount != 0U)
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f72:	b29b      	uxth	r3, r3
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d012      	beq.n	8006f9e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f7c:	781a      	ldrb	r2, [r3, #0]
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f88:	1c5a      	adds	r2, r3, #1
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f92:	b29b      	uxth	r3, r3
 8006f94:	3b01      	subs	r3, #1
 8006f96:	b29a      	uxth	r2, r3
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8006f9c:	e03e      	b.n	800701c <I2C_MasterTransmit_BTF+0xc8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	2b08      	cmp	r3, #8
 8006fa2:	d01d      	beq.n	8006fe0 <I2C_MasterTransmit_BTF+0x8c>
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	2b20      	cmp	r3, #32
 8006fa8:	d01a      	beq.n	8006fe0 <I2C_MasterTransmit_BTF+0x8c>
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006fb0:	d016      	beq.n	8006fe0 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	685a      	ldr	r2, [r3, #4]
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006fc0:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2211      	movs	r2, #17
 8006fc6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2200      	movs	r2, #0
 8006fcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2220      	movs	r2, #32
 8006fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006fd8:	6878      	ldr	r0, [r7, #4]
 8006fda:	f7ff feb7 	bl	8006d4c <HAL_I2C_MasterTxCpltCallback>
}
 8006fde:	e01d      	b.n	800701c <I2C_MasterTransmit_BTF+0xc8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	685a      	ldr	r2, [r3, #4]
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006fee:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	681a      	ldr	r2, [r3, #0]
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ffe:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2200      	movs	r2, #0
 8007004:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2220      	movs	r2, #32
 800700a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2200      	movs	r2, #0
 8007012:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8007016:	6878      	ldr	r0, [r7, #4]
 8007018:	f7ff fe98 	bl	8006d4c <HAL_I2C_MasterTxCpltCallback>
}
 800701c:	bf00      	nop
 800701e:	3710      	adds	r7, #16
 8007020:	46bd      	mov	sp, r7
 8007022:	bd80      	pop	{r7, pc}

08007024 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b084      	sub	sp, #16
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007032:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007038:	2b00      	cmp	r3, #0
 800703a:	d11d      	bne.n	8007078 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007040:	2b01      	cmp	r3, #1
 8007042:	d10b      	bne.n	800705c <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007048:	b2da      	uxtb	r2, r3
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007054:	1c9a      	adds	r2, r3, #2
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 800705a:	e06e      	b.n	800713a <I2C_MemoryTransmit_TXE_BTF+0x116>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007060:	b29b      	uxth	r3, r3
 8007062:	121b      	asrs	r3, r3, #8
 8007064:	b2da      	uxtb	r2, r3
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007070:	1c5a      	adds	r2, r3, #1
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007076:	e060      	b.n	800713a <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 1U)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800707c:	2b01      	cmp	r3, #1
 800707e:	d10b      	bne.n	8007098 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007084:	b2da      	uxtb	r2, r3
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007090:	1c5a      	adds	r2, r3, #1
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007096:	e050      	b.n	800713a <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 2U)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800709c:	2b02      	cmp	r3, #2
 800709e:	d14c      	bne.n	800713a <I2C_MemoryTransmit_TXE_BTF+0x116>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80070a0:	7bfb      	ldrb	r3, [r7, #15]
 80070a2:	2b22      	cmp	r3, #34	; 0x22
 80070a4:	d108      	bne.n	80070b8 <I2C_MemoryTransmit_TXE_BTF+0x94>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	681a      	ldr	r2, [r3, #0]
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80070b4:	601a      	str	r2, [r3, #0]
}
 80070b6:	e040      	b.n	800713a <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070bc:	b29b      	uxth	r3, r3
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d015      	beq.n	80070ee <I2C_MemoryTransmit_TXE_BTF+0xca>
 80070c2:	7bfb      	ldrb	r3, [r7, #15]
 80070c4:	2b21      	cmp	r3, #33	; 0x21
 80070c6:	d112      	bne.n	80070ee <I2C_MemoryTransmit_TXE_BTF+0xca>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070cc:	781a      	ldrb	r2, [r3, #0]
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070d8:	1c5a      	adds	r2, r3, #1
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070e2:	b29b      	uxth	r3, r3
 80070e4:	3b01      	subs	r3, #1
 80070e6:	b29a      	uxth	r2, r3
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80070ec:	e025      	b.n	800713a <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070f2:	b29b      	uxth	r3, r3
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d120      	bne.n	800713a <I2C_MemoryTransmit_TXE_BTF+0x116>
 80070f8:	7bfb      	ldrb	r3, [r7, #15]
 80070fa:	2b21      	cmp	r3, #33	; 0x21
 80070fc:	d11d      	bne.n	800713a <I2C_MemoryTransmit_TXE_BTF+0x116>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	685a      	ldr	r2, [r3, #4]
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800710c:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	681a      	ldr	r2, [r3, #0]
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800711c:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	2200      	movs	r2, #0
 8007122:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2220      	movs	r2, #32
 8007128:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2200      	movs	r2, #0
 8007130:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8007134:	6878      	ldr	r0, [r7, #4]
 8007136:	f7ff fe49 	bl	8006dcc <HAL_I2C_MemTxCpltCallback>
}
 800713a:	bf00      	nop
 800713c:	3710      	adds	r7, #16
 800713e:	46bd      	mov	sp, r7
 8007140:	bd80      	pop	{r7, pc}

08007142 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8007142:	b580      	push	{r7, lr}
 8007144:	b084      	sub	sp, #16
 8007146:	af00      	add	r7, sp, #0
 8007148:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007150:	b2db      	uxtb	r3, r3
 8007152:	2b22      	cmp	r3, #34	; 0x22
 8007154:	f040 80a2 	bne.w	800729c <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800715c:	b29b      	uxth	r3, r3
 800715e:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	2b03      	cmp	r3, #3
 8007164:	d921      	bls.n	80071aa <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	691a      	ldr	r2, [r3, #16]
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007170:	b2d2      	uxtb	r2, r2
 8007172:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007178:	1c5a      	adds	r2, r3, #1
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007182:	b29b      	uxth	r3, r3
 8007184:	3b01      	subs	r3, #1
 8007186:	b29a      	uxth	r2, r3
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007190:	b29b      	uxth	r3, r3
 8007192:	2b03      	cmp	r3, #3
 8007194:	f040 8082 	bne.w	800729c <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	685a      	ldr	r2, [r3, #4]
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80071a6:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 80071a8:	e078      	b.n	800729c <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071ae:	2b02      	cmp	r3, #2
 80071b0:	d074      	beq.n	800729c <I2C_MasterReceive_RXNE+0x15a>
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	2b01      	cmp	r3, #1
 80071b6:	d002      	beq.n	80071be <I2C_MasterReceive_RXNE+0x7c>
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d16e      	bne.n	800729c <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80071be:	6878      	ldr	r0, [r7, #4]
 80071c0:	f001 f9f2 	bl	80085a8 <I2C_WaitOnSTOPRequestThroughIT>
 80071c4:	4603      	mov	r3, r0
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d142      	bne.n	8007250 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	681a      	ldr	r2, [r3, #0]
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80071d8:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	685a      	ldr	r2, [r3, #4]
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80071e8:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	691a      	ldr	r2, [r3, #16]
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071f4:	b2d2      	uxtb	r2, r2
 80071f6:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071fc:	1c5a      	adds	r2, r3, #1
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007206:	b29b      	uxth	r3, r3
 8007208:	3b01      	subs	r3, #1
 800720a:	b29a      	uxth	r2, r3
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2220      	movs	r2, #32
 8007214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800721e:	b2db      	uxtb	r3, r3
 8007220:	2b40      	cmp	r3, #64	; 0x40
 8007222:	d10a      	bne.n	800723a <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2200      	movs	r2, #0
 8007228:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2200      	movs	r2, #0
 8007230:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8007232:	6878      	ldr	r0, [r7, #4]
 8007234:	f7ff fdd4 	bl	8006de0 <HAL_I2C_MemRxCpltCallback>
}
 8007238:	e030      	b.n	800729c <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2200      	movs	r2, #0
 800723e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2212      	movs	r2, #18
 8007246:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8007248:	6878      	ldr	r0, [r7, #4]
 800724a:	f7ff fd89 	bl	8006d60 <HAL_I2C_MasterRxCpltCallback>
}
 800724e:	e025      	b.n	800729c <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	685a      	ldr	r2, [r3, #4]
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800725e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	691a      	ldr	r2, [r3, #16]
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800726a:	b2d2      	uxtb	r2, r2
 800726c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007272:	1c5a      	adds	r2, r3, #1
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800727c:	b29b      	uxth	r3, r3
 800727e:	3b01      	subs	r3, #1
 8007280:	b29a      	uxth	r2, r3
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2220      	movs	r2, #32
 800728a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2200      	movs	r2, #0
 8007292:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8007296:	6878      	ldr	r0, [r7, #4]
 8007298:	f7ff fdac 	bl	8006df4 <HAL_I2C_ErrorCallback>
}
 800729c:	bf00      	nop
 800729e:	3710      	adds	r7, #16
 80072a0:	46bd      	mov	sp, r7
 80072a2:	bd80      	pop	{r7, pc}

080072a4 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b084      	sub	sp, #16
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072b0:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072b6:	b29b      	uxth	r3, r3
 80072b8:	2b04      	cmp	r3, #4
 80072ba:	d11b      	bne.n	80072f4 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	685a      	ldr	r2, [r3, #4]
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80072ca:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	691a      	ldr	r2, [r3, #16]
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072d6:	b2d2      	uxtb	r2, r2
 80072d8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072de:	1c5a      	adds	r2, r3, #1
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072e8:	b29b      	uxth	r3, r3
 80072ea:	3b01      	subs	r3, #1
 80072ec:	b29a      	uxth	r2, r3
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80072f2:	e0bd      	b.n	8007470 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072f8:	b29b      	uxth	r3, r3
 80072fa:	2b03      	cmp	r3, #3
 80072fc:	d129      	bne.n	8007352 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	685a      	ldr	r2, [r3, #4]
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800730c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	2b04      	cmp	r3, #4
 8007312:	d00a      	beq.n	800732a <I2C_MasterReceive_BTF+0x86>
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	2b02      	cmp	r3, #2
 8007318:	d007      	beq.n	800732a <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	681a      	ldr	r2, [r3, #0]
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007328:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	691a      	ldr	r2, [r3, #16]
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007334:	b2d2      	uxtb	r2, r2
 8007336:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800733c:	1c5a      	adds	r2, r3, #1
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007346:	b29b      	uxth	r3, r3
 8007348:	3b01      	subs	r3, #1
 800734a:	b29a      	uxth	r2, r3
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007350:	e08e      	b.n	8007470 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007356:	b29b      	uxth	r3, r3
 8007358:	2b02      	cmp	r3, #2
 800735a:	d176      	bne.n	800744a <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	2b01      	cmp	r3, #1
 8007360:	d002      	beq.n	8007368 <I2C_MasterReceive_BTF+0xc4>
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	2b10      	cmp	r3, #16
 8007366:	d108      	bne.n	800737a <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	681a      	ldr	r2, [r3, #0]
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007376:	601a      	str	r2, [r3, #0]
 8007378:	e019      	b.n	80073ae <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	2b04      	cmp	r3, #4
 800737e:	d002      	beq.n	8007386 <I2C_MasterReceive_BTF+0xe2>
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	2b02      	cmp	r3, #2
 8007384:	d108      	bne.n	8007398 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	681a      	ldr	r2, [r3, #0]
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007394:	601a      	str	r2, [r3, #0]
 8007396:	e00a      	b.n	80073ae <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	2b10      	cmp	r3, #16
 800739c:	d007      	beq.n	80073ae <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	681a      	ldr	r2, [r3, #0]
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80073ac:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	691a      	ldr	r2, [r3, #16]
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073b8:	b2d2      	uxtb	r2, r2
 80073ba:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073c0:	1c5a      	adds	r2, r3, #1
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073ca:	b29b      	uxth	r3, r3
 80073cc:	3b01      	subs	r3, #1
 80073ce:	b29a      	uxth	r2, r3
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	691a      	ldr	r2, [r3, #16]
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073de:	b2d2      	uxtb	r2, r2
 80073e0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073e6:	1c5a      	adds	r2, r3, #1
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073f0:	b29b      	uxth	r3, r3
 80073f2:	3b01      	subs	r3, #1
 80073f4:	b29a      	uxth	r2, r3
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	685a      	ldr	r2, [r3, #4]
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8007408:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	2220      	movs	r2, #32
 800740e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007418:	b2db      	uxtb	r3, r3
 800741a:	2b40      	cmp	r3, #64	; 0x40
 800741c:	d10a      	bne.n	8007434 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	2200      	movs	r2, #0
 8007422:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	2200      	movs	r2, #0
 800742a:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800742c:	6878      	ldr	r0, [r7, #4]
 800742e:	f7ff fcd7 	bl	8006de0 <HAL_I2C_MemRxCpltCallback>
}
 8007432:	e01d      	b.n	8007470 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2200      	movs	r2, #0
 8007438:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2212      	movs	r2, #18
 8007440:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8007442:	6878      	ldr	r0, [r7, #4]
 8007444:	f7ff fc8c 	bl	8006d60 <HAL_I2C_MasterRxCpltCallback>
}
 8007448:	e012      	b.n	8007470 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	691a      	ldr	r2, [r3, #16]
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007454:	b2d2      	uxtb	r2, r2
 8007456:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800745c:	1c5a      	adds	r2, r3, #1
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007466:	b29b      	uxth	r3, r3
 8007468:	3b01      	subs	r3, #1
 800746a:	b29a      	uxth	r2, r3
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007470:	bf00      	nop
 8007472:	3710      	adds	r7, #16
 8007474:	46bd      	mov	sp, r7
 8007476:	bd80      	pop	{r7, pc}

08007478 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8007478:	b480      	push	{r7}
 800747a:	b083      	sub	sp, #12
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007486:	b2db      	uxtb	r3, r3
 8007488:	2b40      	cmp	r3, #64	; 0x40
 800748a:	d117      	bne.n	80074bc <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007490:	2b00      	cmp	r3, #0
 8007492:	d109      	bne.n	80074a8 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007498:	b2db      	uxtb	r3, r3
 800749a:	461a      	mov	r2, r3
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80074a4:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80074a6:	e067      	b.n	8007578 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074ac:	b2db      	uxtb	r3, r3
 80074ae:	f043 0301 	orr.w	r3, r3, #1
 80074b2:	b2da      	uxtb	r2, r3
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	611a      	str	r2, [r3, #16]
}
 80074ba:	e05d      	b.n	8007578 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	691b      	ldr	r3, [r3, #16]
 80074c0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80074c4:	d133      	bne.n	800752e <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074cc:	b2db      	uxtb	r3, r3
 80074ce:	2b21      	cmp	r3, #33	; 0x21
 80074d0:	d109      	bne.n	80074e6 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074d6:	b2db      	uxtb	r3, r3
 80074d8:	461a      	mov	r2, r3
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80074e2:	611a      	str	r2, [r3, #16]
 80074e4:	e008      	b.n	80074f8 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074ea:	b2db      	uxtb	r3, r3
 80074ec:	f043 0301 	orr.w	r3, r3, #1
 80074f0:	b2da      	uxtb	r2, r3
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d004      	beq.n	800750a <I2C_Master_SB+0x92>
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007504:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007506:	2b00      	cmp	r3, #0
 8007508:	d108      	bne.n	800751c <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800750e:	2b00      	cmp	r3, #0
 8007510:	d032      	beq.n	8007578 <I2C_Master_SB+0x100>
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007516:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007518:	2b00      	cmp	r3, #0
 800751a:	d02d      	beq.n	8007578 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	685a      	ldr	r2, [r3, #4]
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800752a:	605a      	str	r2, [r3, #4]
}
 800752c:	e024      	b.n	8007578 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007532:	2b00      	cmp	r3, #0
 8007534:	d10e      	bne.n	8007554 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800753a:	b29b      	uxth	r3, r3
 800753c:	11db      	asrs	r3, r3, #7
 800753e:	b2db      	uxtb	r3, r3
 8007540:	f003 0306 	and.w	r3, r3, #6
 8007544:	b2db      	uxtb	r3, r3
 8007546:	f063 030f 	orn	r3, r3, #15
 800754a:	b2da      	uxtb	r2, r3
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	611a      	str	r2, [r3, #16]
}
 8007552:	e011      	b.n	8007578 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007558:	2b01      	cmp	r3, #1
 800755a:	d10d      	bne.n	8007578 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007560:	b29b      	uxth	r3, r3
 8007562:	11db      	asrs	r3, r3, #7
 8007564:	b2db      	uxtb	r3, r3
 8007566:	f003 0306 	and.w	r3, r3, #6
 800756a:	b2db      	uxtb	r3, r3
 800756c:	f063 030e 	orn	r3, r3, #14
 8007570:	b2da      	uxtb	r2, r3
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	611a      	str	r2, [r3, #16]
}
 8007578:	bf00      	nop
 800757a:	370c      	adds	r7, #12
 800757c:	46bd      	mov	sp, r7
 800757e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007582:	4770      	bx	lr

08007584 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8007584:	b480      	push	{r7}
 8007586:	b083      	sub	sp, #12
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007590:	b2da      	uxtb	r2, r3
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800759c:	2b00      	cmp	r3, #0
 800759e:	d103      	bne.n	80075a8 <I2C_Master_ADD10+0x24>
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d011      	beq.n	80075cc <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d104      	bne.n	80075bc <I2C_Master_ADD10+0x38>
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d007      	beq.n	80075cc <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	685a      	ldr	r2, [r3, #4]
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80075ca:	605a      	str	r2, [r3, #4]
    }
  }
}
 80075cc:	bf00      	nop
 80075ce:	370c      	adds	r7, #12
 80075d0:	46bd      	mov	sp, r7
 80075d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d6:	4770      	bx	lr

080075d8 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80075d8:	b480      	push	{r7}
 80075da:	b091      	sub	sp, #68	; 0x44
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80075e6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075ee:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075f4:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075fc:	b2db      	uxtb	r3, r3
 80075fe:	2b22      	cmp	r3, #34	; 0x22
 8007600:	f040 8169 	bne.w	80078d6 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007608:	2b00      	cmp	r3, #0
 800760a:	d10f      	bne.n	800762c <I2C_Master_ADDR+0x54>
 800760c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8007610:	2b40      	cmp	r3, #64	; 0x40
 8007612:	d10b      	bne.n	800762c <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007614:	2300      	movs	r3, #0
 8007616:	633b      	str	r3, [r7, #48]	; 0x30
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	695b      	ldr	r3, [r3, #20]
 800761e:	633b      	str	r3, [r7, #48]	; 0x30
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	699b      	ldr	r3, [r3, #24]
 8007626:	633b      	str	r3, [r7, #48]	; 0x30
 8007628:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800762a:	e160      	b.n	80078ee <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007630:	2b00      	cmp	r3, #0
 8007632:	d11d      	bne.n	8007670 <I2C_Master_ADDR+0x98>
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	691b      	ldr	r3, [r3, #16]
 8007638:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800763c:	d118      	bne.n	8007670 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800763e:	2300      	movs	r3, #0
 8007640:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	695b      	ldr	r3, [r3, #20]
 8007648:	62fb      	str	r3, [r7, #44]	; 0x2c
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	699b      	ldr	r3, [r3, #24]
 8007650:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007652:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	681a      	ldr	r2, [r3, #0]
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007662:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007668:	1c5a      	adds	r2, r3, #1
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	651a      	str	r2, [r3, #80]	; 0x50
 800766e:	e13e      	b.n	80078ee <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007674:	b29b      	uxth	r3, r3
 8007676:	2b00      	cmp	r3, #0
 8007678:	d113      	bne.n	80076a2 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800767a:	2300      	movs	r3, #0
 800767c:	62bb      	str	r3, [r7, #40]	; 0x28
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	695b      	ldr	r3, [r3, #20]
 8007684:	62bb      	str	r3, [r7, #40]	; 0x28
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	699b      	ldr	r3, [r3, #24]
 800768c:	62bb      	str	r3, [r7, #40]	; 0x28
 800768e:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	681a      	ldr	r2, [r3, #0]
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800769e:	601a      	str	r2, [r3, #0]
 80076a0:	e115      	b.n	80078ce <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076a6:	b29b      	uxth	r3, r3
 80076a8:	2b01      	cmp	r3, #1
 80076aa:	f040 808a 	bne.w	80077c2 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80076ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076b0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80076b4:	d137      	bne.n	8007726 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	681a      	ldr	r2, [r3, #0]
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80076c4:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	685b      	ldr	r3, [r3, #4]
 80076cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80076d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80076d4:	d113      	bne.n	80076fe <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	681a      	ldr	r2, [r3, #0]
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80076e4:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80076e6:	2300      	movs	r3, #0
 80076e8:	627b      	str	r3, [r7, #36]	; 0x24
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	695b      	ldr	r3, [r3, #20]
 80076f0:	627b      	str	r3, [r7, #36]	; 0x24
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	699b      	ldr	r3, [r3, #24]
 80076f8:	627b      	str	r3, [r7, #36]	; 0x24
 80076fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076fc:	e0e7      	b.n	80078ce <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80076fe:	2300      	movs	r3, #0
 8007700:	623b      	str	r3, [r7, #32]
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	695b      	ldr	r3, [r3, #20]
 8007708:	623b      	str	r3, [r7, #32]
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	699b      	ldr	r3, [r3, #24]
 8007710:	623b      	str	r3, [r7, #32]
 8007712:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	681a      	ldr	r2, [r3, #0]
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007722:	601a      	str	r2, [r3, #0]
 8007724:	e0d3      	b.n	80078ce <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8007726:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007728:	2b08      	cmp	r3, #8
 800772a:	d02e      	beq.n	800778a <I2C_Master_ADDR+0x1b2>
 800772c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800772e:	2b20      	cmp	r3, #32
 8007730:	d02b      	beq.n	800778a <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8007732:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007734:	2b12      	cmp	r3, #18
 8007736:	d102      	bne.n	800773e <I2C_Master_ADDR+0x166>
 8007738:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800773a:	2b01      	cmp	r3, #1
 800773c:	d125      	bne.n	800778a <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800773e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007740:	2b04      	cmp	r3, #4
 8007742:	d00e      	beq.n	8007762 <I2C_Master_ADDR+0x18a>
 8007744:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007746:	2b02      	cmp	r3, #2
 8007748:	d00b      	beq.n	8007762 <I2C_Master_ADDR+0x18a>
 800774a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800774c:	2b10      	cmp	r3, #16
 800774e:	d008      	beq.n	8007762 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	681a      	ldr	r2, [r3, #0]
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800775e:	601a      	str	r2, [r3, #0]
 8007760:	e007      	b.n	8007772 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	681a      	ldr	r2, [r3, #0]
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007770:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007772:	2300      	movs	r3, #0
 8007774:	61fb      	str	r3, [r7, #28]
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	695b      	ldr	r3, [r3, #20]
 800777c:	61fb      	str	r3, [r7, #28]
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	699b      	ldr	r3, [r3, #24]
 8007784:	61fb      	str	r3, [r7, #28]
 8007786:	69fb      	ldr	r3, [r7, #28]
 8007788:	e0a1      	b.n	80078ce <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	681a      	ldr	r2, [r3, #0]
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007798:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800779a:	2300      	movs	r3, #0
 800779c:	61bb      	str	r3, [r7, #24]
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	695b      	ldr	r3, [r3, #20]
 80077a4:	61bb      	str	r3, [r7, #24]
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	699b      	ldr	r3, [r3, #24]
 80077ac:	61bb      	str	r3, [r7, #24]
 80077ae:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	681a      	ldr	r2, [r3, #0]
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80077be:	601a      	str	r2, [r3, #0]
 80077c0:	e085      	b.n	80078ce <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077c6:	b29b      	uxth	r3, r3
 80077c8:	2b02      	cmp	r3, #2
 80077ca:	d14d      	bne.n	8007868 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80077cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077ce:	2b04      	cmp	r3, #4
 80077d0:	d016      	beq.n	8007800 <I2C_Master_ADDR+0x228>
 80077d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077d4:	2b02      	cmp	r3, #2
 80077d6:	d013      	beq.n	8007800 <I2C_Master_ADDR+0x228>
 80077d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077da:	2b10      	cmp	r3, #16
 80077dc:	d010      	beq.n	8007800 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	681a      	ldr	r2, [r3, #0]
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80077ec:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	681a      	ldr	r2, [r3, #0]
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80077fc:	601a      	str	r2, [r3, #0]
 80077fe:	e007      	b.n	8007810 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	681a      	ldr	r2, [r3, #0]
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800780e:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	685b      	ldr	r3, [r3, #4]
 8007816:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800781a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800781e:	d117      	bne.n	8007850 <I2C_Master_ADDR+0x278>
 8007820:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007822:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007826:	d00b      	beq.n	8007840 <I2C_Master_ADDR+0x268>
 8007828:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800782a:	2b01      	cmp	r3, #1
 800782c:	d008      	beq.n	8007840 <I2C_Master_ADDR+0x268>
 800782e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007830:	2b08      	cmp	r3, #8
 8007832:	d005      	beq.n	8007840 <I2C_Master_ADDR+0x268>
 8007834:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007836:	2b10      	cmp	r3, #16
 8007838:	d002      	beq.n	8007840 <I2C_Master_ADDR+0x268>
 800783a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800783c:	2b20      	cmp	r3, #32
 800783e:	d107      	bne.n	8007850 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	685a      	ldr	r2, [r3, #4]
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800784e:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007850:	2300      	movs	r3, #0
 8007852:	617b      	str	r3, [r7, #20]
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	695b      	ldr	r3, [r3, #20]
 800785a:	617b      	str	r3, [r7, #20]
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	699b      	ldr	r3, [r3, #24]
 8007862:	617b      	str	r3, [r7, #20]
 8007864:	697b      	ldr	r3, [r7, #20]
 8007866:	e032      	b.n	80078ce <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	681a      	ldr	r2, [r3, #0]
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007876:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	685b      	ldr	r3, [r3, #4]
 800787e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007882:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007886:	d117      	bne.n	80078b8 <I2C_Master_ADDR+0x2e0>
 8007888:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800788a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800788e:	d00b      	beq.n	80078a8 <I2C_Master_ADDR+0x2d0>
 8007890:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007892:	2b01      	cmp	r3, #1
 8007894:	d008      	beq.n	80078a8 <I2C_Master_ADDR+0x2d0>
 8007896:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007898:	2b08      	cmp	r3, #8
 800789a:	d005      	beq.n	80078a8 <I2C_Master_ADDR+0x2d0>
 800789c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800789e:	2b10      	cmp	r3, #16
 80078a0:	d002      	beq.n	80078a8 <I2C_Master_ADDR+0x2d0>
 80078a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078a4:	2b20      	cmp	r3, #32
 80078a6:	d107      	bne.n	80078b8 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	685a      	ldr	r2, [r3, #4]
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80078b6:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80078b8:	2300      	movs	r3, #0
 80078ba:	613b      	str	r3, [r7, #16]
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	695b      	ldr	r3, [r3, #20]
 80078c2:	613b      	str	r3, [r7, #16]
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	699b      	ldr	r3, [r3, #24]
 80078ca:	613b      	str	r3, [r7, #16]
 80078cc:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	2200      	movs	r2, #0
 80078d2:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80078d4:	e00b      	b.n	80078ee <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80078d6:	2300      	movs	r3, #0
 80078d8:	60fb      	str	r3, [r7, #12]
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	695b      	ldr	r3, [r3, #20]
 80078e0:	60fb      	str	r3, [r7, #12]
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	699b      	ldr	r3, [r3, #24]
 80078e8:	60fb      	str	r3, [r7, #12]
 80078ea:	68fb      	ldr	r3, [r7, #12]
}
 80078ec:	e7ff      	b.n	80078ee <I2C_Master_ADDR+0x316>
 80078ee:	bf00      	nop
 80078f0:	3744      	adds	r7, #68	; 0x44
 80078f2:	46bd      	mov	sp, r7
 80078f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f8:	4770      	bx	lr

080078fa <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80078fa:	b580      	push	{r7, lr}
 80078fc:	b084      	sub	sp, #16
 80078fe:	af00      	add	r7, sp, #0
 8007900:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007908:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800790e:	b29b      	uxth	r3, r3
 8007910:	2b00      	cmp	r3, #0
 8007912:	d02b      	beq.n	800796c <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007918:	781a      	ldrb	r2, [r3, #0]
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007924:	1c5a      	adds	r2, r3, #1
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800792e:	b29b      	uxth	r3, r3
 8007930:	3b01      	subs	r3, #1
 8007932:	b29a      	uxth	r2, r3
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800793c:	b29b      	uxth	r3, r3
 800793e:	2b00      	cmp	r3, #0
 8007940:	d114      	bne.n	800796c <I2C_SlaveTransmit_TXE+0x72>
 8007942:	7bfb      	ldrb	r3, [r7, #15]
 8007944:	2b29      	cmp	r3, #41	; 0x29
 8007946:	d111      	bne.n	800796c <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	685a      	ldr	r2, [r3, #4]
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007956:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2221      	movs	r2, #33	; 0x21
 800795c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	2228      	movs	r2, #40	; 0x28
 8007962:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007966:	6878      	ldr	r0, [r7, #4]
 8007968:	f7ff fa04 	bl	8006d74 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800796c:	bf00      	nop
 800796e:	3710      	adds	r7, #16
 8007970:	46bd      	mov	sp, r7
 8007972:	bd80      	pop	{r7, pc}

08007974 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8007974:	b480      	push	{r7}
 8007976:	b083      	sub	sp, #12
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007980:	b29b      	uxth	r3, r3
 8007982:	2b00      	cmp	r3, #0
 8007984:	d011      	beq.n	80079aa <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800798a:	781a      	ldrb	r2, [r3, #0]
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007996:	1c5a      	adds	r2, r3, #1
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079a0:	b29b      	uxth	r3, r3
 80079a2:	3b01      	subs	r3, #1
 80079a4:	b29a      	uxth	r2, r3
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80079aa:	bf00      	nop
 80079ac:	370c      	adds	r7, #12
 80079ae:	46bd      	mov	sp, r7
 80079b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b4:	4770      	bx	lr

080079b6 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80079b6:	b580      	push	{r7, lr}
 80079b8:	b084      	sub	sp, #16
 80079ba:	af00      	add	r7, sp, #0
 80079bc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80079c4:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079ca:	b29b      	uxth	r3, r3
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d02c      	beq.n	8007a2a <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	691a      	ldr	r2, [r3, #16]
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079da:	b2d2      	uxtb	r2, r2
 80079dc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079e2:	1c5a      	adds	r2, r3, #1
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079ec:	b29b      	uxth	r3, r3
 80079ee:	3b01      	subs	r3, #1
 80079f0:	b29a      	uxth	r2, r3
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079fa:	b29b      	uxth	r3, r3
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d114      	bne.n	8007a2a <I2C_SlaveReceive_RXNE+0x74>
 8007a00:	7bfb      	ldrb	r3, [r7, #15]
 8007a02:	2b2a      	cmp	r3, #42	; 0x2a
 8007a04:	d111      	bne.n	8007a2a <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	685a      	ldr	r2, [r3, #4]
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007a14:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	2222      	movs	r2, #34	; 0x22
 8007a1a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2228      	movs	r2, #40	; 0x28
 8007a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007a24:	6878      	ldr	r0, [r7, #4]
 8007a26:	f7ff f9af 	bl	8006d88 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007a2a:	bf00      	nop
 8007a2c:	3710      	adds	r7, #16
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	bd80      	pop	{r7, pc}

08007a32 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007a32:	b480      	push	{r7}
 8007a34:	b083      	sub	sp, #12
 8007a36:	af00      	add	r7, sp, #0
 8007a38:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a3e:	b29b      	uxth	r3, r3
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d012      	beq.n	8007a6a <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	691a      	ldr	r2, [r3, #16]
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a4e:	b2d2      	uxtb	r2, r2
 8007a50:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a56:	1c5a      	adds	r2, r3, #1
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a60:	b29b      	uxth	r3, r3
 8007a62:	3b01      	subs	r3, #1
 8007a64:	b29a      	uxth	r2, r3
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8007a6a:	bf00      	nop
 8007a6c:	370c      	adds	r7, #12
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a74:	4770      	bx	lr

08007a76 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8007a76:	b580      	push	{r7, lr}
 8007a78:	b084      	sub	sp, #16
 8007a7a:	af00      	add	r7, sp, #0
 8007a7c:	6078      	str	r0, [r7, #4]
 8007a7e:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8007a80:	2300      	movs	r3, #0
 8007a82:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a8a:	b2db      	uxtb	r3, r3
 8007a8c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007a90:	2b28      	cmp	r3, #40	; 0x28
 8007a92:	d127      	bne.n	8007ae4 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	685a      	ldr	r2, [r3, #4]
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007aa2:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8007aa4:	683b      	ldr	r3, [r7, #0]
 8007aa6:	089b      	lsrs	r3, r3, #2
 8007aa8:	f003 0301 	and.w	r3, r3, #1
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d101      	bne.n	8007ab4 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8007ab0:	2301      	movs	r3, #1
 8007ab2:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	09db      	lsrs	r3, r3, #7
 8007ab8:	f003 0301 	and.w	r3, r3, #1
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d103      	bne.n	8007ac8 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	68db      	ldr	r3, [r3, #12]
 8007ac4:	81bb      	strh	r3, [r7, #12]
 8007ac6:	e002      	b.n	8007ace <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	699b      	ldr	r3, [r3, #24]
 8007acc:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	2200      	movs	r2, #0
 8007ad2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8007ad6:	89ba      	ldrh	r2, [r7, #12]
 8007ad8:	7bfb      	ldrb	r3, [r7, #15]
 8007ada:	4619      	mov	r1, r3
 8007adc:	6878      	ldr	r0, [r7, #4]
 8007ade:	f7ff f95d 	bl	8006d9c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8007ae2:	e008      	b.n	8007af6 <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f06f 0202 	mvn.w	r2, #2
 8007aec:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2200      	movs	r2, #0
 8007af2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8007af6:	bf00      	nop
 8007af8:	3710      	adds	r7, #16
 8007afa:	46bd      	mov	sp, r7
 8007afc:	bd80      	pop	{r7, pc}
	...

08007b00 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b084      	sub	sp, #16
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b0e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	685a      	ldr	r2, [r3, #4]
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007b1e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8007b20:	2300      	movs	r3, #0
 8007b22:	60bb      	str	r3, [r7, #8]
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	695b      	ldr	r3, [r3, #20]
 8007b2a:	60bb      	str	r3, [r7, #8]
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	681a      	ldr	r2, [r3, #0]
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	f042 0201 	orr.w	r2, r2, #1
 8007b3a:	601a      	str	r2, [r3, #0]
 8007b3c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	681a      	ldr	r2, [r3, #0]
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007b4c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	685b      	ldr	r3, [r3, #4]
 8007b54:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007b58:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007b5c:	d172      	bne.n	8007c44 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007b5e:	7bfb      	ldrb	r3, [r7, #15]
 8007b60:	2b22      	cmp	r3, #34	; 0x22
 8007b62:	d002      	beq.n	8007b6a <I2C_Slave_STOPF+0x6a>
 8007b64:	7bfb      	ldrb	r3, [r7, #15]
 8007b66:	2b2a      	cmp	r3, #42	; 0x2a
 8007b68:	d135      	bne.n	8007bd6 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	685b      	ldr	r3, [r3, #4]
 8007b72:	b29a      	uxth	r2, r3
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b7c:	b29b      	uxth	r3, r3
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d005      	beq.n	8007b8e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b86:	f043 0204 	orr.w	r2, r3, #4
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	685a      	ldr	r2, [r3, #4]
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007b9c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	f7fe f95a 	bl	8005e5c <HAL_DMA_GetState>
 8007ba8:	4603      	mov	r3, r0
 8007baa:	2b01      	cmp	r3, #1
 8007bac:	d049      	beq.n	8007c42 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bb2:	4a69      	ldr	r2, [pc, #420]	; (8007d58 <I2C_Slave_STOPF+0x258>)
 8007bb4:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bba:	4618      	mov	r0, r3
 8007bbc:	f7fe f92c 	bl	8005e18 <HAL_DMA_Abort_IT>
 8007bc0:	4603      	mov	r3, r0
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d03d      	beq.n	8007c42 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007bcc:	687a      	ldr	r2, [r7, #4]
 8007bce:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007bd0:	4610      	mov	r0, r2
 8007bd2:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007bd4:	e035      	b.n	8007c42 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	685b      	ldr	r3, [r3, #4]
 8007bde:	b29a      	uxth	r2, r3
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007be8:	b29b      	uxth	r3, r3
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d005      	beq.n	8007bfa <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bf2:	f043 0204 	orr.w	r2, r3, #4
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	685a      	ldr	r2, [r3, #4]
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007c08:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c0e:	4618      	mov	r0, r3
 8007c10:	f7fe f924 	bl	8005e5c <HAL_DMA_GetState>
 8007c14:	4603      	mov	r3, r0
 8007c16:	2b01      	cmp	r3, #1
 8007c18:	d014      	beq.n	8007c44 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c1e:	4a4e      	ldr	r2, [pc, #312]	; (8007d58 <I2C_Slave_STOPF+0x258>)
 8007c20:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c26:	4618      	mov	r0, r3
 8007c28:	f7fe f8f6 	bl	8005e18 <HAL_DMA_Abort_IT>
 8007c2c:	4603      	mov	r3, r0
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d008      	beq.n	8007c44 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c38:	687a      	ldr	r2, [r7, #4]
 8007c3a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007c3c:	4610      	mov	r0, r2
 8007c3e:	4798      	blx	r3
 8007c40:	e000      	b.n	8007c44 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007c42:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c48:	b29b      	uxth	r3, r3
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d03e      	beq.n	8007ccc <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	695b      	ldr	r3, [r3, #20]
 8007c54:	f003 0304 	and.w	r3, r3, #4
 8007c58:	2b04      	cmp	r3, #4
 8007c5a:	d112      	bne.n	8007c82 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	691a      	ldr	r2, [r3, #16]
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c66:	b2d2      	uxtb	r2, r2
 8007c68:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c6e:	1c5a      	adds	r2, r3, #1
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c78:	b29b      	uxth	r3, r3
 8007c7a:	3b01      	subs	r3, #1
 8007c7c:	b29a      	uxth	r2, r3
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	695b      	ldr	r3, [r3, #20]
 8007c88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c8c:	2b40      	cmp	r3, #64	; 0x40
 8007c8e:	d112      	bne.n	8007cb6 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	691a      	ldr	r2, [r3, #16]
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c9a:	b2d2      	uxtb	r2, r2
 8007c9c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ca2:	1c5a      	adds	r2, r3, #1
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007cac:	b29b      	uxth	r3, r3
 8007cae:	3b01      	subs	r3, #1
 8007cb0:	b29a      	uxth	r2, r3
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007cba:	b29b      	uxth	r3, r3
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d005      	beq.n	8007ccc <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cc4:	f043 0204 	orr.w	r2, r3, #4
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d003      	beq.n	8007cdc <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8007cd4:	6878      	ldr	r0, [r7, #4]
 8007cd6:	f000 f8b3 	bl	8007e40 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8007cda:	e039      	b.n	8007d50 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007cdc:	7bfb      	ldrb	r3, [r7, #15]
 8007cde:	2b2a      	cmp	r3, #42	; 0x2a
 8007ce0:	d109      	bne.n	8007cf6 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	2228      	movs	r2, #40	; 0x28
 8007cec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007cf0:	6878      	ldr	r0, [r7, #4]
 8007cf2:	f7ff f849 	bl	8006d88 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cfc:	b2db      	uxtb	r3, r3
 8007cfe:	2b28      	cmp	r3, #40	; 0x28
 8007d00:	d111      	bne.n	8007d26 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	4a15      	ldr	r2, [pc, #84]	; (8007d5c <I2C_Slave_STOPF+0x25c>)
 8007d06:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	2220      	movs	r2, #32
 8007d12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2200      	movs	r2, #0
 8007d1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8007d1e:	6878      	ldr	r0, [r7, #4]
 8007d20:	f7ff f84a 	bl	8006db8 <HAL_I2C_ListenCpltCallback>
}
 8007d24:	e014      	b.n	8007d50 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d2a:	2b22      	cmp	r3, #34	; 0x22
 8007d2c:	d002      	beq.n	8007d34 <I2C_Slave_STOPF+0x234>
 8007d2e:	7bfb      	ldrb	r3, [r7, #15]
 8007d30:	2b22      	cmp	r3, #34	; 0x22
 8007d32:	d10d      	bne.n	8007d50 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2200      	movs	r2, #0
 8007d38:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2220      	movs	r2, #32
 8007d3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2200      	movs	r2, #0
 8007d46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007d4a:	6878      	ldr	r0, [r7, #4]
 8007d4c:	f7ff f81c 	bl	8006d88 <HAL_I2C_SlaveRxCpltCallback>
}
 8007d50:	bf00      	nop
 8007d52:	3710      	adds	r7, #16
 8007d54:	46bd      	mov	sp, r7
 8007d56:	bd80      	pop	{r7, pc}
 8007d58:	080081a9 	.word	0x080081a9
 8007d5c:	ffff0000 	.word	0xffff0000

08007d60 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b084      	sub	sp, #16
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d6e:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d74:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8007d76:	68bb      	ldr	r3, [r7, #8]
 8007d78:	2b08      	cmp	r3, #8
 8007d7a:	d002      	beq.n	8007d82 <I2C_Slave_AF+0x22>
 8007d7c:	68bb      	ldr	r3, [r7, #8]
 8007d7e:	2b20      	cmp	r3, #32
 8007d80:	d129      	bne.n	8007dd6 <I2C_Slave_AF+0x76>
 8007d82:	7bfb      	ldrb	r3, [r7, #15]
 8007d84:	2b28      	cmp	r3, #40	; 0x28
 8007d86:	d126      	bne.n	8007dd6 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	4a2c      	ldr	r2, [pc, #176]	; (8007e3c <I2C_Slave_AF+0xdc>)
 8007d8c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	685a      	ldr	r2, [r3, #4]
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007d9c:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007da6:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	681a      	ldr	r2, [r3, #0]
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007db6:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	2220      	movs	r2, #32
 8007dc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2200      	movs	r2, #0
 8007dca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8007dce:	6878      	ldr	r0, [r7, #4]
 8007dd0:	f7fe fff2 	bl	8006db8 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8007dd4:	e02e      	b.n	8007e34 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8007dd6:	7bfb      	ldrb	r3, [r7, #15]
 8007dd8:	2b21      	cmp	r3, #33	; 0x21
 8007dda:	d126      	bne.n	8007e2a <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	4a17      	ldr	r2, [pc, #92]	; (8007e3c <I2C_Slave_AF+0xdc>)
 8007de0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2221      	movs	r2, #33	; 0x21
 8007de6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2220      	movs	r2, #32
 8007dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	2200      	movs	r2, #0
 8007df4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	685a      	ldr	r2, [r3, #4]
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007e06:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007e10:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	681a      	ldr	r2, [r3, #0]
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007e20:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007e22:	6878      	ldr	r0, [r7, #4]
 8007e24:	f7fe ffa6 	bl	8006d74 <HAL_I2C_SlaveTxCpltCallback>
}
 8007e28:	e004      	b.n	8007e34 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007e32:	615a      	str	r2, [r3, #20]
}
 8007e34:	bf00      	nop
 8007e36:	3710      	adds	r7, #16
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	bd80      	pop	{r7, pc}
 8007e3c:	ffff0000 	.word	0xffff0000

08007e40 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b084      	sub	sp, #16
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e4e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007e56:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007e58:	7bbb      	ldrb	r3, [r7, #14]
 8007e5a:	2b10      	cmp	r3, #16
 8007e5c:	d002      	beq.n	8007e64 <I2C_ITError+0x24>
 8007e5e:	7bbb      	ldrb	r3, [r7, #14]
 8007e60:	2b40      	cmp	r3, #64	; 0x40
 8007e62:	d10a      	bne.n	8007e7a <I2C_ITError+0x3a>
 8007e64:	7bfb      	ldrb	r3, [r7, #15]
 8007e66:	2b22      	cmp	r3, #34	; 0x22
 8007e68:	d107      	bne.n	8007e7a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	681a      	ldr	r2, [r3, #0]
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007e78:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007e7a:	7bfb      	ldrb	r3, [r7, #15]
 8007e7c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007e80:	2b28      	cmp	r3, #40	; 0x28
 8007e82:	d107      	bne.n	8007e94 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2200      	movs	r2, #0
 8007e88:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	2228      	movs	r2, #40	; 0x28
 8007e8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007e92:	e015      	b.n	8007ec0 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	685b      	ldr	r3, [r3, #4]
 8007e9a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007e9e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ea2:	d00a      	beq.n	8007eba <I2C_ITError+0x7a>
 8007ea4:	7bfb      	ldrb	r3, [r7, #15]
 8007ea6:	2b60      	cmp	r3, #96	; 0x60
 8007ea8:	d007      	beq.n	8007eba <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	2220      	movs	r2, #32
 8007eae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	2200      	movs	r2, #0
 8007eb6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	685b      	ldr	r3, [r3, #4]
 8007ec6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007eca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ece:	d162      	bne.n	8007f96 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	685a      	ldr	r2, [r3, #4]
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007ede:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ee4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007ee8:	b2db      	uxtb	r3, r3
 8007eea:	2b01      	cmp	r3, #1
 8007eec:	d020      	beq.n	8007f30 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ef2:	4a6a      	ldr	r2, [pc, #424]	; (800809c <I2C_ITError+0x25c>)
 8007ef4:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007efa:	4618      	mov	r0, r3
 8007efc:	f7fd ff8c 	bl	8005e18 <HAL_DMA_Abort_IT>
 8007f00:	4603      	mov	r3, r0
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	f000 8089 	beq.w	800801a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	681a      	ldr	r2, [r3, #0]
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f022 0201 	bic.w	r2, r2, #1
 8007f16:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2220      	movs	r2, #32
 8007f1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f26:	687a      	ldr	r2, [r7, #4]
 8007f28:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007f2a:	4610      	mov	r0, r2
 8007f2c:	4798      	blx	r3
 8007f2e:	e074      	b.n	800801a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f34:	4a59      	ldr	r2, [pc, #356]	; (800809c <I2C_ITError+0x25c>)
 8007f36:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f3c:	4618      	mov	r0, r3
 8007f3e:	f7fd ff6b 	bl	8005e18 <HAL_DMA_Abort_IT>
 8007f42:	4603      	mov	r3, r0
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d068      	beq.n	800801a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	695b      	ldr	r3, [r3, #20]
 8007f4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f52:	2b40      	cmp	r3, #64	; 0x40
 8007f54:	d10b      	bne.n	8007f6e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	691a      	ldr	r2, [r3, #16]
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f60:	b2d2      	uxtb	r2, r2
 8007f62:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f68:	1c5a      	adds	r2, r3, #1
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	681a      	ldr	r2, [r3, #0]
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f022 0201 	bic.w	r2, r2, #1
 8007f7c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2220      	movs	r2, #32
 8007f82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f8c:	687a      	ldr	r2, [r7, #4]
 8007f8e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007f90:	4610      	mov	r0, r2
 8007f92:	4798      	blx	r3
 8007f94:	e041      	b.n	800801a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f9c:	b2db      	uxtb	r3, r3
 8007f9e:	2b60      	cmp	r3, #96	; 0x60
 8007fa0:	d125      	bne.n	8007fee <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2220      	movs	r2, #32
 8007fa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2200      	movs	r2, #0
 8007fae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	695b      	ldr	r3, [r3, #20]
 8007fb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fba:	2b40      	cmp	r3, #64	; 0x40
 8007fbc:	d10b      	bne.n	8007fd6 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	691a      	ldr	r2, [r3, #16]
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fc8:	b2d2      	uxtb	r2, r2
 8007fca:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fd0:	1c5a      	adds	r2, r3, #1
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	681a      	ldr	r2, [r3, #0]
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f022 0201 	bic.w	r2, r2, #1
 8007fe4:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007fe6:	6878      	ldr	r0, [r7, #4]
 8007fe8:	f7fe ff0e 	bl	8006e08 <HAL_I2C_AbortCpltCallback>
 8007fec:	e015      	b.n	800801a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	695b      	ldr	r3, [r3, #20]
 8007ff4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ff8:	2b40      	cmp	r3, #64	; 0x40
 8007ffa:	d10b      	bne.n	8008014 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	691a      	ldr	r2, [r3, #16]
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008006:	b2d2      	uxtb	r2, r2
 8008008:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800800e:	1c5a      	adds	r2, r3, #1
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8008014:	6878      	ldr	r0, [r7, #4]
 8008016:	f7fe feed 	bl	8006df4 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800801e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8008020:	68bb      	ldr	r3, [r7, #8]
 8008022:	f003 0301 	and.w	r3, r3, #1
 8008026:	2b00      	cmp	r3, #0
 8008028:	d10e      	bne.n	8008048 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800802a:	68bb      	ldr	r3, [r7, #8]
 800802c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8008030:	2b00      	cmp	r3, #0
 8008032:	d109      	bne.n	8008048 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8008034:	68bb      	ldr	r3, [r7, #8]
 8008036:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800803a:	2b00      	cmp	r3, #0
 800803c:	d104      	bne.n	8008048 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800803e:	68bb      	ldr	r3, [r7, #8]
 8008040:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8008044:	2b00      	cmp	r3, #0
 8008046:	d007      	beq.n	8008058 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	685a      	ldr	r2, [r3, #4]
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008056:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800805e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008064:	f003 0304 	and.w	r3, r3, #4
 8008068:	2b04      	cmp	r3, #4
 800806a:	d113      	bne.n	8008094 <I2C_ITError+0x254>
 800806c:	7bfb      	ldrb	r3, [r7, #15]
 800806e:	2b28      	cmp	r3, #40	; 0x28
 8008070:	d110      	bne.n	8008094 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	4a0a      	ldr	r2, [pc, #40]	; (80080a0 <I2C_ITError+0x260>)
 8008076:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2200      	movs	r2, #0
 800807c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2220      	movs	r2, #32
 8008082:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	2200      	movs	r2, #0
 800808a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800808e:	6878      	ldr	r0, [r7, #4]
 8008090:	f7fe fe92 	bl	8006db8 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008094:	bf00      	nop
 8008096:	3710      	adds	r7, #16
 8008098:	46bd      	mov	sp, r7
 800809a:	bd80      	pop	{r7, pc}
 800809c:	080081a9 	.word	0x080081a9
 80080a0:	ffff0000 	.word	0xffff0000

080080a4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b088      	sub	sp, #32
 80080a8:	af02      	add	r7, sp, #8
 80080aa:	60f8      	str	r0, [r7, #12]
 80080ac:	607a      	str	r2, [r7, #4]
 80080ae:	603b      	str	r3, [r7, #0]
 80080b0:	460b      	mov	r3, r1
 80080b2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080b8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80080ba:	697b      	ldr	r3, [r7, #20]
 80080bc:	2b08      	cmp	r3, #8
 80080be:	d006      	beq.n	80080ce <I2C_MasterRequestWrite+0x2a>
 80080c0:	697b      	ldr	r3, [r7, #20]
 80080c2:	2b01      	cmp	r3, #1
 80080c4:	d003      	beq.n	80080ce <I2C_MasterRequestWrite+0x2a>
 80080c6:	697b      	ldr	r3, [r7, #20]
 80080c8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80080cc:	d108      	bne.n	80080e0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	681a      	ldr	r2, [r3, #0]
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80080dc:	601a      	str	r2, [r3, #0]
 80080de:	e00b      	b.n	80080f8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080e4:	2b12      	cmp	r3, #18
 80080e6:	d107      	bne.n	80080f8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	681a      	ldr	r2, [r3, #0]
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80080f6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	9300      	str	r3, [sp, #0]
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2200      	movs	r2, #0
 8008100:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008104:	68f8      	ldr	r0, [r7, #12]
 8008106:	f000 f8f7 	bl	80082f8 <I2C_WaitOnFlagUntilTimeout>
 800810a:	4603      	mov	r3, r0
 800810c:	2b00      	cmp	r3, #0
 800810e:	d00d      	beq.n	800812c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800811a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800811e:	d103      	bne.n	8008128 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008126:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008128:	2303      	movs	r3, #3
 800812a:	e035      	b.n	8008198 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	691b      	ldr	r3, [r3, #16]
 8008130:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008134:	d108      	bne.n	8008148 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008136:	897b      	ldrh	r3, [r7, #10]
 8008138:	b2db      	uxtb	r3, r3
 800813a:	461a      	mov	r2, r3
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008144:	611a      	str	r2, [r3, #16]
 8008146:	e01b      	b.n	8008180 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008148:	897b      	ldrh	r3, [r7, #10]
 800814a:	11db      	asrs	r3, r3, #7
 800814c:	b2db      	uxtb	r3, r3
 800814e:	f003 0306 	and.w	r3, r3, #6
 8008152:	b2db      	uxtb	r3, r3
 8008154:	f063 030f 	orn	r3, r3, #15
 8008158:	b2da      	uxtb	r2, r3
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8008160:	683b      	ldr	r3, [r7, #0]
 8008162:	687a      	ldr	r2, [r7, #4]
 8008164:	490e      	ldr	r1, [pc, #56]	; (80081a0 <I2C_MasterRequestWrite+0xfc>)
 8008166:	68f8      	ldr	r0, [r7, #12]
 8008168:	f000 f91d 	bl	80083a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800816c:	4603      	mov	r3, r0
 800816e:	2b00      	cmp	r3, #0
 8008170:	d001      	beq.n	8008176 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8008172:	2301      	movs	r3, #1
 8008174:	e010      	b.n	8008198 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8008176:	897b      	ldrh	r3, [r7, #10]
 8008178:	b2da      	uxtb	r2, r3
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008180:	683b      	ldr	r3, [r7, #0]
 8008182:	687a      	ldr	r2, [r7, #4]
 8008184:	4907      	ldr	r1, [pc, #28]	; (80081a4 <I2C_MasterRequestWrite+0x100>)
 8008186:	68f8      	ldr	r0, [r7, #12]
 8008188:	f000 f90d 	bl	80083a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800818c:	4603      	mov	r3, r0
 800818e:	2b00      	cmp	r3, #0
 8008190:	d001      	beq.n	8008196 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8008192:	2301      	movs	r3, #1
 8008194:	e000      	b.n	8008198 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8008196:	2300      	movs	r3, #0
}
 8008198:	4618      	mov	r0, r3
 800819a:	3718      	adds	r7, #24
 800819c:	46bd      	mov	sp, r7
 800819e:	bd80      	pop	{r7, pc}
 80081a0:	00010008 	.word	0x00010008
 80081a4:	00010002 	.word	0x00010002

080081a8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b086      	sub	sp, #24
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80081b0:	2300      	movs	r3, #0
 80081b2:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081b8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80081ba:	697b      	ldr	r3, [r7, #20]
 80081bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80081c0:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80081c2:	4b4b      	ldr	r3, [pc, #300]	; (80082f0 <I2C_DMAAbort+0x148>)
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	08db      	lsrs	r3, r3, #3
 80081c8:	4a4a      	ldr	r2, [pc, #296]	; (80082f4 <I2C_DMAAbort+0x14c>)
 80081ca:	fba2 2303 	umull	r2, r3, r2, r3
 80081ce:	0a1a      	lsrs	r2, r3, #8
 80081d0:	4613      	mov	r3, r2
 80081d2:	009b      	lsls	r3, r3, #2
 80081d4:	4413      	add	r3, r2
 80081d6:	00da      	lsls	r2, r3, #3
 80081d8:	1ad3      	subs	r3, r2, r3
 80081da:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d106      	bne.n	80081f0 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80081e2:	697b      	ldr	r3, [r7, #20]
 80081e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081e6:	f043 0220 	orr.w	r2, r3, #32
 80081ea:	697b      	ldr	r3, [r7, #20]
 80081ec:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80081ee:	e00a      	b.n	8008206 <I2C_DMAAbort+0x5e>
    }
    count--;
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	3b01      	subs	r3, #1
 80081f4:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80081f6:	697b      	ldr	r3, [r7, #20]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008200:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008204:	d0ea      	beq.n	80081dc <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8008206:	697b      	ldr	r3, [r7, #20]
 8008208:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800820a:	2b00      	cmp	r3, #0
 800820c:	d003      	beq.n	8008216 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800820e:	697b      	ldr	r3, [r7, #20]
 8008210:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008212:	2200      	movs	r2, #0
 8008214:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8008216:	697b      	ldr	r3, [r7, #20]
 8008218:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800821a:	2b00      	cmp	r3, #0
 800821c:	d003      	beq.n	8008226 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800821e:	697b      	ldr	r3, [r7, #20]
 8008220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008222:	2200      	movs	r2, #0
 8008224:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008226:	697b      	ldr	r3, [r7, #20]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	681a      	ldr	r2, [r3, #0]
 800822c:	697b      	ldr	r3, [r7, #20]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008234:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8008236:	697b      	ldr	r3, [r7, #20]
 8008238:	2200      	movs	r2, #0
 800823a:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800823c:	697b      	ldr	r3, [r7, #20]
 800823e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008240:	2b00      	cmp	r3, #0
 8008242:	d003      	beq.n	800824c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8008244:	697b      	ldr	r3, [r7, #20]
 8008246:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008248:	2200      	movs	r2, #0
 800824a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 800824c:	697b      	ldr	r3, [r7, #20]
 800824e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008250:	2b00      	cmp	r3, #0
 8008252:	d003      	beq.n	800825c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8008254:	697b      	ldr	r3, [r7, #20]
 8008256:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008258:	2200      	movs	r2, #0
 800825a:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800825c:	697b      	ldr	r3, [r7, #20]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	681a      	ldr	r2, [r3, #0]
 8008262:	697b      	ldr	r3, [r7, #20]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f022 0201 	bic.w	r2, r2, #1
 800826a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800826c:	697b      	ldr	r3, [r7, #20]
 800826e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008272:	b2db      	uxtb	r3, r3
 8008274:	2b60      	cmp	r3, #96	; 0x60
 8008276:	d10e      	bne.n	8008296 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8008278:	697b      	ldr	r3, [r7, #20]
 800827a:	2220      	movs	r2, #32
 800827c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008280:	697b      	ldr	r3, [r7, #20]
 8008282:	2200      	movs	r2, #0
 8008284:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8008288:	697b      	ldr	r3, [r7, #20]
 800828a:	2200      	movs	r2, #0
 800828c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800828e:	6978      	ldr	r0, [r7, #20]
 8008290:	f7fe fdba 	bl	8006e08 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008294:	e027      	b.n	80082e6 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008296:	7cfb      	ldrb	r3, [r7, #19]
 8008298:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800829c:	2b28      	cmp	r3, #40	; 0x28
 800829e:	d117      	bne.n	80082d0 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80082a0:	697b      	ldr	r3, [r7, #20]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	681a      	ldr	r2, [r3, #0]
 80082a6:	697b      	ldr	r3, [r7, #20]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	f042 0201 	orr.w	r2, r2, #1
 80082ae:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80082b0:	697b      	ldr	r3, [r7, #20]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	681a      	ldr	r2, [r3, #0]
 80082b6:	697b      	ldr	r3, [r7, #20]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80082be:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80082c0:	697b      	ldr	r3, [r7, #20]
 80082c2:	2200      	movs	r2, #0
 80082c4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80082c6:	697b      	ldr	r3, [r7, #20]
 80082c8:	2228      	movs	r2, #40	; 0x28
 80082ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80082ce:	e007      	b.n	80082e0 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80082d0:	697b      	ldr	r3, [r7, #20]
 80082d2:	2220      	movs	r2, #32
 80082d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80082d8:	697b      	ldr	r3, [r7, #20]
 80082da:	2200      	movs	r2, #0
 80082dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80082e0:	6978      	ldr	r0, [r7, #20]
 80082e2:	f7fe fd87 	bl	8006df4 <HAL_I2C_ErrorCallback>
}
 80082e6:	bf00      	nop
 80082e8:	3718      	adds	r7, #24
 80082ea:	46bd      	mov	sp, r7
 80082ec:	bd80      	pop	{r7, pc}
 80082ee:	bf00      	nop
 80082f0:	20000068 	.word	0x20000068
 80082f4:	14f8b589 	.word	0x14f8b589

080082f8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b084      	sub	sp, #16
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	60f8      	str	r0, [r7, #12]
 8008300:	60b9      	str	r1, [r7, #8]
 8008302:	603b      	str	r3, [r7, #0]
 8008304:	4613      	mov	r3, r2
 8008306:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008308:	e025      	b.n	8008356 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800830a:	683b      	ldr	r3, [r7, #0]
 800830c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008310:	d021      	beq.n	8008356 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008312:	f7fb ffa1 	bl	8004258 <HAL_GetTick>
 8008316:	4602      	mov	r2, r0
 8008318:	69bb      	ldr	r3, [r7, #24]
 800831a:	1ad3      	subs	r3, r2, r3
 800831c:	683a      	ldr	r2, [r7, #0]
 800831e:	429a      	cmp	r2, r3
 8008320:	d302      	bcc.n	8008328 <I2C_WaitOnFlagUntilTimeout+0x30>
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d116      	bne.n	8008356 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	2200      	movs	r2, #0
 800832c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	2220      	movs	r2, #32
 8008332:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	2200      	movs	r2, #0
 800833a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008342:	f043 0220 	orr.w	r2, r3, #32
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	2200      	movs	r2, #0
 800834e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008352:	2301      	movs	r3, #1
 8008354:	e023      	b.n	800839e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008356:	68bb      	ldr	r3, [r7, #8]
 8008358:	0c1b      	lsrs	r3, r3, #16
 800835a:	b2db      	uxtb	r3, r3
 800835c:	2b01      	cmp	r3, #1
 800835e:	d10d      	bne.n	800837c <I2C_WaitOnFlagUntilTimeout+0x84>
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	695b      	ldr	r3, [r3, #20]
 8008366:	43da      	mvns	r2, r3
 8008368:	68bb      	ldr	r3, [r7, #8]
 800836a:	4013      	ands	r3, r2
 800836c:	b29b      	uxth	r3, r3
 800836e:	2b00      	cmp	r3, #0
 8008370:	bf0c      	ite	eq
 8008372:	2301      	moveq	r3, #1
 8008374:	2300      	movne	r3, #0
 8008376:	b2db      	uxtb	r3, r3
 8008378:	461a      	mov	r2, r3
 800837a:	e00c      	b.n	8008396 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	699b      	ldr	r3, [r3, #24]
 8008382:	43da      	mvns	r2, r3
 8008384:	68bb      	ldr	r3, [r7, #8]
 8008386:	4013      	ands	r3, r2
 8008388:	b29b      	uxth	r3, r3
 800838a:	2b00      	cmp	r3, #0
 800838c:	bf0c      	ite	eq
 800838e:	2301      	moveq	r3, #1
 8008390:	2300      	movne	r3, #0
 8008392:	b2db      	uxtb	r3, r3
 8008394:	461a      	mov	r2, r3
 8008396:	79fb      	ldrb	r3, [r7, #7]
 8008398:	429a      	cmp	r2, r3
 800839a:	d0b6      	beq.n	800830a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800839c:	2300      	movs	r3, #0
}
 800839e:	4618      	mov	r0, r3
 80083a0:	3710      	adds	r7, #16
 80083a2:	46bd      	mov	sp, r7
 80083a4:	bd80      	pop	{r7, pc}

080083a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80083a6:	b580      	push	{r7, lr}
 80083a8:	b084      	sub	sp, #16
 80083aa:	af00      	add	r7, sp, #0
 80083ac:	60f8      	str	r0, [r7, #12]
 80083ae:	60b9      	str	r1, [r7, #8]
 80083b0:	607a      	str	r2, [r7, #4]
 80083b2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80083b4:	e051      	b.n	800845a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	695b      	ldr	r3, [r3, #20]
 80083bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80083c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80083c4:	d123      	bne.n	800840e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	681a      	ldr	r2, [r3, #0]
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80083d4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80083de:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	2200      	movs	r2, #0
 80083e4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	2220      	movs	r2, #32
 80083ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	2200      	movs	r2, #0
 80083f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083fa:	f043 0204 	orr.w	r2, r3, #4
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	2200      	movs	r2, #0
 8008406:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800840a:	2301      	movs	r3, #1
 800840c:	e046      	b.n	800849c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008414:	d021      	beq.n	800845a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008416:	f7fb ff1f 	bl	8004258 <HAL_GetTick>
 800841a:	4602      	mov	r2, r0
 800841c:	683b      	ldr	r3, [r7, #0]
 800841e:	1ad3      	subs	r3, r2, r3
 8008420:	687a      	ldr	r2, [r7, #4]
 8008422:	429a      	cmp	r2, r3
 8008424:	d302      	bcc.n	800842c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	2b00      	cmp	r3, #0
 800842a:	d116      	bne.n	800845a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	2200      	movs	r2, #0
 8008430:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	2220      	movs	r2, #32
 8008436:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	2200      	movs	r2, #0
 800843e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008446:	f043 0220 	orr.w	r2, r3, #32
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	2200      	movs	r2, #0
 8008452:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008456:	2301      	movs	r3, #1
 8008458:	e020      	b.n	800849c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	0c1b      	lsrs	r3, r3, #16
 800845e:	b2db      	uxtb	r3, r3
 8008460:	2b01      	cmp	r3, #1
 8008462:	d10c      	bne.n	800847e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	695b      	ldr	r3, [r3, #20]
 800846a:	43da      	mvns	r2, r3
 800846c:	68bb      	ldr	r3, [r7, #8]
 800846e:	4013      	ands	r3, r2
 8008470:	b29b      	uxth	r3, r3
 8008472:	2b00      	cmp	r3, #0
 8008474:	bf14      	ite	ne
 8008476:	2301      	movne	r3, #1
 8008478:	2300      	moveq	r3, #0
 800847a:	b2db      	uxtb	r3, r3
 800847c:	e00b      	b.n	8008496 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	699b      	ldr	r3, [r3, #24]
 8008484:	43da      	mvns	r2, r3
 8008486:	68bb      	ldr	r3, [r7, #8]
 8008488:	4013      	ands	r3, r2
 800848a:	b29b      	uxth	r3, r3
 800848c:	2b00      	cmp	r3, #0
 800848e:	bf14      	ite	ne
 8008490:	2301      	movne	r3, #1
 8008492:	2300      	moveq	r3, #0
 8008494:	b2db      	uxtb	r3, r3
 8008496:	2b00      	cmp	r3, #0
 8008498:	d18d      	bne.n	80083b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800849a:	2300      	movs	r3, #0
}
 800849c:	4618      	mov	r0, r3
 800849e:	3710      	adds	r7, #16
 80084a0:	46bd      	mov	sp, r7
 80084a2:	bd80      	pop	{r7, pc}

080084a4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80084a4:	b580      	push	{r7, lr}
 80084a6:	b084      	sub	sp, #16
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	60f8      	str	r0, [r7, #12]
 80084ac:	60b9      	str	r1, [r7, #8]
 80084ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80084b0:	e02d      	b.n	800850e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80084b2:	68f8      	ldr	r0, [r7, #12]
 80084b4:	f000 f8aa 	bl	800860c <I2C_IsAcknowledgeFailed>
 80084b8:	4603      	mov	r3, r0
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d001      	beq.n	80084c2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80084be:	2301      	movs	r3, #1
 80084c0:	e02d      	b.n	800851e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80084c2:	68bb      	ldr	r3, [r7, #8]
 80084c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084c8:	d021      	beq.n	800850e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80084ca:	f7fb fec5 	bl	8004258 <HAL_GetTick>
 80084ce:	4602      	mov	r2, r0
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	1ad3      	subs	r3, r2, r3
 80084d4:	68ba      	ldr	r2, [r7, #8]
 80084d6:	429a      	cmp	r2, r3
 80084d8:	d302      	bcc.n	80084e0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80084da:	68bb      	ldr	r3, [r7, #8]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d116      	bne.n	800850e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	2200      	movs	r2, #0
 80084e4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	2220      	movs	r2, #32
 80084ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	2200      	movs	r2, #0
 80084f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084fa:	f043 0220 	orr.w	r2, r3, #32
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	2200      	movs	r2, #0
 8008506:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800850a:	2301      	movs	r3, #1
 800850c:	e007      	b.n	800851e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	695b      	ldr	r3, [r3, #20]
 8008514:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008518:	2b80      	cmp	r3, #128	; 0x80
 800851a:	d1ca      	bne.n	80084b2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800851c:	2300      	movs	r3, #0
}
 800851e:	4618      	mov	r0, r3
 8008520:	3710      	adds	r7, #16
 8008522:	46bd      	mov	sp, r7
 8008524:	bd80      	pop	{r7, pc}

08008526 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008526:	b580      	push	{r7, lr}
 8008528:	b084      	sub	sp, #16
 800852a:	af00      	add	r7, sp, #0
 800852c:	60f8      	str	r0, [r7, #12]
 800852e:	60b9      	str	r1, [r7, #8]
 8008530:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008532:	e02d      	b.n	8008590 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008534:	68f8      	ldr	r0, [r7, #12]
 8008536:	f000 f869 	bl	800860c <I2C_IsAcknowledgeFailed>
 800853a:	4603      	mov	r3, r0
 800853c:	2b00      	cmp	r3, #0
 800853e:	d001      	beq.n	8008544 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008540:	2301      	movs	r3, #1
 8008542:	e02d      	b.n	80085a0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008544:	68bb      	ldr	r3, [r7, #8]
 8008546:	f1b3 3fff 	cmp.w	r3, #4294967295
 800854a:	d021      	beq.n	8008590 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800854c:	f7fb fe84 	bl	8004258 <HAL_GetTick>
 8008550:	4602      	mov	r2, r0
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	1ad3      	subs	r3, r2, r3
 8008556:	68ba      	ldr	r2, [r7, #8]
 8008558:	429a      	cmp	r2, r3
 800855a:	d302      	bcc.n	8008562 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800855c:	68bb      	ldr	r3, [r7, #8]
 800855e:	2b00      	cmp	r3, #0
 8008560:	d116      	bne.n	8008590 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	2200      	movs	r2, #0
 8008566:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	2220      	movs	r2, #32
 800856c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	2200      	movs	r2, #0
 8008574:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800857c:	f043 0220 	orr.w	r2, r3, #32
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	2200      	movs	r2, #0
 8008588:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800858c:	2301      	movs	r3, #1
 800858e:	e007      	b.n	80085a0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	695b      	ldr	r3, [r3, #20]
 8008596:	f003 0304 	and.w	r3, r3, #4
 800859a:	2b04      	cmp	r3, #4
 800859c:	d1ca      	bne.n	8008534 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800859e:	2300      	movs	r3, #0
}
 80085a0:	4618      	mov	r0, r3
 80085a2:	3710      	adds	r7, #16
 80085a4:	46bd      	mov	sp, r7
 80085a6:	bd80      	pop	{r7, pc}

080085a8 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80085a8:	b480      	push	{r7}
 80085aa:	b085      	sub	sp, #20
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80085b0:	2300      	movs	r3, #0
 80085b2:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80085b4:	4b13      	ldr	r3, [pc, #76]	; (8008604 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	08db      	lsrs	r3, r3, #3
 80085ba:	4a13      	ldr	r2, [pc, #76]	; (8008608 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80085bc:	fba2 2303 	umull	r2, r3, r2, r3
 80085c0:	0a1a      	lsrs	r2, r3, #8
 80085c2:	4613      	mov	r3, r2
 80085c4:	009b      	lsls	r3, r3, #2
 80085c6:	4413      	add	r3, r2
 80085c8:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	3b01      	subs	r3, #1
 80085ce:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d107      	bne.n	80085e6 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085da:	f043 0220 	orr.w	r2, r3, #32
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80085e2:	2301      	movs	r3, #1
 80085e4:	e008      	b.n	80085f8 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80085f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80085f4:	d0e9      	beq.n	80085ca <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80085f6:	2300      	movs	r3, #0
}
 80085f8:	4618      	mov	r0, r3
 80085fa:	3714      	adds	r7, #20
 80085fc:	46bd      	mov	sp, r7
 80085fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008602:	4770      	bx	lr
 8008604:	20000068 	.word	0x20000068
 8008608:	14f8b589 	.word	0x14f8b589

0800860c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800860c:	b480      	push	{r7}
 800860e:	b083      	sub	sp, #12
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	695b      	ldr	r3, [r3, #20]
 800861a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800861e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008622:	d11b      	bne.n	800865c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800862c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	2200      	movs	r2, #0
 8008632:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	2220      	movs	r2, #32
 8008638:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	2200      	movs	r2, #0
 8008640:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008648:	f043 0204 	orr.w	r2, r3, #4
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2200      	movs	r2, #0
 8008654:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008658:	2301      	movs	r3, #1
 800865a:	e000      	b.n	800865e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800865c:	2300      	movs	r3, #0
}
 800865e:	4618      	mov	r0, r3
 8008660:	370c      	adds	r7, #12
 8008662:	46bd      	mov	sp, r7
 8008664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008668:	4770      	bx	lr

0800866a <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800866a:	b480      	push	{r7}
 800866c:	b083      	sub	sp, #12
 800866e:	af00      	add	r7, sp, #0
 8008670:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008676:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800867a:	d103      	bne.n	8008684 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2201      	movs	r2, #1
 8008680:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8008682:	e007      	b.n	8008694 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008688:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800868c:	d102      	bne.n	8008694 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	2208      	movs	r2, #8
 8008692:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8008694:	bf00      	nop
 8008696:	370c      	adds	r7, #12
 8008698:	46bd      	mov	sp, r7
 800869a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869e:	4770      	bx	lr

080086a0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80086a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80086a2:	b08f      	sub	sp, #60	; 0x3c
 80086a4:	af0a      	add	r7, sp, #40	; 0x28
 80086a6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d101      	bne.n	80086b2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80086ae:	2301      	movs	r3, #1
 80086b0:	e10f      	b.n	80088d2 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80086be:	b2db      	uxtb	r3, r3
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d106      	bne.n	80086d2 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	2200      	movs	r2, #0
 80086c8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80086cc:	6878      	ldr	r0, [r7, #4]
 80086ce:	f008 fa79 	bl	8010bc4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2203      	movs	r2, #3
 80086d6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80086da:	68bb      	ldr	r3, [r7, #8]
 80086dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80086de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d102      	bne.n	80086ec <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	2200      	movs	r2, #0
 80086ea:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	4618      	mov	r0, r3
 80086f2:	f005 f9a4 	bl	800da3e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	603b      	str	r3, [r7, #0]
 80086fc:	687e      	ldr	r6, [r7, #4]
 80086fe:	466d      	mov	r5, sp
 8008700:	f106 0410 	add.w	r4, r6, #16
 8008704:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008706:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008708:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800870a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800870c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008710:	e885 0003 	stmia.w	r5, {r0, r1}
 8008714:	1d33      	adds	r3, r6, #4
 8008716:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008718:	6838      	ldr	r0, [r7, #0]
 800871a:	f005 f87b 	bl	800d814 <USB_CoreInit>
 800871e:	4603      	mov	r3, r0
 8008720:	2b00      	cmp	r3, #0
 8008722:	d005      	beq.n	8008730 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	2202      	movs	r2, #2
 8008728:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800872c:	2301      	movs	r3, #1
 800872e:	e0d0      	b.n	80088d2 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	2100      	movs	r1, #0
 8008736:	4618      	mov	r0, r3
 8008738:	f005 f992 	bl	800da60 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800873c:	2300      	movs	r3, #0
 800873e:	73fb      	strb	r3, [r7, #15]
 8008740:	e04a      	b.n	80087d8 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8008742:	7bfa      	ldrb	r2, [r7, #15]
 8008744:	6879      	ldr	r1, [r7, #4]
 8008746:	4613      	mov	r3, r2
 8008748:	00db      	lsls	r3, r3, #3
 800874a:	1a9b      	subs	r3, r3, r2
 800874c:	009b      	lsls	r3, r3, #2
 800874e:	440b      	add	r3, r1
 8008750:	333d      	adds	r3, #61	; 0x3d
 8008752:	2201      	movs	r2, #1
 8008754:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8008756:	7bfa      	ldrb	r2, [r7, #15]
 8008758:	6879      	ldr	r1, [r7, #4]
 800875a:	4613      	mov	r3, r2
 800875c:	00db      	lsls	r3, r3, #3
 800875e:	1a9b      	subs	r3, r3, r2
 8008760:	009b      	lsls	r3, r3, #2
 8008762:	440b      	add	r3, r1
 8008764:	333c      	adds	r3, #60	; 0x3c
 8008766:	7bfa      	ldrb	r2, [r7, #15]
 8008768:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800876a:	7bfa      	ldrb	r2, [r7, #15]
 800876c:	7bfb      	ldrb	r3, [r7, #15]
 800876e:	b298      	uxth	r0, r3
 8008770:	6879      	ldr	r1, [r7, #4]
 8008772:	4613      	mov	r3, r2
 8008774:	00db      	lsls	r3, r3, #3
 8008776:	1a9b      	subs	r3, r3, r2
 8008778:	009b      	lsls	r3, r3, #2
 800877a:	440b      	add	r3, r1
 800877c:	3342      	adds	r3, #66	; 0x42
 800877e:	4602      	mov	r2, r0
 8008780:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008782:	7bfa      	ldrb	r2, [r7, #15]
 8008784:	6879      	ldr	r1, [r7, #4]
 8008786:	4613      	mov	r3, r2
 8008788:	00db      	lsls	r3, r3, #3
 800878a:	1a9b      	subs	r3, r3, r2
 800878c:	009b      	lsls	r3, r3, #2
 800878e:	440b      	add	r3, r1
 8008790:	333f      	adds	r3, #63	; 0x3f
 8008792:	2200      	movs	r2, #0
 8008794:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8008796:	7bfa      	ldrb	r2, [r7, #15]
 8008798:	6879      	ldr	r1, [r7, #4]
 800879a:	4613      	mov	r3, r2
 800879c:	00db      	lsls	r3, r3, #3
 800879e:	1a9b      	subs	r3, r3, r2
 80087a0:	009b      	lsls	r3, r3, #2
 80087a2:	440b      	add	r3, r1
 80087a4:	3344      	adds	r3, #68	; 0x44
 80087a6:	2200      	movs	r2, #0
 80087a8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80087aa:	7bfa      	ldrb	r2, [r7, #15]
 80087ac:	6879      	ldr	r1, [r7, #4]
 80087ae:	4613      	mov	r3, r2
 80087b0:	00db      	lsls	r3, r3, #3
 80087b2:	1a9b      	subs	r3, r3, r2
 80087b4:	009b      	lsls	r3, r3, #2
 80087b6:	440b      	add	r3, r1
 80087b8:	3348      	adds	r3, #72	; 0x48
 80087ba:	2200      	movs	r2, #0
 80087bc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80087be:	7bfa      	ldrb	r2, [r7, #15]
 80087c0:	6879      	ldr	r1, [r7, #4]
 80087c2:	4613      	mov	r3, r2
 80087c4:	00db      	lsls	r3, r3, #3
 80087c6:	1a9b      	subs	r3, r3, r2
 80087c8:	009b      	lsls	r3, r3, #2
 80087ca:	440b      	add	r3, r1
 80087cc:	3350      	adds	r3, #80	; 0x50
 80087ce:	2200      	movs	r2, #0
 80087d0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80087d2:	7bfb      	ldrb	r3, [r7, #15]
 80087d4:	3301      	adds	r3, #1
 80087d6:	73fb      	strb	r3, [r7, #15]
 80087d8:	7bfa      	ldrb	r2, [r7, #15]
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	685b      	ldr	r3, [r3, #4]
 80087de:	429a      	cmp	r2, r3
 80087e0:	d3af      	bcc.n	8008742 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80087e2:	2300      	movs	r3, #0
 80087e4:	73fb      	strb	r3, [r7, #15]
 80087e6:	e044      	b.n	8008872 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80087e8:	7bfa      	ldrb	r2, [r7, #15]
 80087ea:	6879      	ldr	r1, [r7, #4]
 80087ec:	4613      	mov	r3, r2
 80087ee:	00db      	lsls	r3, r3, #3
 80087f0:	1a9b      	subs	r3, r3, r2
 80087f2:	009b      	lsls	r3, r3, #2
 80087f4:	440b      	add	r3, r1
 80087f6:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80087fa:	2200      	movs	r2, #0
 80087fc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80087fe:	7bfa      	ldrb	r2, [r7, #15]
 8008800:	6879      	ldr	r1, [r7, #4]
 8008802:	4613      	mov	r3, r2
 8008804:	00db      	lsls	r3, r3, #3
 8008806:	1a9b      	subs	r3, r3, r2
 8008808:	009b      	lsls	r3, r3, #2
 800880a:	440b      	add	r3, r1
 800880c:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8008810:	7bfa      	ldrb	r2, [r7, #15]
 8008812:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8008814:	7bfa      	ldrb	r2, [r7, #15]
 8008816:	6879      	ldr	r1, [r7, #4]
 8008818:	4613      	mov	r3, r2
 800881a:	00db      	lsls	r3, r3, #3
 800881c:	1a9b      	subs	r3, r3, r2
 800881e:	009b      	lsls	r3, r3, #2
 8008820:	440b      	add	r3, r1
 8008822:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8008826:	2200      	movs	r2, #0
 8008828:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800882a:	7bfa      	ldrb	r2, [r7, #15]
 800882c:	6879      	ldr	r1, [r7, #4]
 800882e:	4613      	mov	r3, r2
 8008830:	00db      	lsls	r3, r3, #3
 8008832:	1a9b      	subs	r3, r3, r2
 8008834:	009b      	lsls	r3, r3, #2
 8008836:	440b      	add	r3, r1
 8008838:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800883c:	2200      	movs	r2, #0
 800883e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008840:	7bfa      	ldrb	r2, [r7, #15]
 8008842:	6879      	ldr	r1, [r7, #4]
 8008844:	4613      	mov	r3, r2
 8008846:	00db      	lsls	r3, r3, #3
 8008848:	1a9b      	subs	r3, r3, r2
 800884a:	009b      	lsls	r3, r3, #2
 800884c:	440b      	add	r3, r1
 800884e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8008852:	2200      	movs	r2, #0
 8008854:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8008856:	7bfa      	ldrb	r2, [r7, #15]
 8008858:	6879      	ldr	r1, [r7, #4]
 800885a:	4613      	mov	r3, r2
 800885c:	00db      	lsls	r3, r3, #3
 800885e:	1a9b      	subs	r3, r3, r2
 8008860:	009b      	lsls	r3, r3, #2
 8008862:	440b      	add	r3, r1
 8008864:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8008868:	2200      	movs	r2, #0
 800886a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800886c:	7bfb      	ldrb	r3, [r7, #15]
 800886e:	3301      	adds	r3, #1
 8008870:	73fb      	strb	r3, [r7, #15]
 8008872:	7bfa      	ldrb	r2, [r7, #15]
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	685b      	ldr	r3, [r3, #4]
 8008878:	429a      	cmp	r2, r3
 800887a:	d3b5      	bcc.n	80087e8 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	603b      	str	r3, [r7, #0]
 8008882:	687e      	ldr	r6, [r7, #4]
 8008884:	466d      	mov	r5, sp
 8008886:	f106 0410 	add.w	r4, r6, #16
 800888a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800888c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800888e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008890:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008892:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008896:	e885 0003 	stmia.w	r5, {r0, r1}
 800889a:	1d33      	adds	r3, r6, #4
 800889c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800889e:	6838      	ldr	r0, [r7, #0]
 80088a0:	f005 f908 	bl	800dab4 <USB_DevInit>
 80088a4:	4603      	mov	r3, r0
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d005      	beq.n	80088b6 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	2202      	movs	r2, #2
 80088ae:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80088b2:	2301      	movs	r3, #1
 80088b4:	e00d      	b.n	80088d2 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	2200      	movs	r2, #0
 80088ba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	2201      	movs	r2, #1
 80088c2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	4618      	mov	r0, r3
 80088cc:	f006 f950 	bl	800eb70 <USB_DevDisconnect>

  return HAL_OK;
 80088d0:	2300      	movs	r3, #0
}
 80088d2:	4618      	mov	r0, r3
 80088d4:	3714      	adds	r7, #20
 80088d6:	46bd      	mov	sp, r7
 80088d8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080088da <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80088da:	b580      	push	{r7, lr}
 80088dc:	b084      	sub	sp, #16
 80088de:	af00      	add	r7, sp, #0
 80088e0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80088ee:	2b01      	cmp	r3, #1
 80088f0:	d101      	bne.n	80088f6 <HAL_PCD_Start+0x1c>
 80088f2:	2302      	movs	r3, #2
 80088f4:	e020      	b.n	8008938 <HAL_PCD_Start+0x5e>
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	2201      	movs	r2, #1
 80088fa:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008902:	2b01      	cmp	r3, #1
 8008904:	d109      	bne.n	800891a <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800890a:	2b01      	cmp	r3, #1
 800890c:	d005      	beq.n	800891a <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008912:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	4618      	mov	r0, r3
 8008920:	f005 f87c 	bl	800da1c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	4618      	mov	r0, r3
 800892a:	f006 f900 	bl	800eb2e <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	2200      	movs	r2, #0
 8008932:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8008936:	2300      	movs	r3, #0
}
 8008938:	4618      	mov	r0, r3
 800893a:	3710      	adds	r7, #16
 800893c:	46bd      	mov	sp, r7
 800893e:	bd80      	pop	{r7, pc}

08008940 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8008940:	b590      	push	{r4, r7, lr}
 8008942:	b08d      	sub	sp, #52	; 0x34
 8008944:	af00      	add	r7, sp, #0
 8008946:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800894e:	6a3b      	ldr	r3, [r7, #32]
 8008950:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	4618      	mov	r0, r3
 8008958:	f006 f9be 	bl	800ecd8 <USB_GetMode>
 800895c:	4603      	mov	r3, r0
 800895e:	2b00      	cmp	r3, #0
 8008960:	f040 839d 	bne.w	800909e <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	4618      	mov	r0, r3
 800896a:	f006 f922 	bl	800ebb2 <USB_ReadInterrupts>
 800896e:	4603      	mov	r3, r0
 8008970:	2b00      	cmp	r3, #0
 8008972:	f000 8393 	beq.w	800909c <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	4618      	mov	r0, r3
 800897c:	f006 f919 	bl	800ebb2 <USB_ReadInterrupts>
 8008980:	4603      	mov	r3, r0
 8008982:	f003 0302 	and.w	r3, r3, #2
 8008986:	2b02      	cmp	r3, #2
 8008988:	d107      	bne.n	800899a <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	695a      	ldr	r2, [r3, #20]
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	f002 0202 	and.w	r2, r2, #2
 8008998:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	4618      	mov	r0, r3
 80089a0:	f006 f907 	bl	800ebb2 <USB_ReadInterrupts>
 80089a4:	4603      	mov	r3, r0
 80089a6:	f003 0310 	and.w	r3, r3, #16
 80089aa:	2b10      	cmp	r3, #16
 80089ac:	d161      	bne.n	8008a72 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	699a      	ldr	r2, [r3, #24]
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	f022 0210 	bic.w	r2, r2, #16
 80089bc:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80089be:	6a3b      	ldr	r3, [r7, #32]
 80089c0:	6a1b      	ldr	r3, [r3, #32]
 80089c2:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80089c4:	69bb      	ldr	r3, [r7, #24]
 80089c6:	f003 020f 	and.w	r2, r3, #15
 80089ca:	4613      	mov	r3, r2
 80089cc:	00db      	lsls	r3, r3, #3
 80089ce:	1a9b      	subs	r3, r3, r2
 80089d0:	009b      	lsls	r3, r3, #2
 80089d2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80089d6:	687a      	ldr	r2, [r7, #4]
 80089d8:	4413      	add	r3, r2
 80089da:	3304      	adds	r3, #4
 80089dc:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80089de:	69bb      	ldr	r3, [r7, #24]
 80089e0:	0c5b      	lsrs	r3, r3, #17
 80089e2:	f003 030f 	and.w	r3, r3, #15
 80089e6:	2b02      	cmp	r3, #2
 80089e8:	d124      	bne.n	8008a34 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80089ea:	69ba      	ldr	r2, [r7, #24]
 80089ec:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80089f0:	4013      	ands	r3, r2
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d035      	beq.n	8008a62 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80089f6:	697b      	ldr	r3, [r7, #20]
 80089f8:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80089fa:	69bb      	ldr	r3, [r7, #24]
 80089fc:	091b      	lsrs	r3, r3, #4
 80089fe:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8008a00:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008a04:	b29b      	uxth	r3, r3
 8008a06:	461a      	mov	r2, r3
 8008a08:	6a38      	ldr	r0, [r7, #32]
 8008a0a:	f005 ff6d 	bl	800e8e8 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008a0e:	697b      	ldr	r3, [r7, #20]
 8008a10:	68da      	ldr	r2, [r3, #12]
 8008a12:	69bb      	ldr	r3, [r7, #24]
 8008a14:	091b      	lsrs	r3, r3, #4
 8008a16:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008a1a:	441a      	add	r2, r3
 8008a1c:	697b      	ldr	r3, [r7, #20]
 8008a1e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008a20:	697b      	ldr	r3, [r7, #20]
 8008a22:	699a      	ldr	r2, [r3, #24]
 8008a24:	69bb      	ldr	r3, [r7, #24]
 8008a26:	091b      	lsrs	r3, r3, #4
 8008a28:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008a2c:	441a      	add	r2, r3
 8008a2e:	697b      	ldr	r3, [r7, #20]
 8008a30:	619a      	str	r2, [r3, #24]
 8008a32:	e016      	b.n	8008a62 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8008a34:	69bb      	ldr	r3, [r7, #24]
 8008a36:	0c5b      	lsrs	r3, r3, #17
 8008a38:	f003 030f 	and.w	r3, r3, #15
 8008a3c:	2b06      	cmp	r3, #6
 8008a3e:	d110      	bne.n	8008a62 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008a46:	2208      	movs	r2, #8
 8008a48:	4619      	mov	r1, r3
 8008a4a:	6a38      	ldr	r0, [r7, #32]
 8008a4c:	f005 ff4c 	bl	800e8e8 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008a50:	697b      	ldr	r3, [r7, #20]
 8008a52:	699a      	ldr	r2, [r3, #24]
 8008a54:	69bb      	ldr	r3, [r7, #24]
 8008a56:	091b      	lsrs	r3, r3, #4
 8008a58:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008a5c:	441a      	add	r2, r3
 8008a5e:	697b      	ldr	r3, [r7, #20]
 8008a60:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	699a      	ldr	r2, [r3, #24]
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	f042 0210 	orr.w	r2, r2, #16
 8008a70:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	4618      	mov	r0, r3
 8008a78:	f006 f89b 	bl	800ebb2 <USB_ReadInterrupts>
 8008a7c:	4603      	mov	r3, r0
 8008a7e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008a82:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008a86:	d16e      	bne.n	8008b66 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8008a88:	2300      	movs	r3, #0
 8008a8a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	4618      	mov	r0, r3
 8008a92:	f006 f8a1 	bl	800ebd8 <USB_ReadDevAllOutEpInterrupt>
 8008a96:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8008a98:	e062      	b.n	8008b60 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8008a9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a9c:	f003 0301 	and.w	r3, r3, #1
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d057      	beq.n	8008b54 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008aaa:	b2d2      	uxtb	r2, r2
 8008aac:	4611      	mov	r1, r2
 8008aae:	4618      	mov	r0, r3
 8008ab0:	f006 f8c6 	bl	800ec40 <USB_ReadDevOutEPInterrupt>
 8008ab4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8008ab6:	693b      	ldr	r3, [r7, #16]
 8008ab8:	f003 0301 	and.w	r3, r3, #1
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d00c      	beq.n	8008ada <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8008ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ac2:	015a      	lsls	r2, r3, #5
 8008ac4:	69fb      	ldr	r3, [r7, #28]
 8008ac6:	4413      	add	r3, r2
 8008ac8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008acc:	461a      	mov	r2, r3
 8008ace:	2301      	movs	r3, #1
 8008ad0:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8008ad2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008ad4:	6878      	ldr	r0, [r7, #4]
 8008ad6:	f000 fdb1 	bl	800963c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8008ada:	693b      	ldr	r3, [r7, #16]
 8008adc:	f003 0308 	and.w	r3, r3, #8
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d00c      	beq.n	8008afe <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8008ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ae6:	015a      	lsls	r2, r3, #5
 8008ae8:	69fb      	ldr	r3, [r7, #28]
 8008aea:	4413      	add	r3, r2
 8008aec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008af0:	461a      	mov	r2, r3
 8008af2:	2308      	movs	r3, #8
 8008af4:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8008af6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008af8:	6878      	ldr	r0, [r7, #4]
 8008afa:	f000 feab 	bl	8009854 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8008afe:	693b      	ldr	r3, [r7, #16]
 8008b00:	f003 0310 	and.w	r3, r3, #16
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d008      	beq.n	8008b1a <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8008b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b0a:	015a      	lsls	r2, r3, #5
 8008b0c:	69fb      	ldr	r3, [r7, #28]
 8008b0e:	4413      	add	r3, r2
 8008b10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b14:	461a      	mov	r2, r3
 8008b16:	2310      	movs	r3, #16
 8008b18:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008b1a:	693b      	ldr	r3, [r7, #16]
 8008b1c:	f003 0320 	and.w	r3, r3, #32
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d008      	beq.n	8008b36 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b26:	015a      	lsls	r2, r3, #5
 8008b28:	69fb      	ldr	r3, [r7, #28]
 8008b2a:	4413      	add	r3, r2
 8008b2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b30:	461a      	mov	r2, r3
 8008b32:	2320      	movs	r3, #32
 8008b34:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8008b36:	693b      	ldr	r3, [r7, #16]
 8008b38:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d009      	beq.n	8008b54 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8008b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b42:	015a      	lsls	r2, r3, #5
 8008b44:	69fb      	ldr	r3, [r7, #28]
 8008b46:	4413      	add	r3, r2
 8008b48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b4c:	461a      	mov	r2, r3
 8008b4e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008b52:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8008b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b56:	3301      	adds	r3, #1
 8008b58:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8008b5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b5c:	085b      	lsrs	r3, r3, #1
 8008b5e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8008b60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d199      	bne.n	8008a9a <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	4618      	mov	r0, r3
 8008b6c:	f006 f821 	bl	800ebb2 <USB_ReadInterrupts>
 8008b70:	4603      	mov	r3, r0
 8008b72:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008b76:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008b7a:	f040 80c0 	bne.w	8008cfe <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	4618      	mov	r0, r3
 8008b84:	f006 f842 	bl	800ec0c <USB_ReadDevAllInEpInterrupt>
 8008b88:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8008b8e:	e0b2      	b.n	8008cf6 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8008b90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b92:	f003 0301 	and.w	r3, r3, #1
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	f000 80a7 	beq.w	8008cea <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ba2:	b2d2      	uxtb	r2, r2
 8008ba4:	4611      	mov	r1, r2
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	f006 f868 	bl	800ec7c <USB_ReadDevInEPInterrupt>
 8008bac:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8008bae:	693b      	ldr	r3, [r7, #16]
 8008bb0:	f003 0301 	and.w	r3, r3, #1
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d057      	beq.n	8008c68 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bba:	f003 030f 	and.w	r3, r3, #15
 8008bbe:	2201      	movs	r2, #1
 8008bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8008bc4:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008bc6:	69fb      	ldr	r3, [r7, #28]
 8008bc8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008bcc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	43db      	mvns	r3, r3
 8008bd2:	69f9      	ldr	r1, [r7, #28]
 8008bd4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008bd8:	4013      	ands	r3, r2
 8008bda:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8008bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bde:	015a      	lsls	r2, r3, #5
 8008be0:	69fb      	ldr	r3, [r7, #28]
 8008be2:	4413      	add	r3, r2
 8008be4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008be8:	461a      	mov	r2, r3
 8008bea:	2301      	movs	r3, #1
 8008bec:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	691b      	ldr	r3, [r3, #16]
 8008bf2:	2b01      	cmp	r3, #1
 8008bf4:	d132      	bne.n	8008c5c <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8008bf6:	6879      	ldr	r1, [r7, #4]
 8008bf8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008bfa:	4613      	mov	r3, r2
 8008bfc:	00db      	lsls	r3, r3, #3
 8008bfe:	1a9b      	subs	r3, r3, r2
 8008c00:	009b      	lsls	r3, r3, #2
 8008c02:	440b      	add	r3, r1
 8008c04:	3348      	adds	r3, #72	; 0x48
 8008c06:	6819      	ldr	r1, [r3, #0]
 8008c08:	6878      	ldr	r0, [r7, #4]
 8008c0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c0c:	4613      	mov	r3, r2
 8008c0e:	00db      	lsls	r3, r3, #3
 8008c10:	1a9b      	subs	r3, r3, r2
 8008c12:	009b      	lsls	r3, r3, #2
 8008c14:	4403      	add	r3, r0
 8008c16:	3344      	adds	r3, #68	; 0x44
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	4419      	add	r1, r3
 8008c1c:	6878      	ldr	r0, [r7, #4]
 8008c1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c20:	4613      	mov	r3, r2
 8008c22:	00db      	lsls	r3, r3, #3
 8008c24:	1a9b      	subs	r3, r3, r2
 8008c26:	009b      	lsls	r3, r3, #2
 8008c28:	4403      	add	r3, r0
 8008c2a:	3348      	adds	r3, #72	; 0x48
 8008c2c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8008c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d113      	bne.n	8008c5c <HAL_PCD_IRQHandler+0x31c>
 8008c34:	6879      	ldr	r1, [r7, #4]
 8008c36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c38:	4613      	mov	r3, r2
 8008c3a:	00db      	lsls	r3, r3, #3
 8008c3c:	1a9b      	subs	r3, r3, r2
 8008c3e:	009b      	lsls	r3, r3, #2
 8008c40:	440b      	add	r3, r1
 8008c42:	3350      	adds	r3, #80	; 0x50
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d108      	bne.n	8008c5c <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	6818      	ldr	r0, [r3, #0]
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008c54:	461a      	mov	r2, r3
 8008c56:	2101      	movs	r1, #1
 8008c58:	f006 f870 	bl	800ed3c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8008c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c5e:	b2db      	uxtb	r3, r3
 8008c60:	4619      	mov	r1, r3
 8008c62:	6878      	ldr	r0, [r7, #4]
 8008c64:	f008 f83d 	bl	8010ce2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8008c68:	693b      	ldr	r3, [r7, #16]
 8008c6a:	f003 0308 	and.w	r3, r3, #8
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d008      	beq.n	8008c84 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8008c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c74:	015a      	lsls	r2, r3, #5
 8008c76:	69fb      	ldr	r3, [r7, #28]
 8008c78:	4413      	add	r3, r2
 8008c7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c7e:	461a      	mov	r2, r3
 8008c80:	2308      	movs	r3, #8
 8008c82:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8008c84:	693b      	ldr	r3, [r7, #16]
 8008c86:	f003 0310 	and.w	r3, r3, #16
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d008      	beq.n	8008ca0 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8008c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c90:	015a      	lsls	r2, r3, #5
 8008c92:	69fb      	ldr	r3, [r7, #28]
 8008c94:	4413      	add	r3, r2
 8008c96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c9a:	461a      	mov	r2, r3
 8008c9c:	2310      	movs	r3, #16
 8008c9e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8008ca0:	693b      	ldr	r3, [r7, #16]
 8008ca2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d008      	beq.n	8008cbc <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8008caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cac:	015a      	lsls	r2, r3, #5
 8008cae:	69fb      	ldr	r3, [r7, #28]
 8008cb0:	4413      	add	r3, r2
 8008cb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008cb6:	461a      	mov	r2, r3
 8008cb8:	2340      	movs	r3, #64	; 0x40
 8008cba:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8008cbc:	693b      	ldr	r3, [r7, #16]
 8008cbe:	f003 0302 	and.w	r3, r3, #2
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d008      	beq.n	8008cd8 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8008cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cc8:	015a      	lsls	r2, r3, #5
 8008cca:	69fb      	ldr	r3, [r7, #28]
 8008ccc:	4413      	add	r3, r2
 8008cce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008cd2:	461a      	mov	r2, r3
 8008cd4:	2302      	movs	r3, #2
 8008cd6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8008cd8:	693b      	ldr	r3, [r7, #16]
 8008cda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d003      	beq.n	8008cea <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8008ce2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008ce4:	6878      	ldr	r0, [r7, #4]
 8008ce6:	f000 fc1b 	bl	8009520 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8008cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cec:	3301      	adds	r3, #1
 8008cee:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8008cf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cf2:	085b      	lsrs	r3, r3, #1
 8008cf4:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8008cf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	f47f af49 	bne.w	8008b90 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	4618      	mov	r0, r3
 8008d04:	f005 ff55 	bl	800ebb2 <USB_ReadInterrupts>
 8008d08:	4603      	mov	r3, r0
 8008d0a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008d0e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008d12:	d122      	bne.n	8008d5a <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008d14:	69fb      	ldr	r3, [r7, #28]
 8008d16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d1a:	685b      	ldr	r3, [r3, #4]
 8008d1c:	69fa      	ldr	r2, [r7, #28]
 8008d1e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008d22:	f023 0301 	bic.w	r3, r3, #1
 8008d26:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8008d2e:	2b01      	cmp	r3, #1
 8008d30:	d108      	bne.n	8008d44 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	2200      	movs	r2, #0
 8008d36:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8008d3a:	2100      	movs	r1, #0
 8008d3c:	6878      	ldr	r0, [r7, #4]
 8008d3e:	f000 fe27 	bl	8009990 <HAL_PCDEx_LPM_Callback>
 8008d42:	e002      	b.n	8008d4a <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8008d44:	6878      	ldr	r0, [r7, #4]
 8008d46:	f008 f843 	bl	8010dd0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	695a      	ldr	r2, [r3, #20]
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8008d58:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	4618      	mov	r0, r3
 8008d60:	f005 ff27 	bl	800ebb2 <USB_ReadInterrupts>
 8008d64:	4603      	mov	r3, r0
 8008d66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008d6a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008d6e:	d112      	bne.n	8008d96 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8008d70:	69fb      	ldr	r3, [r7, #28]
 8008d72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d76:	689b      	ldr	r3, [r3, #8]
 8008d78:	f003 0301 	and.w	r3, r3, #1
 8008d7c:	2b01      	cmp	r3, #1
 8008d7e:	d102      	bne.n	8008d86 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8008d80:	6878      	ldr	r0, [r7, #4]
 8008d82:	f007 ffff 	bl	8010d84 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	695a      	ldr	r2, [r3, #20]
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8008d94:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	f005 ff09 	bl	800ebb2 <USB_ReadInterrupts>
 8008da0:	4603      	mov	r3, r0
 8008da2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008da6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008daa:	f040 80c7 	bne.w	8008f3c <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008dae:	69fb      	ldr	r3, [r7, #28]
 8008db0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008db4:	685b      	ldr	r3, [r3, #4]
 8008db6:	69fa      	ldr	r2, [r7, #28]
 8008db8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008dbc:	f023 0301 	bic.w	r3, r3, #1
 8008dc0:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	2110      	movs	r1, #16
 8008dc8:	4618      	mov	r0, r3
 8008dca:	f004 ffd7 	bl	800dd7c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008dce:	2300      	movs	r3, #0
 8008dd0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008dd2:	e056      	b.n	8008e82 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8008dd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008dd6:	015a      	lsls	r2, r3, #5
 8008dd8:	69fb      	ldr	r3, [r7, #28]
 8008dda:	4413      	add	r3, r2
 8008ddc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008de0:	461a      	mov	r2, r3
 8008de2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008de6:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008de8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008dea:	015a      	lsls	r2, r3, #5
 8008dec:	69fb      	ldr	r3, [r7, #28]
 8008dee:	4413      	add	r3, r2
 8008df0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008df8:	0151      	lsls	r1, r2, #5
 8008dfa:	69fa      	ldr	r2, [r7, #28]
 8008dfc:	440a      	add	r2, r1
 8008dfe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008e02:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008e06:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008e08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e0a:	015a      	lsls	r2, r3, #5
 8008e0c:	69fb      	ldr	r3, [r7, #28]
 8008e0e:	4413      	add	r3, r2
 8008e10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008e18:	0151      	lsls	r1, r2, #5
 8008e1a:	69fa      	ldr	r2, [r7, #28]
 8008e1c:	440a      	add	r2, r1
 8008e1e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008e22:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008e26:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8008e28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e2a:	015a      	lsls	r2, r3, #5
 8008e2c:	69fb      	ldr	r3, [r7, #28]
 8008e2e:	4413      	add	r3, r2
 8008e30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e34:	461a      	mov	r2, r3
 8008e36:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008e3a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008e3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e3e:	015a      	lsls	r2, r3, #5
 8008e40:	69fb      	ldr	r3, [r7, #28]
 8008e42:	4413      	add	r3, r2
 8008e44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008e4c:	0151      	lsls	r1, r2, #5
 8008e4e:	69fa      	ldr	r2, [r7, #28]
 8008e50:	440a      	add	r2, r1
 8008e52:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008e56:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008e5a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008e5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e5e:	015a      	lsls	r2, r3, #5
 8008e60:	69fb      	ldr	r3, [r7, #28]
 8008e62:	4413      	add	r3, r2
 8008e64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008e6c:	0151      	lsls	r1, r2, #5
 8008e6e:	69fa      	ldr	r2, [r7, #28]
 8008e70:	440a      	add	r2, r1
 8008e72:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008e76:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008e7a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008e7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e7e:	3301      	adds	r3, #1
 8008e80:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	685b      	ldr	r3, [r3, #4]
 8008e86:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008e88:	429a      	cmp	r2, r3
 8008e8a:	d3a3      	bcc.n	8008dd4 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8008e8c:	69fb      	ldr	r3, [r7, #28]
 8008e8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e92:	69db      	ldr	r3, [r3, #28]
 8008e94:	69fa      	ldr	r2, [r7, #28]
 8008e96:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008e9a:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8008e9e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d016      	beq.n	8008ed6 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8008ea8:	69fb      	ldr	r3, [r7, #28]
 8008eaa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008eae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008eb2:	69fa      	ldr	r2, [r7, #28]
 8008eb4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008eb8:	f043 030b 	orr.w	r3, r3, #11
 8008ebc:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8008ec0:	69fb      	ldr	r3, [r7, #28]
 8008ec2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ec6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ec8:	69fa      	ldr	r2, [r7, #28]
 8008eca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008ece:	f043 030b 	orr.w	r3, r3, #11
 8008ed2:	6453      	str	r3, [r2, #68]	; 0x44
 8008ed4:	e015      	b.n	8008f02 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8008ed6:	69fb      	ldr	r3, [r7, #28]
 8008ed8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008edc:	695b      	ldr	r3, [r3, #20]
 8008ede:	69fa      	ldr	r2, [r7, #28]
 8008ee0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008ee4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008ee8:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8008eec:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8008eee:	69fb      	ldr	r3, [r7, #28]
 8008ef0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ef4:	691b      	ldr	r3, [r3, #16]
 8008ef6:	69fa      	ldr	r2, [r7, #28]
 8008ef8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008efc:	f043 030b 	orr.w	r3, r3, #11
 8008f00:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8008f02:	69fb      	ldr	r3, [r7, #28]
 8008f04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	69fa      	ldr	r2, [r7, #28]
 8008f0c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008f10:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008f14:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	6818      	ldr	r0, [r3, #0]
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	691b      	ldr	r3, [r3, #16]
 8008f1e:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008f26:	461a      	mov	r2, r3
 8008f28:	f005 ff08 	bl	800ed3c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	695a      	ldr	r2, [r3, #20]
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8008f3a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	4618      	mov	r0, r3
 8008f42:	f005 fe36 	bl	800ebb2 <USB_ReadInterrupts>
 8008f46:	4603      	mov	r3, r0
 8008f48:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008f4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008f50:	d124      	bne.n	8008f9c <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	4618      	mov	r0, r3
 8008f58:	f005 fecc 	bl	800ecf4 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	4618      	mov	r0, r3
 8008f62:	f004 ff6c 	bl	800de3e <USB_GetDevSpeed>
 8008f66:	4603      	mov	r3, r0
 8008f68:	461a      	mov	r2, r3
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681c      	ldr	r4, [r3, #0]
 8008f72:	f001 f945 	bl	800a200 <HAL_RCC_GetHCLKFreq>
 8008f76:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008f7c:	b2db      	uxtb	r3, r3
 8008f7e:	461a      	mov	r2, r3
 8008f80:	4620      	mov	r0, r4
 8008f82:	f004 fca9 	bl	800d8d8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8008f86:	6878      	ldr	r0, [r7, #4]
 8008f88:	f007 fed3 	bl	8010d32 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	695a      	ldr	r2, [r3, #20]
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8008f9a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	4618      	mov	r0, r3
 8008fa2:	f005 fe06 	bl	800ebb2 <USB_ReadInterrupts>
 8008fa6:	4603      	mov	r3, r0
 8008fa8:	f003 0308 	and.w	r3, r3, #8
 8008fac:	2b08      	cmp	r3, #8
 8008fae:	d10a      	bne.n	8008fc6 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8008fb0:	6878      	ldr	r0, [r7, #4]
 8008fb2:	f007 feb0 	bl	8010d16 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	695a      	ldr	r2, [r3, #20]
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	f002 0208 	and.w	r2, r2, #8
 8008fc4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	4618      	mov	r0, r3
 8008fcc:	f005 fdf1 	bl	800ebb2 <USB_ReadInterrupts>
 8008fd0:	4603      	mov	r3, r0
 8008fd2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008fd6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008fda:	d10f      	bne.n	8008ffc <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8008fdc:	2300      	movs	r3, #0
 8008fde:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8008fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fe2:	b2db      	uxtb	r3, r3
 8008fe4:	4619      	mov	r1, r3
 8008fe6:	6878      	ldr	r0, [r7, #4]
 8008fe8:	f007 ff12 	bl	8010e10 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	695a      	ldr	r2, [r3, #20]
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8008ffa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	4618      	mov	r0, r3
 8009002:	f005 fdd6 	bl	800ebb2 <USB_ReadInterrupts>
 8009006:	4603      	mov	r3, r0
 8009008:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800900c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009010:	d10f      	bne.n	8009032 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8009012:	2300      	movs	r3, #0
 8009014:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8009016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009018:	b2db      	uxtb	r3, r3
 800901a:	4619      	mov	r1, r3
 800901c:	6878      	ldr	r0, [r7, #4]
 800901e:	f007 fee5 	bl	8010dec <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	695a      	ldr	r2, [r3, #20]
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8009030:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	4618      	mov	r0, r3
 8009038:	f005 fdbb 	bl	800ebb2 <USB_ReadInterrupts>
 800903c:	4603      	mov	r3, r0
 800903e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009042:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009046:	d10a      	bne.n	800905e <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8009048:	6878      	ldr	r0, [r7, #4]
 800904a:	f007 fef3 	bl	8010e34 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	695a      	ldr	r2, [r3, #20]
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800905c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	4618      	mov	r0, r3
 8009064:	f005 fda5 	bl	800ebb2 <USB_ReadInterrupts>
 8009068:	4603      	mov	r3, r0
 800906a:	f003 0304 	and.w	r3, r3, #4
 800906e:	2b04      	cmp	r3, #4
 8009070:	d115      	bne.n	800909e <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	685b      	ldr	r3, [r3, #4]
 8009078:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800907a:	69bb      	ldr	r3, [r7, #24]
 800907c:	f003 0304 	and.w	r3, r3, #4
 8009080:	2b00      	cmp	r3, #0
 8009082:	d002      	beq.n	800908a <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8009084:	6878      	ldr	r0, [r7, #4]
 8009086:	f007 fee3 	bl	8010e50 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	6859      	ldr	r1, [r3, #4]
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	69ba      	ldr	r2, [r7, #24]
 8009096:	430a      	orrs	r2, r1
 8009098:	605a      	str	r2, [r3, #4]
 800909a:	e000      	b.n	800909e <HAL_PCD_IRQHandler+0x75e>
      return;
 800909c:	bf00      	nop
    }
  }
}
 800909e:	3734      	adds	r7, #52	; 0x34
 80090a0:	46bd      	mov	sp, r7
 80090a2:	bd90      	pop	{r4, r7, pc}

080090a4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	b082      	sub	sp, #8
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	6078      	str	r0, [r7, #4]
 80090ac:	460b      	mov	r3, r1
 80090ae:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80090b6:	2b01      	cmp	r3, #1
 80090b8:	d101      	bne.n	80090be <HAL_PCD_SetAddress+0x1a>
 80090ba:	2302      	movs	r3, #2
 80090bc:	e013      	b.n	80090e6 <HAL_PCD_SetAddress+0x42>
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	2201      	movs	r2, #1
 80090c2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	78fa      	ldrb	r2, [r7, #3]
 80090ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	78fa      	ldrb	r2, [r7, #3]
 80090d4:	4611      	mov	r1, r2
 80090d6:	4618      	mov	r0, r3
 80090d8:	f005 fd03 	bl	800eae2 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	2200      	movs	r2, #0
 80090e0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80090e4:	2300      	movs	r3, #0
}
 80090e6:	4618      	mov	r0, r3
 80090e8:	3708      	adds	r7, #8
 80090ea:	46bd      	mov	sp, r7
 80090ec:	bd80      	pop	{r7, pc}

080090ee <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80090ee:	b580      	push	{r7, lr}
 80090f0:	b084      	sub	sp, #16
 80090f2:	af00      	add	r7, sp, #0
 80090f4:	6078      	str	r0, [r7, #4]
 80090f6:	4608      	mov	r0, r1
 80090f8:	4611      	mov	r1, r2
 80090fa:	461a      	mov	r2, r3
 80090fc:	4603      	mov	r3, r0
 80090fe:	70fb      	strb	r3, [r7, #3]
 8009100:	460b      	mov	r3, r1
 8009102:	803b      	strh	r3, [r7, #0]
 8009104:	4613      	mov	r3, r2
 8009106:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8009108:	2300      	movs	r3, #0
 800910a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800910c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009110:	2b00      	cmp	r3, #0
 8009112:	da0f      	bge.n	8009134 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009114:	78fb      	ldrb	r3, [r7, #3]
 8009116:	f003 020f 	and.w	r2, r3, #15
 800911a:	4613      	mov	r3, r2
 800911c:	00db      	lsls	r3, r3, #3
 800911e:	1a9b      	subs	r3, r3, r2
 8009120:	009b      	lsls	r3, r3, #2
 8009122:	3338      	adds	r3, #56	; 0x38
 8009124:	687a      	ldr	r2, [r7, #4]
 8009126:	4413      	add	r3, r2
 8009128:	3304      	adds	r3, #4
 800912a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	2201      	movs	r2, #1
 8009130:	705a      	strb	r2, [r3, #1]
 8009132:	e00f      	b.n	8009154 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009134:	78fb      	ldrb	r3, [r7, #3]
 8009136:	f003 020f 	and.w	r2, r3, #15
 800913a:	4613      	mov	r3, r2
 800913c:	00db      	lsls	r3, r3, #3
 800913e:	1a9b      	subs	r3, r3, r2
 8009140:	009b      	lsls	r3, r3, #2
 8009142:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009146:	687a      	ldr	r2, [r7, #4]
 8009148:	4413      	add	r3, r2
 800914a:	3304      	adds	r3, #4
 800914c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	2200      	movs	r2, #0
 8009152:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8009154:	78fb      	ldrb	r3, [r7, #3]
 8009156:	f003 030f 	and.w	r3, r3, #15
 800915a:	b2da      	uxtb	r2, r3
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8009160:	883a      	ldrh	r2, [r7, #0]
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	78ba      	ldrb	r2, [r7, #2]
 800916a:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	785b      	ldrb	r3, [r3, #1]
 8009170:	2b00      	cmp	r3, #0
 8009172:	d004      	beq.n	800917e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	781b      	ldrb	r3, [r3, #0]
 8009178:	b29a      	uxth	r2, r3
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800917e:	78bb      	ldrb	r3, [r7, #2]
 8009180:	2b02      	cmp	r3, #2
 8009182:	d102      	bne.n	800918a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	2200      	movs	r2, #0
 8009188:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8009190:	2b01      	cmp	r3, #1
 8009192:	d101      	bne.n	8009198 <HAL_PCD_EP_Open+0xaa>
 8009194:	2302      	movs	r3, #2
 8009196:	e00e      	b.n	80091b6 <HAL_PCD_EP_Open+0xc8>
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	2201      	movs	r2, #1
 800919c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	68f9      	ldr	r1, [r7, #12]
 80091a6:	4618      	mov	r0, r3
 80091a8:	f004 fe6e 	bl	800de88 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2200      	movs	r2, #0
 80091b0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 80091b4:	7afb      	ldrb	r3, [r7, #11]
}
 80091b6:	4618      	mov	r0, r3
 80091b8:	3710      	adds	r7, #16
 80091ba:	46bd      	mov	sp, r7
 80091bc:	bd80      	pop	{r7, pc}

080091be <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80091be:	b580      	push	{r7, lr}
 80091c0:	b084      	sub	sp, #16
 80091c2:	af00      	add	r7, sp, #0
 80091c4:	6078      	str	r0, [r7, #4]
 80091c6:	460b      	mov	r3, r1
 80091c8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80091ca:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	da0f      	bge.n	80091f2 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80091d2:	78fb      	ldrb	r3, [r7, #3]
 80091d4:	f003 020f 	and.w	r2, r3, #15
 80091d8:	4613      	mov	r3, r2
 80091da:	00db      	lsls	r3, r3, #3
 80091dc:	1a9b      	subs	r3, r3, r2
 80091de:	009b      	lsls	r3, r3, #2
 80091e0:	3338      	adds	r3, #56	; 0x38
 80091e2:	687a      	ldr	r2, [r7, #4]
 80091e4:	4413      	add	r3, r2
 80091e6:	3304      	adds	r3, #4
 80091e8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	2201      	movs	r2, #1
 80091ee:	705a      	strb	r2, [r3, #1]
 80091f0:	e00f      	b.n	8009212 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80091f2:	78fb      	ldrb	r3, [r7, #3]
 80091f4:	f003 020f 	and.w	r2, r3, #15
 80091f8:	4613      	mov	r3, r2
 80091fa:	00db      	lsls	r3, r3, #3
 80091fc:	1a9b      	subs	r3, r3, r2
 80091fe:	009b      	lsls	r3, r3, #2
 8009200:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009204:	687a      	ldr	r2, [r7, #4]
 8009206:	4413      	add	r3, r2
 8009208:	3304      	adds	r3, #4
 800920a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	2200      	movs	r2, #0
 8009210:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8009212:	78fb      	ldrb	r3, [r7, #3]
 8009214:	f003 030f 	and.w	r3, r3, #15
 8009218:	b2da      	uxtb	r2, r3
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8009224:	2b01      	cmp	r3, #1
 8009226:	d101      	bne.n	800922c <HAL_PCD_EP_Close+0x6e>
 8009228:	2302      	movs	r3, #2
 800922a:	e00e      	b.n	800924a <HAL_PCD_EP_Close+0x8c>
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	2201      	movs	r2, #1
 8009230:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	68f9      	ldr	r1, [r7, #12]
 800923a:	4618      	mov	r0, r3
 800923c:	f004 feac 	bl	800df98 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	2200      	movs	r2, #0
 8009244:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8009248:	2300      	movs	r3, #0
}
 800924a:	4618      	mov	r0, r3
 800924c:	3710      	adds	r7, #16
 800924e:	46bd      	mov	sp, r7
 8009250:	bd80      	pop	{r7, pc}

08009252 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009252:	b580      	push	{r7, lr}
 8009254:	b086      	sub	sp, #24
 8009256:	af00      	add	r7, sp, #0
 8009258:	60f8      	str	r0, [r7, #12]
 800925a:	607a      	str	r2, [r7, #4]
 800925c:	603b      	str	r3, [r7, #0]
 800925e:	460b      	mov	r3, r1
 8009260:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009262:	7afb      	ldrb	r3, [r7, #11]
 8009264:	f003 020f 	and.w	r2, r3, #15
 8009268:	4613      	mov	r3, r2
 800926a:	00db      	lsls	r3, r3, #3
 800926c:	1a9b      	subs	r3, r3, r2
 800926e:	009b      	lsls	r3, r3, #2
 8009270:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009274:	68fa      	ldr	r2, [r7, #12]
 8009276:	4413      	add	r3, r2
 8009278:	3304      	adds	r3, #4
 800927a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800927c:	697b      	ldr	r3, [r7, #20]
 800927e:	687a      	ldr	r2, [r7, #4]
 8009280:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8009282:	697b      	ldr	r3, [r7, #20]
 8009284:	683a      	ldr	r2, [r7, #0]
 8009286:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8009288:	697b      	ldr	r3, [r7, #20]
 800928a:	2200      	movs	r2, #0
 800928c:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800928e:	697b      	ldr	r3, [r7, #20]
 8009290:	2200      	movs	r2, #0
 8009292:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009294:	7afb      	ldrb	r3, [r7, #11]
 8009296:	f003 030f 	and.w	r3, r3, #15
 800929a:	b2da      	uxtb	r2, r3
 800929c:	697b      	ldr	r3, [r7, #20]
 800929e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	691b      	ldr	r3, [r3, #16]
 80092a4:	2b01      	cmp	r3, #1
 80092a6:	d102      	bne.n	80092ae <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80092a8:	687a      	ldr	r2, [r7, #4]
 80092aa:	697b      	ldr	r3, [r7, #20]
 80092ac:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80092ae:	7afb      	ldrb	r3, [r7, #11]
 80092b0:	f003 030f 	and.w	r3, r3, #15
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d109      	bne.n	80092cc <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	6818      	ldr	r0, [r3, #0]
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	691b      	ldr	r3, [r3, #16]
 80092c0:	b2db      	uxtb	r3, r3
 80092c2:	461a      	mov	r2, r3
 80092c4:	6979      	ldr	r1, [r7, #20]
 80092c6:	f005 f987 	bl	800e5d8 <USB_EP0StartXfer>
 80092ca:	e008      	b.n	80092de <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	6818      	ldr	r0, [r3, #0]
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	691b      	ldr	r3, [r3, #16]
 80092d4:	b2db      	uxtb	r3, r3
 80092d6:	461a      	mov	r2, r3
 80092d8:	6979      	ldr	r1, [r7, #20]
 80092da:	f004 ff39 	bl	800e150 <USB_EPStartXfer>
  }

  return HAL_OK;
 80092de:	2300      	movs	r3, #0
}
 80092e0:	4618      	mov	r0, r3
 80092e2:	3718      	adds	r7, #24
 80092e4:	46bd      	mov	sp, r7
 80092e6:	bd80      	pop	{r7, pc}

080092e8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80092e8:	b480      	push	{r7}
 80092ea:	b083      	sub	sp, #12
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	6078      	str	r0, [r7, #4]
 80092f0:	460b      	mov	r3, r1
 80092f2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80092f4:	78fb      	ldrb	r3, [r7, #3]
 80092f6:	f003 020f 	and.w	r2, r3, #15
 80092fa:	6879      	ldr	r1, [r7, #4]
 80092fc:	4613      	mov	r3, r2
 80092fe:	00db      	lsls	r3, r3, #3
 8009300:	1a9b      	subs	r3, r3, r2
 8009302:	009b      	lsls	r3, r3, #2
 8009304:	440b      	add	r3, r1
 8009306:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800930a:	681b      	ldr	r3, [r3, #0]
}
 800930c:	4618      	mov	r0, r3
 800930e:	370c      	adds	r7, #12
 8009310:	46bd      	mov	sp, r7
 8009312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009316:	4770      	bx	lr

08009318 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009318:	b580      	push	{r7, lr}
 800931a:	b086      	sub	sp, #24
 800931c:	af00      	add	r7, sp, #0
 800931e:	60f8      	str	r0, [r7, #12]
 8009320:	607a      	str	r2, [r7, #4]
 8009322:	603b      	str	r3, [r7, #0]
 8009324:	460b      	mov	r3, r1
 8009326:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009328:	7afb      	ldrb	r3, [r7, #11]
 800932a:	f003 020f 	and.w	r2, r3, #15
 800932e:	4613      	mov	r3, r2
 8009330:	00db      	lsls	r3, r3, #3
 8009332:	1a9b      	subs	r3, r3, r2
 8009334:	009b      	lsls	r3, r3, #2
 8009336:	3338      	adds	r3, #56	; 0x38
 8009338:	68fa      	ldr	r2, [r7, #12]
 800933a:	4413      	add	r3, r2
 800933c:	3304      	adds	r3, #4
 800933e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009340:	697b      	ldr	r3, [r7, #20]
 8009342:	687a      	ldr	r2, [r7, #4]
 8009344:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8009346:	697b      	ldr	r3, [r7, #20]
 8009348:	683a      	ldr	r2, [r7, #0]
 800934a:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800934c:	697b      	ldr	r3, [r7, #20]
 800934e:	2200      	movs	r2, #0
 8009350:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8009352:	697b      	ldr	r3, [r7, #20]
 8009354:	2201      	movs	r2, #1
 8009356:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009358:	7afb      	ldrb	r3, [r7, #11]
 800935a:	f003 030f 	and.w	r3, r3, #15
 800935e:	b2da      	uxtb	r2, r3
 8009360:	697b      	ldr	r3, [r7, #20]
 8009362:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	691b      	ldr	r3, [r3, #16]
 8009368:	2b01      	cmp	r3, #1
 800936a:	d102      	bne.n	8009372 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800936c:	687a      	ldr	r2, [r7, #4]
 800936e:	697b      	ldr	r3, [r7, #20]
 8009370:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009372:	7afb      	ldrb	r3, [r7, #11]
 8009374:	f003 030f 	and.w	r3, r3, #15
 8009378:	2b00      	cmp	r3, #0
 800937a:	d109      	bne.n	8009390 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	6818      	ldr	r0, [r3, #0]
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	691b      	ldr	r3, [r3, #16]
 8009384:	b2db      	uxtb	r3, r3
 8009386:	461a      	mov	r2, r3
 8009388:	6979      	ldr	r1, [r7, #20]
 800938a:	f005 f925 	bl	800e5d8 <USB_EP0StartXfer>
 800938e:	e008      	b.n	80093a2 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	6818      	ldr	r0, [r3, #0]
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	691b      	ldr	r3, [r3, #16]
 8009398:	b2db      	uxtb	r3, r3
 800939a:	461a      	mov	r2, r3
 800939c:	6979      	ldr	r1, [r7, #20]
 800939e:	f004 fed7 	bl	800e150 <USB_EPStartXfer>
  }

  return HAL_OK;
 80093a2:	2300      	movs	r3, #0
}
 80093a4:	4618      	mov	r0, r3
 80093a6:	3718      	adds	r7, #24
 80093a8:	46bd      	mov	sp, r7
 80093aa:	bd80      	pop	{r7, pc}

080093ac <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80093ac:	b580      	push	{r7, lr}
 80093ae:	b084      	sub	sp, #16
 80093b0:	af00      	add	r7, sp, #0
 80093b2:	6078      	str	r0, [r7, #4]
 80093b4:	460b      	mov	r3, r1
 80093b6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80093b8:	78fb      	ldrb	r3, [r7, #3]
 80093ba:	f003 020f 	and.w	r2, r3, #15
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	685b      	ldr	r3, [r3, #4]
 80093c2:	429a      	cmp	r2, r3
 80093c4:	d901      	bls.n	80093ca <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80093c6:	2301      	movs	r3, #1
 80093c8:	e050      	b.n	800946c <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80093ca:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	da0f      	bge.n	80093f2 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80093d2:	78fb      	ldrb	r3, [r7, #3]
 80093d4:	f003 020f 	and.w	r2, r3, #15
 80093d8:	4613      	mov	r3, r2
 80093da:	00db      	lsls	r3, r3, #3
 80093dc:	1a9b      	subs	r3, r3, r2
 80093de:	009b      	lsls	r3, r3, #2
 80093e0:	3338      	adds	r3, #56	; 0x38
 80093e2:	687a      	ldr	r2, [r7, #4]
 80093e4:	4413      	add	r3, r2
 80093e6:	3304      	adds	r3, #4
 80093e8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	2201      	movs	r2, #1
 80093ee:	705a      	strb	r2, [r3, #1]
 80093f0:	e00d      	b.n	800940e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80093f2:	78fa      	ldrb	r2, [r7, #3]
 80093f4:	4613      	mov	r3, r2
 80093f6:	00db      	lsls	r3, r3, #3
 80093f8:	1a9b      	subs	r3, r3, r2
 80093fa:	009b      	lsls	r3, r3, #2
 80093fc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009400:	687a      	ldr	r2, [r7, #4]
 8009402:	4413      	add	r3, r2
 8009404:	3304      	adds	r3, #4
 8009406:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	2200      	movs	r2, #0
 800940c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	2201      	movs	r2, #1
 8009412:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009414:	78fb      	ldrb	r3, [r7, #3]
 8009416:	f003 030f 	and.w	r3, r3, #15
 800941a:	b2da      	uxtb	r2, r3
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8009426:	2b01      	cmp	r3, #1
 8009428:	d101      	bne.n	800942e <HAL_PCD_EP_SetStall+0x82>
 800942a:	2302      	movs	r3, #2
 800942c:	e01e      	b.n	800946c <HAL_PCD_EP_SetStall+0xc0>
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	2201      	movs	r2, #1
 8009432:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	68f9      	ldr	r1, [r7, #12]
 800943c:	4618      	mov	r0, r3
 800943e:	f005 fa7c 	bl	800e93a <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009442:	78fb      	ldrb	r3, [r7, #3]
 8009444:	f003 030f 	and.w	r3, r3, #15
 8009448:	2b00      	cmp	r3, #0
 800944a:	d10a      	bne.n	8009462 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	6818      	ldr	r0, [r3, #0]
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	691b      	ldr	r3, [r3, #16]
 8009454:	b2d9      	uxtb	r1, r3
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800945c:	461a      	mov	r2, r3
 800945e:	f005 fc6d 	bl	800ed3c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	2200      	movs	r2, #0
 8009466:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800946a:	2300      	movs	r3, #0
}
 800946c:	4618      	mov	r0, r3
 800946e:	3710      	adds	r7, #16
 8009470:	46bd      	mov	sp, r7
 8009472:	bd80      	pop	{r7, pc}

08009474 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009474:	b580      	push	{r7, lr}
 8009476:	b084      	sub	sp, #16
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
 800947c:	460b      	mov	r3, r1
 800947e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8009480:	78fb      	ldrb	r3, [r7, #3]
 8009482:	f003 020f 	and.w	r2, r3, #15
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	685b      	ldr	r3, [r3, #4]
 800948a:	429a      	cmp	r2, r3
 800948c:	d901      	bls.n	8009492 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800948e:	2301      	movs	r3, #1
 8009490:	e042      	b.n	8009518 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009492:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009496:	2b00      	cmp	r3, #0
 8009498:	da0f      	bge.n	80094ba <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800949a:	78fb      	ldrb	r3, [r7, #3]
 800949c:	f003 020f 	and.w	r2, r3, #15
 80094a0:	4613      	mov	r3, r2
 80094a2:	00db      	lsls	r3, r3, #3
 80094a4:	1a9b      	subs	r3, r3, r2
 80094a6:	009b      	lsls	r3, r3, #2
 80094a8:	3338      	adds	r3, #56	; 0x38
 80094aa:	687a      	ldr	r2, [r7, #4]
 80094ac:	4413      	add	r3, r2
 80094ae:	3304      	adds	r3, #4
 80094b0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	2201      	movs	r2, #1
 80094b6:	705a      	strb	r2, [r3, #1]
 80094b8:	e00f      	b.n	80094da <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80094ba:	78fb      	ldrb	r3, [r7, #3]
 80094bc:	f003 020f 	and.w	r2, r3, #15
 80094c0:	4613      	mov	r3, r2
 80094c2:	00db      	lsls	r3, r3, #3
 80094c4:	1a9b      	subs	r3, r3, r2
 80094c6:	009b      	lsls	r3, r3, #2
 80094c8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80094cc:	687a      	ldr	r2, [r7, #4]
 80094ce:	4413      	add	r3, r2
 80094d0:	3304      	adds	r3, #4
 80094d2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	2200      	movs	r2, #0
 80094d8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	2200      	movs	r2, #0
 80094de:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80094e0:	78fb      	ldrb	r3, [r7, #3]
 80094e2:	f003 030f 	and.w	r3, r3, #15
 80094e6:	b2da      	uxtb	r2, r3
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80094f2:	2b01      	cmp	r3, #1
 80094f4:	d101      	bne.n	80094fa <HAL_PCD_EP_ClrStall+0x86>
 80094f6:	2302      	movs	r3, #2
 80094f8:	e00e      	b.n	8009518 <HAL_PCD_EP_ClrStall+0xa4>
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	2201      	movs	r2, #1
 80094fe:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	68f9      	ldr	r1, [r7, #12]
 8009508:	4618      	mov	r0, r3
 800950a:	f005 fa84 	bl	800ea16 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	2200      	movs	r2, #0
 8009512:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8009516:	2300      	movs	r3, #0
}
 8009518:	4618      	mov	r0, r3
 800951a:	3710      	adds	r7, #16
 800951c:	46bd      	mov	sp, r7
 800951e:	bd80      	pop	{r7, pc}

08009520 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009520:	b580      	push	{r7, lr}
 8009522:	b08a      	sub	sp, #40	; 0x28
 8009524:	af02      	add	r7, sp, #8
 8009526:	6078      	str	r0, [r7, #4]
 8009528:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009530:	697b      	ldr	r3, [r7, #20]
 8009532:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8009534:	683a      	ldr	r2, [r7, #0]
 8009536:	4613      	mov	r3, r2
 8009538:	00db      	lsls	r3, r3, #3
 800953a:	1a9b      	subs	r3, r3, r2
 800953c:	009b      	lsls	r3, r3, #2
 800953e:	3338      	adds	r3, #56	; 0x38
 8009540:	687a      	ldr	r2, [r7, #4]
 8009542:	4413      	add	r3, r2
 8009544:	3304      	adds	r3, #4
 8009546:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	699a      	ldr	r2, [r3, #24]
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	695b      	ldr	r3, [r3, #20]
 8009550:	429a      	cmp	r2, r3
 8009552:	d901      	bls.n	8009558 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8009554:	2301      	movs	r3, #1
 8009556:	e06c      	b.n	8009632 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	695a      	ldr	r2, [r3, #20]
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	699b      	ldr	r3, [r3, #24]
 8009560:	1ad3      	subs	r3, r2, r3
 8009562:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	689b      	ldr	r3, [r3, #8]
 8009568:	69fa      	ldr	r2, [r7, #28]
 800956a:	429a      	cmp	r2, r3
 800956c:	d902      	bls.n	8009574 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	689b      	ldr	r3, [r3, #8]
 8009572:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8009574:	69fb      	ldr	r3, [r7, #28]
 8009576:	3303      	adds	r3, #3
 8009578:	089b      	lsrs	r3, r3, #2
 800957a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800957c:	e02b      	b.n	80095d6 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	695a      	ldr	r2, [r3, #20]
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	699b      	ldr	r3, [r3, #24]
 8009586:	1ad3      	subs	r3, r2, r3
 8009588:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	689b      	ldr	r3, [r3, #8]
 800958e:	69fa      	ldr	r2, [r7, #28]
 8009590:	429a      	cmp	r2, r3
 8009592:	d902      	bls.n	800959a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	689b      	ldr	r3, [r3, #8]
 8009598:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800959a:	69fb      	ldr	r3, [r7, #28]
 800959c:	3303      	adds	r3, #3
 800959e:	089b      	lsrs	r3, r3, #2
 80095a0:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	68d9      	ldr	r1, [r3, #12]
 80095a6:	683b      	ldr	r3, [r7, #0]
 80095a8:	b2da      	uxtb	r2, r3
 80095aa:	69fb      	ldr	r3, [r7, #28]
 80095ac:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80095b2:	b2db      	uxtb	r3, r3
 80095b4:	9300      	str	r3, [sp, #0]
 80095b6:	4603      	mov	r3, r0
 80095b8:	6978      	ldr	r0, [r7, #20]
 80095ba:	f005 f960 	bl	800e87e <USB_WritePacket>

    ep->xfer_buff  += len;
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	68da      	ldr	r2, [r3, #12]
 80095c2:	69fb      	ldr	r3, [r7, #28]
 80095c4:	441a      	add	r2, r3
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	699a      	ldr	r2, [r3, #24]
 80095ce:	69fb      	ldr	r3, [r7, #28]
 80095d0:	441a      	add	r2, r3
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80095d6:	683b      	ldr	r3, [r7, #0]
 80095d8:	015a      	lsls	r2, r3, #5
 80095da:	693b      	ldr	r3, [r7, #16]
 80095dc:	4413      	add	r3, r2
 80095de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80095e2:	699b      	ldr	r3, [r3, #24]
 80095e4:	b29b      	uxth	r3, r3
 80095e6:	69ba      	ldr	r2, [r7, #24]
 80095e8:	429a      	cmp	r2, r3
 80095ea:	d809      	bhi.n	8009600 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	699a      	ldr	r2, [r3, #24]
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80095f4:	429a      	cmp	r2, r3
 80095f6:	d203      	bcs.n	8009600 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	695b      	ldr	r3, [r3, #20]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d1be      	bne.n	800957e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	695a      	ldr	r2, [r3, #20]
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	699b      	ldr	r3, [r3, #24]
 8009608:	429a      	cmp	r2, r3
 800960a:	d811      	bhi.n	8009630 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800960c:	683b      	ldr	r3, [r7, #0]
 800960e:	f003 030f 	and.w	r3, r3, #15
 8009612:	2201      	movs	r2, #1
 8009614:	fa02 f303 	lsl.w	r3, r2, r3
 8009618:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800961a:	693b      	ldr	r3, [r7, #16]
 800961c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009620:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009622:	68bb      	ldr	r3, [r7, #8]
 8009624:	43db      	mvns	r3, r3
 8009626:	6939      	ldr	r1, [r7, #16]
 8009628:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800962c:	4013      	ands	r3, r2
 800962e:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8009630:	2300      	movs	r3, #0
}
 8009632:	4618      	mov	r0, r3
 8009634:	3720      	adds	r7, #32
 8009636:	46bd      	mov	sp, r7
 8009638:	bd80      	pop	{r7, pc}
	...

0800963c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800963c:	b580      	push	{r7, lr}
 800963e:	b086      	sub	sp, #24
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
 8009644:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800964c:	697b      	ldr	r3, [r7, #20]
 800964e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009650:	697b      	ldr	r3, [r7, #20]
 8009652:	333c      	adds	r3, #60	; 0x3c
 8009654:	3304      	adds	r3, #4
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800965a:	683b      	ldr	r3, [r7, #0]
 800965c:	015a      	lsls	r2, r3, #5
 800965e:	693b      	ldr	r3, [r7, #16]
 8009660:	4413      	add	r3, r2
 8009662:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009666:	689b      	ldr	r3, [r3, #8]
 8009668:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	691b      	ldr	r3, [r3, #16]
 800966e:	2b01      	cmp	r3, #1
 8009670:	f040 80a0 	bne.w	80097b4 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8009674:	68bb      	ldr	r3, [r7, #8]
 8009676:	f003 0308 	and.w	r3, r3, #8
 800967a:	2b00      	cmp	r3, #0
 800967c:	d015      	beq.n	80096aa <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	4a72      	ldr	r2, [pc, #456]	; (800984c <PCD_EP_OutXfrComplete_int+0x210>)
 8009682:	4293      	cmp	r3, r2
 8009684:	f240 80dd 	bls.w	8009842 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009688:	68bb      	ldr	r3, [r7, #8]
 800968a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800968e:	2b00      	cmp	r3, #0
 8009690:	f000 80d7 	beq.w	8009842 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009694:	683b      	ldr	r3, [r7, #0]
 8009696:	015a      	lsls	r2, r3, #5
 8009698:	693b      	ldr	r3, [r7, #16]
 800969a:	4413      	add	r3, r2
 800969c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80096a0:	461a      	mov	r2, r3
 80096a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80096a6:	6093      	str	r3, [r2, #8]
 80096a8:	e0cb      	b.n	8009842 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80096aa:	68bb      	ldr	r3, [r7, #8]
 80096ac:	f003 0320 	and.w	r3, r3, #32
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d009      	beq.n	80096c8 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80096b4:	683b      	ldr	r3, [r7, #0]
 80096b6:	015a      	lsls	r2, r3, #5
 80096b8:	693b      	ldr	r3, [r7, #16]
 80096ba:	4413      	add	r3, r2
 80096bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80096c0:	461a      	mov	r2, r3
 80096c2:	2320      	movs	r3, #32
 80096c4:	6093      	str	r3, [r2, #8]
 80096c6:	e0bc      	b.n	8009842 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80096c8:	68bb      	ldr	r3, [r7, #8]
 80096ca:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	f040 80b7 	bne.w	8009842 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	4a5d      	ldr	r2, [pc, #372]	; (800984c <PCD_EP_OutXfrComplete_int+0x210>)
 80096d8:	4293      	cmp	r3, r2
 80096da:	d90f      	bls.n	80096fc <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80096dc:	68bb      	ldr	r3, [r7, #8]
 80096de:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d00a      	beq.n	80096fc <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80096e6:	683b      	ldr	r3, [r7, #0]
 80096e8:	015a      	lsls	r2, r3, #5
 80096ea:	693b      	ldr	r3, [r7, #16]
 80096ec:	4413      	add	r3, r2
 80096ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80096f2:	461a      	mov	r2, r3
 80096f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80096f8:	6093      	str	r3, [r2, #8]
 80096fa:	e0a2      	b.n	8009842 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 80096fc:	6879      	ldr	r1, [r7, #4]
 80096fe:	683a      	ldr	r2, [r7, #0]
 8009700:	4613      	mov	r3, r2
 8009702:	00db      	lsls	r3, r3, #3
 8009704:	1a9b      	subs	r3, r3, r2
 8009706:	009b      	lsls	r3, r3, #2
 8009708:	440b      	add	r3, r1
 800970a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800970e:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8009710:	683b      	ldr	r3, [r7, #0]
 8009712:	0159      	lsls	r1, r3, #5
 8009714:	693b      	ldr	r3, [r7, #16]
 8009716:	440b      	add	r3, r1
 8009718:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800971c:	691b      	ldr	r3, [r3, #16]
 800971e:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8009722:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8009724:	6878      	ldr	r0, [r7, #4]
 8009726:	683a      	ldr	r2, [r7, #0]
 8009728:	4613      	mov	r3, r2
 800972a:	00db      	lsls	r3, r3, #3
 800972c:	1a9b      	subs	r3, r3, r2
 800972e:	009b      	lsls	r3, r3, #2
 8009730:	4403      	add	r3, r0
 8009732:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8009736:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8009738:	6879      	ldr	r1, [r7, #4]
 800973a:	683a      	ldr	r2, [r7, #0]
 800973c:	4613      	mov	r3, r2
 800973e:	00db      	lsls	r3, r3, #3
 8009740:	1a9b      	subs	r3, r3, r2
 8009742:	009b      	lsls	r3, r3, #2
 8009744:	440b      	add	r3, r1
 8009746:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800974a:	6819      	ldr	r1, [r3, #0]
 800974c:	6878      	ldr	r0, [r7, #4]
 800974e:	683a      	ldr	r2, [r7, #0]
 8009750:	4613      	mov	r3, r2
 8009752:	00db      	lsls	r3, r3, #3
 8009754:	1a9b      	subs	r3, r3, r2
 8009756:	009b      	lsls	r3, r3, #2
 8009758:	4403      	add	r3, r0
 800975a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	4419      	add	r1, r3
 8009762:	6878      	ldr	r0, [r7, #4]
 8009764:	683a      	ldr	r2, [r7, #0]
 8009766:	4613      	mov	r3, r2
 8009768:	00db      	lsls	r3, r3, #3
 800976a:	1a9b      	subs	r3, r3, r2
 800976c:	009b      	lsls	r3, r3, #2
 800976e:	4403      	add	r3, r0
 8009770:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009774:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8009776:	683b      	ldr	r3, [r7, #0]
 8009778:	2b00      	cmp	r3, #0
 800977a:	d114      	bne.n	80097a6 <PCD_EP_OutXfrComplete_int+0x16a>
 800977c:	6879      	ldr	r1, [r7, #4]
 800977e:	683a      	ldr	r2, [r7, #0]
 8009780:	4613      	mov	r3, r2
 8009782:	00db      	lsls	r3, r3, #3
 8009784:	1a9b      	subs	r3, r3, r2
 8009786:	009b      	lsls	r3, r3, #2
 8009788:	440b      	add	r3, r1
 800978a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	2b00      	cmp	r3, #0
 8009792:	d108      	bne.n	80097a6 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	6818      	ldr	r0, [r3, #0]
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800979e:	461a      	mov	r2, r3
 80097a0:	2101      	movs	r1, #1
 80097a2:	f005 facb 	bl	800ed3c <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80097a6:	683b      	ldr	r3, [r7, #0]
 80097a8:	b2db      	uxtb	r3, r3
 80097aa:	4619      	mov	r1, r3
 80097ac:	6878      	ldr	r0, [r7, #4]
 80097ae:	f007 fa7d 	bl	8010cac <HAL_PCD_DataOutStageCallback>
 80097b2:	e046      	b.n	8009842 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	4a26      	ldr	r2, [pc, #152]	; (8009850 <PCD_EP_OutXfrComplete_int+0x214>)
 80097b8:	4293      	cmp	r3, r2
 80097ba:	d124      	bne.n	8009806 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80097bc:	68bb      	ldr	r3, [r7, #8]
 80097be:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d00a      	beq.n	80097dc <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80097c6:	683b      	ldr	r3, [r7, #0]
 80097c8:	015a      	lsls	r2, r3, #5
 80097ca:	693b      	ldr	r3, [r7, #16]
 80097cc:	4413      	add	r3, r2
 80097ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80097d2:	461a      	mov	r2, r3
 80097d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80097d8:	6093      	str	r3, [r2, #8]
 80097da:	e032      	b.n	8009842 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80097dc:	68bb      	ldr	r3, [r7, #8]
 80097de:	f003 0320 	and.w	r3, r3, #32
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d008      	beq.n	80097f8 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80097e6:	683b      	ldr	r3, [r7, #0]
 80097e8:	015a      	lsls	r2, r3, #5
 80097ea:	693b      	ldr	r3, [r7, #16]
 80097ec:	4413      	add	r3, r2
 80097ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80097f2:	461a      	mov	r2, r3
 80097f4:	2320      	movs	r3, #32
 80097f6:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80097f8:	683b      	ldr	r3, [r7, #0]
 80097fa:	b2db      	uxtb	r3, r3
 80097fc:	4619      	mov	r1, r3
 80097fe:	6878      	ldr	r0, [r7, #4]
 8009800:	f007 fa54 	bl	8010cac <HAL_PCD_DataOutStageCallback>
 8009804:	e01d      	b.n	8009842 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8009806:	683b      	ldr	r3, [r7, #0]
 8009808:	2b00      	cmp	r3, #0
 800980a:	d114      	bne.n	8009836 <PCD_EP_OutXfrComplete_int+0x1fa>
 800980c:	6879      	ldr	r1, [r7, #4]
 800980e:	683a      	ldr	r2, [r7, #0]
 8009810:	4613      	mov	r3, r2
 8009812:	00db      	lsls	r3, r3, #3
 8009814:	1a9b      	subs	r3, r3, r2
 8009816:	009b      	lsls	r3, r3, #2
 8009818:	440b      	add	r3, r1
 800981a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	2b00      	cmp	r3, #0
 8009822:	d108      	bne.n	8009836 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	6818      	ldr	r0, [r3, #0]
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800982e:	461a      	mov	r2, r3
 8009830:	2100      	movs	r1, #0
 8009832:	f005 fa83 	bl	800ed3c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009836:	683b      	ldr	r3, [r7, #0]
 8009838:	b2db      	uxtb	r3, r3
 800983a:	4619      	mov	r1, r3
 800983c:	6878      	ldr	r0, [r7, #4]
 800983e:	f007 fa35 	bl	8010cac <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8009842:	2300      	movs	r3, #0
}
 8009844:	4618      	mov	r0, r3
 8009846:	3718      	adds	r7, #24
 8009848:	46bd      	mov	sp, r7
 800984a:	bd80      	pop	{r7, pc}
 800984c:	4f54300a 	.word	0x4f54300a
 8009850:	4f54310a 	.word	0x4f54310a

08009854 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009854:	b580      	push	{r7, lr}
 8009856:	b086      	sub	sp, #24
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]
 800985c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009864:	697b      	ldr	r3, [r7, #20]
 8009866:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009868:	697b      	ldr	r3, [r7, #20]
 800986a:	333c      	adds	r3, #60	; 0x3c
 800986c:	3304      	adds	r3, #4
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009872:	683b      	ldr	r3, [r7, #0]
 8009874:	015a      	lsls	r2, r3, #5
 8009876:	693b      	ldr	r3, [r7, #16]
 8009878:	4413      	add	r3, r2
 800987a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800987e:	689b      	ldr	r3, [r3, #8]
 8009880:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	4a15      	ldr	r2, [pc, #84]	; (80098dc <PCD_EP_OutSetupPacket_int+0x88>)
 8009886:	4293      	cmp	r3, r2
 8009888:	d90e      	bls.n	80098a8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800988a:	68bb      	ldr	r3, [r7, #8]
 800988c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009890:	2b00      	cmp	r3, #0
 8009892:	d009      	beq.n	80098a8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009894:	683b      	ldr	r3, [r7, #0]
 8009896:	015a      	lsls	r2, r3, #5
 8009898:	693b      	ldr	r3, [r7, #16]
 800989a:	4413      	add	r3, r2
 800989c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098a0:	461a      	mov	r2, r3
 80098a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80098a6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80098a8:	6878      	ldr	r0, [r7, #4]
 80098aa:	f007 f9ed 	bl	8010c88 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	4a0a      	ldr	r2, [pc, #40]	; (80098dc <PCD_EP_OutSetupPacket_int+0x88>)
 80098b2:	4293      	cmp	r3, r2
 80098b4:	d90c      	bls.n	80098d0 <PCD_EP_OutSetupPacket_int+0x7c>
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	691b      	ldr	r3, [r3, #16]
 80098ba:	2b01      	cmp	r3, #1
 80098bc:	d108      	bne.n	80098d0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	6818      	ldr	r0, [r3, #0]
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80098c8:	461a      	mov	r2, r3
 80098ca:	2101      	movs	r1, #1
 80098cc:	f005 fa36 	bl	800ed3c <USB_EP0_OutStart>
  }

  return HAL_OK;
 80098d0:	2300      	movs	r3, #0
}
 80098d2:	4618      	mov	r0, r3
 80098d4:	3718      	adds	r7, #24
 80098d6:	46bd      	mov	sp, r7
 80098d8:	bd80      	pop	{r7, pc}
 80098da:	bf00      	nop
 80098dc:	4f54300a 	.word	0x4f54300a

080098e0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80098e0:	b480      	push	{r7}
 80098e2:	b085      	sub	sp, #20
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	6078      	str	r0, [r7, #4]
 80098e8:	460b      	mov	r3, r1
 80098ea:	70fb      	strb	r3, [r7, #3]
 80098ec:	4613      	mov	r3, r2
 80098ee:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098f6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80098f8:	78fb      	ldrb	r3, [r7, #3]
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d107      	bne.n	800990e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80098fe:	883b      	ldrh	r3, [r7, #0]
 8009900:	0419      	lsls	r1, r3, #16
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	68ba      	ldr	r2, [r7, #8]
 8009908:	430a      	orrs	r2, r1
 800990a:	629a      	str	r2, [r3, #40]	; 0x28
 800990c:	e028      	b.n	8009960 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009914:	0c1b      	lsrs	r3, r3, #16
 8009916:	68ba      	ldr	r2, [r7, #8]
 8009918:	4413      	add	r3, r2
 800991a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800991c:	2300      	movs	r3, #0
 800991e:	73fb      	strb	r3, [r7, #15]
 8009920:	e00d      	b.n	800993e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	681a      	ldr	r2, [r3, #0]
 8009926:	7bfb      	ldrb	r3, [r7, #15]
 8009928:	3340      	adds	r3, #64	; 0x40
 800992a:	009b      	lsls	r3, r3, #2
 800992c:	4413      	add	r3, r2
 800992e:	685b      	ldr	r3, [r3, #4]
 8009930:	0c1b      	lsrs	r3, r3, #16
 8009932:	68ba      	ldr	r2, [r7, #8]
 8009934:	4413      	add	r3, r2
 8009936:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009938:	7bfb      	ldrb	r3, [r7, #15]
 800993a:	3301      	adds	r3, #1
 800993c:	73fb      	strb	r3, [r7, #15]
 800993e:	7bfa      	ldrb	r2, [r7, #15]
 8009940:	78fb      	ldrb	r3, [r7, #3]
 8009942:	3b01      	subs	r3, #1
 8009944:	429a      	cmp	r2, r3
 8009946:	d3ec      	bcc.n	8009922 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8009948:	883b      	ldrh	r3, [r7, #0]
 800994a:	0418      	lsls	r0, r3, #16
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	6819      	ldr	r1, [r3, #0]
 8009950:	78fb      	ldrb	r3, [r7, #3]
 8009952:	3b01      	subs	r3, #1
 8009954:	68ba      	ldr	r2, [r7, #8]
 8009956:	4302      	orrs	r2, r0
 8009958:	3340      	adds	r3, #64	; 0x40
 800995a:	009b      	lsls	r3, r3, #2
 800995c:	440b      	add	r3, r1
 800995e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8009960:	2300      	movs	r3, #0
}
 8009962:	4618      	mov	r0, r3
 8009964:	3714      	adds	r7, #20
 8009966:	46bd      	mov	sp, r7
 8009968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800996c:	4770      	bx	lr

0800996e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800996e:	b480      	push	{r7}
 8009970:	b083      	sub	sp, #12
 8009972:	af00      	add	r7, sp, #0
 8009974:	6078      	str	r0, [r7, #4]
 8009976:	460b      	mov	r3, r1
 8009978:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	887a      	ldrh	r2, [r7, #2]
 8009980:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8009982:	2300      	movs	r3, #0
}
 8009984:	4618      	mov	r0, r3
 8009986:	370c      	adds	r7, #12
 8009988:	46bd      	mov	sp, r7
 800998a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800998e:	4770      	bx	lr

08009990 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8009990:	b480      	push	{r7}
 8009992:	b083      	sub	sp, #12
 8009994:	af00      	add	r7, sp, #0
 8009996:	6078      	str	r0, [r7, #4]
 8009998:	460b      	mov	r3, r1
 800999a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800999c:	bf00      	nop
 800999e:	370c      	adds	r7, #12
 80099a0:	46bd      	mov	sp, r7
 80099a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a6:	4770      	bx	lr

080099a8 <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 80099a8:	b480      	push	{r7}
 80099aa:	b083      	sub	sp, #12
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  

  /* Disable the wake up pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 80099b0:	4b06      	ldr	r3, [pc, #24]	; (80099cc <HAL_PWR_DisableWakeUpPin+0x24>)
 80099b2:	685a      	ldr	r2, [r3, #4]
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	43db      	mvns	r3, r3
 80099b8:	4904      	ldr	r1, [pc, #16]	; (80099cc <HAL_PWR_DisableWakeUpPin+0x24>)
 80099ba:	4013      	ands	r3, r2
 80099bc:	604b      	str	r3, [r1, #4]
}
 80099be:	bf00      	nop
 80099c0:	370c      	adds	r7, #12
 80099c2:	46bd      	mov	sp, r7
 80099c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c8:	4770      	bx	lr
 80099ca:	bf00      	nop
 80099cc:	40007000 	.word	0x40007000

080099d0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b086      	sub	sp, #24
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d101      	bne.n	80099e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80099de:	2301      	movs	r3, #1
 80099e0:	e25b      	b.n	8009e9a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	f003 0301 	and.w	r3, r3, #1
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d075      	beq.n	8009ada <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80099ee:	4ba3      	ldr	r3, [pc, #652]	; (8009c7c <HAL_RCC_OscConfig+0x2ac>)
 80099f0:	689b      	ldr	r3, [r3, #8]
 80099f2:	f003 030c 	and.w	r3, r3, #12
 80099f6:	2b04      	cmp	r3, #4
 80099f8:	d00c      	beq.n	8009a14 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80099fa:	4ba0      	ldr	r3, [pc, #640]	; (8009c7c <HAL_RCC_OscConfig+0x2ac>)
 80099fc:	689b      	ldr	r3, [r3, #8]
 80099fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009a02:	2b08      	cmp	r3, #8
 8009a04:	d112      	bne.n	8009a2c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009a06:	4b9d      	ldr	r3, [pc, #628]	; (8009c7c <HAL_RCC_OscConfig+0x2ac>)
 8009a08:	685b      	ldr	r3, [r3, #4]
 8009a0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009a0e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009a12:	d10b      	bne.n	8009a2c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009a14:	4b99      	ldr	r3, [pc, #612]	; (8009c7c <HAL_RCC_OscConfig+0x2ac>)
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d05b      	beq.n	8009ad8 <HAL_RCC_OscConfig+0x108>
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	685b      	ldr	r3, [r3, #4]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d157      	bne.n	8009ad8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009a28:	2301      	movs	r3, #1
 8009a2a:	e236      	b.n	8009e9a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	685b      	ldr	r3, [r3, #4]
 8009a30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009a34:	d106      	bne.n	8009a44 <HAL_RCC_OscConfig+0x74>
 8009a36:	4b91      	ldr	r3, [pc, #580]	; (8009c7c <HAL_RCC_OscConfig+0x2ac>)
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	4a90      	ldr	r2, [pc, #576]	; (8009c7c <HAL_RCC_OscConfig+0x2ac>)
 8009a3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009a40:	6013      	str	r3, [r2, #0]
 8009a42:	e01d      	b.n	8009a80 <HAL_RCC_OscConfig+0xb0>
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	685b      	ldr	r3, [r3, #4]
 8009a48:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009a4c:	d10c      	bne.n	8009a68 <HAL_RCC_OscConfig+0x98>
 8009a4e:	4b8b      	ldr	r3, [pc, #556]	; (8009c7c <HAL_RCC_OscConfig+0x2ac>)
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	4a8a      	ldr	r2, [pc, #552]	; (8009c7c <HAL_RCC_OscConfig+0x2ac>)
 8009a54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009a58:	6013      	str	r3, [r2, #0]
 8009a5a:	4b88      	ldr	r3, [pc, #544]	; (8009c7c <HAL_RCC_OscConfig+0x2ac>)
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	4a87      	ldr	r2, [pc, #540]	; (8009c7c <HAL_RCC_OscConfig+0x2ac>)
 8009a60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009a64:	6013      	str	r3, [r2, #0]
 8009a66:	e00b      	b.n	8009a80 <HAL_RCC_OscConfig+0xb0>
 8009a68:	4b84      	ldr	r3, [pc, #528]	; (8009c7c <HAL_RCC_OscConfig+0x2ac>)
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	4a83      	ldr	r2, [pc, #524]	; (8009c7c <HAL_RCC_OscConfig+0x2ac>)
 8009a6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009a72:	6013      	str	r3, [r2, #0]
 8009a74:	4b81      	ldr	r3, [pc, #516]	; (8009c7c <HAL_RCC_OscConfig+0x2ac>)
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	4a80      	ldr	r2, [pc, #512]	; (8009c7c <HAL_RCC_OscConfig+0x2ac>)
 8009a7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009a7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	685b      	ldr	r3, [r3, #4]
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d013      	beq.n	8009ab0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009a88:	f7fa fbe6 	bl	8004258 <HAL_GetTick>
 8009a8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009a8e:	e008      	b.n	8009aa2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009a90:	f7fa fbe2 	bl	8004258 <HAL_GetTick>
 8009a94:	4602      	mov	r2, r0
 8009a96:	693b      	ldr	r3, [r7, #16]
 8009a98:	1ad3      	subs	r3, r2, r3
 8009a9a:	2b64      	cmp	r3, #100	; 0x64
 8009a9c:	d901      	bls.n	8009aa2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009a9e:	2303      	movs	r3, #3
 8009aa0:	e1fb      	b.n	8009e9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009aa2:	4b76      	ldr	r3, [pc, #472]	; (8009c7c <HAL_RCC_OscConfig+0x2ac>)
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d0f0      	beq.n	8009a90 <HAL_RCC_OscConfig+0xc0>
 8009aae:	e014      	b.n	8009ada <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009ab0:	f7fa fbd2 	bl	8004258 <HAL_GetTick>
 8009ab4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009ab6:	e008      	b.n	8009aca <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009ab8:	f7fa fbce 	bl	8004258 <HAL_GetTick>
 8009abc:	4602      	mov	r2, r0
 8009abe:	693b      	ldr	r3, [r7, #16]
 8009ac0:	1ad3      	subs	r3, r2, r3
 8009ac2:	2b64      	cmp	r3, #100	; 0x64
 8009ac4:	d901      	bls.n	8009aca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009ac6:	2303      	movs	r3, #3
 8009ac8:	e1e7      	b.n	8009e9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009aca:	4b6c      	ldr	r3, [pc, #432]	; (8009c7c <HAL_RCC_OscConfig+0x2ac>)
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d1f0      	bne.n	8009ab8 <HAL_RCC_OscConfig+0xe8>
 8009ad6:	e000      	b.n	8009ada <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009ad8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	f003 0302 	and.w	r3, r3, #2
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d063      	beq.n	8009bae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009ae6:	4b65      	ldr	r3, [pc, #404]	; (8009c7c <HAL_RCC_OscConfig+0x2ac>)
 8009ae8:	689b      	ldr	r3, [r3, #8]
 8009aea:	f003 030c 	and.w	r3, r3, #12
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d00b      	beq.n	8009b0a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009af2:	4b62      	ldr	r3, [pc, #392]	; (8009c7c <HAL_RCC_OscConfig+0x2ac>)
 8009af4:	689b      	ldr	r3, [r3, #8]
 8009af6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009afa:	2b08      	cmp	r3, #8
 8009afc:	d11c      	bne.n	8009b38 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009afe:	4b5f      	ldr	r3, [pc, #380]	; (8009c7c <HAL_RCC_OscConfig+0x2ac>)
 8009b00:	685b      	ldr	r3, [r3, #4]
 8009b02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d116      	bne.n	8009b38 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009b0a:	4b5c      	ldr	r3, [pc, #368]	; (8009c7c <HAL_RCC_OscConfig+0x2ac>)
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	f003 0302 	and.w	r3, r3, #2
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d005      	beq.n	8009b22 <HAL_RCC_OscConfig+0x152>
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	68db      	ldr	r3, [r3, #12]
 8009b1a:	2b01      	cmp	r3, #1
 8009b1c:	d001      	beq.n	8009b22 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8009b1e:	2301      	movs	r3, #1
 8009b20:	e1bb      	b.n	8009e9a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009b22:	4b56      	ldr	r3, [pc, #344]	; (8009c7c <HAL_RCC_OscConfig+0x2ac>)
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	691b      	ldr	r3, [r3, #16]
 8009b2e:	00db      	lsls	r3, r3, #3
 8009b30:	4952      	ldr	r1, [pc, #328]	; (8009c7c <HAL_RCC_OscConfig+0x2ac>)
 8009b32:	4313      	orrs	r3, r2
 8009b34:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009b36:	e03a      	b.n	8009bae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	68db      	ldr	r3, [r3, #12]
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d020      	beq.n	8009b82 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009b40:	4b4f      	ldr	r3, [pc, #316]	; (8009c80 <HAL_RCC_OscConfig+0x2b0>)
 8009b42:	2201      	movs	r2, #1
 8009b44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b46:	f7fa fb87 	bl	8004258 <HAL_GetTick>
 8009b4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009b4c:	e008      	b.n	8009b60 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009b4e:	f7fa fb83 	bl	8004258 <HAL_GetTick>
 8009b52:	4602      	mov	r2, r0
 8009b54:	693b      	ldr	r3, [r7, #16]
 8009b56:	1ad3      	subs	r3, r2, r3
 8009b58:	2b02      	cmp	r3, #2
 8009b5a:	d901      	bls.n	8009b60 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009b5c:	2303      	movs	r3, #3
 8009b5e:	e19c      	b.n	8009e9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009b60:	4b46      	ldr	r3, [pc, #280]	; (8009c7c <HAL_RCC_OscConfig+0x2ac>)
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	f003 0302 	and.w	r3, r3, #2
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d0f0      	beq.n	8009b4e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009b6c:	4b43      	ldr	r3, [pc, #268]	; (8009c7c <HAL_RCC_OscConfig+0x2ac>)
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	691b      	ldr	r3, [r3, #16]
 8009b78:	00db      	lsls	r3, r3, #3
 8009b7a:	4940      	ldr	r1, [pc, #256]	; (8009c7c <HAL_RCC_OscConfig+0x2ac>)
 8009b7c:	4313      	orrs	r3, r2
 8009b7e:	600b      	str	r3, [r1, #0]
 8009b80:	e015      	b.n	8009bae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009b82:	4b3f      	ldr	r3, [pc, #252]	; (8009c80 <HAL_RCC_OscConfig+0x2b0>)
 8009b84:	2200      	movs	r2, #0
 8009b86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b88:	f7fa fb66 	bl	8004258 <HAL_GetTick>
 8009b8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009b8e:	e008      	b.n	8009ba2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009b90:	f7fa fb62 	bl	8004258 <HAL_GetTick>
 8009b94:	4602      	mov	r2, r0
 8009b96:	693b      	ldr	r3, [r7, #16]
 8009b98:	1ad3      	subs	r3, r2, r3
 8009b9a:	2b02      	cmp	r3, #2
 8009b9c:	d901      	bls.n	8009ba2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009b9e:	2303      	movs	r3, #3
 8009ba0:	e17b      	b.n	8009e9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009ba2:	4b36      	ldr	r3, [pc, #216]	; (8009c7c <HAL_RCC_OscConfig+0x2ac>)
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	f003 0302 	and.w	r3, r3, #2
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d1f0      	bne.n	8009b90 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	f003 0308 	and.w	r3, r3, #8
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d030      	beq.n	8009c1c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	695b      	ldr	r3, [r3, #20]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d016      	beq.n	8009bf0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009bc2:	4b30      	ldr	r3, [pc, #192]	; (8009c84 <HAL_RCC_OscConfig+0x2b4>)
 8009bc4:	2201      	movs	r2, #1
 8009bc6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009bc8:	f7fa fb46 	bl	8004258 <HAL_GetTick>
 8009bcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009bce:	e008      	b.n	8009be2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009bd0:	f7fa fb42 	bl	8004258 <HAL_GetTick>
 8009bd4:	4602      	mov	r2, r0
 8009bd6:	693b      	ldr	r3, [r7, #16]
 8009bd8:	1ad3      	subs	r3, r2, r3
 8009bda:	2b02      	cmp	r3, #2
 8009bdc:	d901      	bls.n	8009be2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009bde:	2303      	movs	r3, #3
 8009be0:	e15b      	b.n	8009e9a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009be2:	4b26      	ldr	r3, [pc, #152]	; (8009c7c <HAL_RCC_OscConfig+0x2ac>)
 8009be4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009be6:	f003 0302 	and.w	r3, r3, #2
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d0f0      	beq.n	8009bd0 <HAL_RCC_OscConfig+0x200>
 8009bee:	e015      	b.n	8009c1c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009bf0:	4b24      	ldr	r3, [pc, #144]	; (8009c84 <HAL_RCC_OscConfig+0x2b4>)
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009bf6:	f7fa fb2f 	bl	8004258 <HAL_GetTick>
 8009bfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009bfc:	e008      	b.n	8009c10 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009bfe:	f7fa fb2b 	bl	8004258 <HAL_GetTick>
 8009c02:	4602      	mov	r2, r0
 8009c04:	693b      	ldr	r3, [r7, #16]
 8009c06:	1ad3      	subs	r3, r2, r3
 8009c08:	2b02      	cmp	r3, #2
 8009c0a:	d901      	bls.n	8009c10 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009c0c:	2303      	movs	r3, #3
 8009c0e:	e144      	b.n	8009e9a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009c10:	4b1a      	ldr	r3, [pc, #104]	; (8009c7c <HAL_RCC_OscConfig+0x2ac>)
 8009c12:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009c14:	f003 0302 	and.w	r3, r3, #2
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d1f0      	bne.n	8009bfe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	f003 0304 	and.w	r3, r3, #4
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	f000 80a0 	beq.w	8009d6a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009c2a:	2300      	movs	r3, #0
 8009c2c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009c2e:	4b13      	ldr	r3, [pc, #76]	; (8009c7c <HAL_RCC_OscConfig+0x2ac>)
 8009c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d10f      	bne.n	8009c5a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	60bb      	str	r3, [r7, #8]
 8009c3e:	4b0f      	ldr	r3, [pc, #60]	; (8009c7c <HAL_RCC_OscConfig+0x2ac>)
 8009c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c42:	4a0e      	ldr	r2, [pc, #56]	; (8009c7c <HAL_RCC_OscConfig+0x2ac>)
 8009c44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009c48:	6413      	str	r3, [r2, #64]	; 0x40
 8009c4a:	4b0c      	ldr	r3, [pc, #48]	; (8009c7c <HAL_RCC_OscConfig+0x2ac>)
 8009c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009c52:	60bb      	str	r3, [r7, #8]
 8009c54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009c56:	2301      	movs	r3, #1
 8009c58:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009c5a:	4b0b      	ldr	r3, [pc, #44]	; (8009c88 <HAL_RCC_OscConfig+0x2b8>)
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d121      	bne.n	8009caa <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009c66:	4b08      	ldr	r3, [pc, #32]	; (8009c88 <HAL_RCC_OscConfig+0x2b8>)
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	4a07      	ldr	r2, [pc, #28]	; (8009c88 <HAL_RCC_OscConfig+0x2b8>)
 8009c6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009c70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009c72:	f7fa faf1 	bl	8004258 <HAL_GetTick>
 8009c76:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009c78:	e011      	b.n	8009c9e <HAL_RCC_OscConfig+0x2ce>
 8009c7a:	bf00      	nop
 8009c7c:	40023800 	.word	0x40023800
 8009c80:	42470000 	.word	0x42470000
 8009c84:	42470e80 	.word	0x42470e80
 8009c88:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009c8c:	f7fa fae4 	bl	8004258 <HAL_GetTick>
 8009c90:	4602      	mov	r2, r0
 8009c92:	693b      	ldr	r3, [r7, #16]
 8009c94:	1ad3      	subs	r3, r2, r3
 8009c96:	2b02      	cmp	r3, #2
 8009c98:	d901      	bls.n	8009c9e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8009c9a:	2303      	movs	r3, #3
 8009c9c:	e0fd      	b.n	8009e9a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009c9e:	4b81      	ldr	r3, [pc, #516]	; (8009ea4 <HAL_RCC_OscConfig+0x4d4>)
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d0f0      	beq.n	8009c8c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	689b      	ldr	r3, [r3, #8]
 8009cae:	2b01      	cmp	r3, #1
 8009cb0:	d106      	bne.n	8009cc0 <HAL_RCC_OscConfig+0x2f0>
 8009cb2:	4b7d      	ldr	r3, [pc, #500]	; (8009ea8 <HAL_RCC_OscConfig+0x4d8>)
 8009cb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009cb6:	4a7c      	ldr	r2, [pc, #496]	; (8009ea8 <HAL_RCC_OscConfig+0x4d8>)
 8009cb8:	f043 0301 	orr.w	r3, r3, #1
 8009cbc:	6713      	str	r3, [r2, #112]	; 0x70
 8009cbe:	e01c      	b.n	8009cfa <HAL_RCC_OscConfig+0x32a>
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	689b      	ldr	r3, [r3, #8]
 8009cc4:	2b05      	cmp	r3, #5
 8009cc6:	d10c      	bne.n	8009ce2 <HAL_RCC_OscConfig+0x312>
 8009cc8:	4b77      	ldr	r3, [pc, #476]	; (8009ea8 <HAL_RCC_OscConfig+0x4d8>)
 8009cca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ccc:	4a76      	ldr	r2, [pc, #472]	; (8009ea8 <HAL_RCC_OscConfig+0x4d8>)
 8009cce:	f043 0304 	orr.w	r3, r3, #4
 8009cd2:	6713      	str	r3, [r2, #112]	; 0x70
 8009cd4:	4b74      	ldr	r3, [pc, #464]	; (8009ea8 <HAL_RCC_OscConfig+0x4d8>)
 8009cd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009cd8:	4a73      	ldr	r2, [pc, #460]	; (8009ea8 <HAL_RCC_OscConfig+0x4d8>)
 8009cda:	f043 0301 	orr.w	r3, r3, #1
 8009cde:	6713      	str	r3, [r2, #112]	; 0x70
 8009ce0:	e00b      	b.n	8009cfa <HAL_RCC_OscConfig+0x32a>
 8009ce2:	4b71      	ldr	r3, [pc, #452]	; (8009ea8 <HAL_RCC_OscConfig+0x4d8>)
 8009ce4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ce6:	4a70      	ldr	r2, [pc, #448]	; (8009ea8 <HAL_RCC_OscConfig+0x4d8>)
 8009ce8:	f023 0301 	bic.w	r3, r3, #1
 8009cec:	6713      	str	r3, [r2, #112]	; 0x70
 8009cee:	4b6e      	ldr	r3, [pc, #440]	; (8009ea8 <HAL_RCC_OscConfig+0x4d8>)
 8009cf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009cf2:	4a6d      	ldr	r2, [pc, #436]	; (8009ea8 <HAL_RCC_OscConfig+0x4d8>)
 8009cf4:	f023 0304 	bic.w	r3, r3, #4
 8009cf8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	689b      	ldr	r3, [r3, #8]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d015      	beq.n	8009d2e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d02:	f7fa faa9 	bl	8004258 <HAL_GetTick>
 8009d06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009d08:	e00a      	b.n	8009d20 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009d0a:	f7fa faa5 	bl	8004258 <HAL_GetTick>
 8009d0e:	4602      	mov	r2, r0
 8009d10:	693b      	ldr	r3, [r7, #16]
 8009d12:	1ad3      	subs	r3, r2, r3
 8009d14:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d18:	4293      	cmp	r3, r2
 8009d1a:	d901      	bls.n	8009d20 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8009d1c:	2303      	movs	r3, #3
 8009d1e:	e0bc      	b.n	8009e9a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009d20:	4b61      	ldr	r3, [pc, #388]	; (8009ea8 <HAL_RCC_OscConfig+0x4d8>)
 8009d22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d24:	f003 0302 	and.w	r3, r3, #2
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d0ee      	beq.n	8009d0a <HAL_RCC_OscConfig+0x33a>
 8009d2c:	e014      	b.n	8009d58 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009d2e:	f7fa fa93 	bl	8004258 <HAL_GetTick>
 8009d32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009d34:	e00a      	b.n	8009d4c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009d36:	f7fa fa8f 	bl	8004258 <HAL_GetTick>
 8009d3a:	4602      	mov	r2, r0
 8009d3c:	693b      	ldr	r3, [r7, #16]
 8009d3e:	1ad3      	subs	r3, r2, r3
 8009d40:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d44:	4293      	cmp	r3, r2
 8009d46:	d901      	bls.n	8009d4c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8009d48:	2303      	movs	r3, #3
 8009d4a:	e0a6      	b.n	8009e9a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009d4c:	4b56      	ldr	r3, [pc, #344]	; (8009ea8 <HAL_RCC_OscConfig+0x4d8>)
 8009d4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d50:	f003 0302 	and.w	r3, r3, #2
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d1ee      	bne.n	8009d36 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009d58:	7dfb      	ldrb	r3, [r7, #23]
 8009d5a:	2b01      	cmp	r3, #1
 8009d5c:	d105      	bne.n	8009d6a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009d5e:	4b52      	ldr	r3, [pc, #328]	; (8009ea8 <HAL_RCC_OscConfig+0x4d8>)
 8009d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d62:	4a51      	ldr	r2, [pc, #324]	; (8009ea8 <HAL_RCC_OscConfig+0x4d8>)
 8009d64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009d68:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	699b      	ldr	r3, [r3, #24]
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	f000 8092 	beq.w	8009e98 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009d74:	4b4c      	ldr	r3, [pc, #304]	; (8009ea8 <HAL_RCC_OscConfig+0x4d8>)
 8009d76:	689b      	ldr	r3, [r3, #8]
 8009d78:	f003 030c 	and.w	r3, r3, #12
 8009d7c:	2b08      	cmp	r3, #8
 8009d7e:	d05c      	beq.n	8009e3a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	699b      	ldr	r3, [r3, #24]
 8009d84:	2b02      	cmp	r3, #2
 8009d86:	d141      	bne.n	8009e0c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009d88:	4b48      	ldr	r3, [pc, #288]	; (8009eac <HAL_RCC_OscConfig+0x4dc>)
 8009d8a:	2200      	movs	r2, #0
 8009d8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009d8e:	f7fa fa63 	bl	8004258 <HAL_GetTick>
 8009d92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009d94:	e008      	b.n	8009da8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009d96:	f7fa fa5f 	bl	8004258 <HAL_GetTick>
 8009d9a:	4602      	mov	r2, r0
 8009d9c:	693b      	ldr	r3, [r7, #16]
 8009d9e:	1ad3      	subs	r3, r2, r3
 8009da0:	2b02      	cmp	r3, #2
 8009da2:	d901      	bls.n	8009da8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8009da4:	2303      	movs	r3, #3
 8009da6:	e078      	b.n	8009e9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009da8:	4b3f      	ldr	r3, [pc, #252]	; (8009ea8 <HAL_RCC_OscConfig+0x4d8>)
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d1f0      	bne.n	8009d96 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	69da      	ldr	r2, [r3, #28]
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	6a1b      	ldr	r3, [r3, #32]
 8009dbc:	431a      	orrs	r2, r3
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dc2:	019b      	lsls	r3, r3, #6
 8009dc4:	431a      	orrs	r2, r3
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009dca:	085b      	lsrs	r3, r3, #1
 8009dcc:	3b01      	subs	r3, #1
 8009dce:	041b      	lsls	r3, r3, #16
 8009dd0:	431a      	orrs	r2, r3
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009dd6:	061b      	lsls	r3, r3, #24
 8009dd8:	4933      	ldr	r1, [pc, #204]	; (8009ea8 <HAL_RCC_OscConfig+0x4d8>)
 8009dda:	4313      	orrs	r3, r2
 8009ddc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009dde:	4b33      	ldr	r3, [pc, #204]	; (8009eac <HAL_RCC_OscConfig+0x4dc>)
 8009de0:	2201      	movs	r2, #1
 8009de2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009de4:	f7fa fa38 	bl	8004258 <HAL_GetTick>
 8009de8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009dea:	e008      	b.n	8009dfe <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009dec:	f7fa fa34 	bl	8004258 <HAL_GetTick>
 8009df0:	4602      	mov	r2, r0
 8009df2:	693b      	ldr	r3, [r7, #16]
 8009df4:	1ad3      	subs	r3, r2, r3
 8009df6:	2b02      	cmp	r3, #2
 8009df8:	d901      	bls.n	8009dfe <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8009dfa:	2303      	movs	r3, #3
 8009dfc:	e04d      	b.n	8009e9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009dfe:	4b2a      	ldr	r3, [pc, #168]	; (8009ea8 <HAL_RCC_OscConfig+0x4d8>)
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d0f0      	beq.n	8009dec <HAL_RCC_OscConfig+0x41c>
 8009e0a:	e045      	b.n	8009e98 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009e0c:	4b27      	ldr	r3, [pc, #156]	; (8009eac <HAL_RCC_OscConfig+0x4dc>)
 8009e0e:	2200      	movs	r2, #0
 8009e10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009e12:	f7fa fa21 	bl	8004258 <HAL_GetTick>
 8009e16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009e18:	e008      	b.n	8009e2c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009e1a:	f7fa fa1d 	bl	8004258 <HAL_GetTick>
 8009e1e:	4602      	mov	r2, r0
 8009e20:	693b      	ldr	r3, [r7, #16]
 8009e22:	1ad3      	subs	r3, r2, r3
 8009e24:	2b02      	cmp	r3, #2
 8009e26:	d901      	bls.n	8009e2c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8009e28:	2303      	movs	r3, #3
 8009e2a:	e036      	b.n	8009e9a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009e2c:	4b1e      	ldr	r3, [pc, #120]	; (8009ea8 <HAL_RCC_OscConfig+0x4d8>)
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d1f0      	bne.n	8009e1a <HAL_RCC_OscConfig+0x44a>
 8009e38:	e02e      	b.n	8009e98 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	699b      	ldr	r3, [r3, #24]
 8009e3e:	2b01      	cmp	r3, #1
 8009e40:	d101      	bne.n	8009e46 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8009e42:	2301      	movs	r3, #1
 8009e44:	e029      	b.n	8009e9a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009e46:	4b18      	ldr	r3, [pc, #96]	; (8009ea8 <HAL_RCC_OscConfig+0x4d8>)
 8009e48:	685b      	ldr	r3, [r3, #4]
 8009e4a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	69db      	ldr	r3, [r3, #28]
 8009e56:	429a      	cmp	r2, r3
 8009e58:	d11c      	bne.n	8009e94 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009e64:	429a      	cmp	r2, r3
 8009e66:	d115      	bne.n	8009e94 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8009e68:	68fa      	ldr	r2, [r7, #12]
 8009e6a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009e6e:	4013      	ands	r3, r2
 8009e70:	687a      	ldr	r2, [r7, #4]
 8009e72:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009e74:	4293      	cmp	r3, r2
 8009e76:	d10d      	bne.n	8009e94 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8009e82:	429a      	cmp	r2, r3
 8009e84:	d106      	bne.n	8009e94 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009e90:	429a      	cmp	r2, r3
 8009e92:	d001      	beq.n	8009e98 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8009e94:	2301      	movs	r3, #1
 8009e96:	e000      	b.n	8009e9a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8009e98:	2300      	movs	r3, #0
}
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	3718      	adds	r7, #24
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	bd80      	pop	{r7, pc}
 8009ea2:	bf00      	nop
 8009ea4:	40007000 	.word	0x40007000
 8009ea8:	40023800 	.word	0x40023800
 8009eac:	42470060 	.word	0x42470060

08009eb0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b084      	sub	sp, #16
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
 8009eb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d101      	bne.n	8009ec4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009ec0:	2301      	movs	r3, #1
 8009ec2:	e0cc      	b.n	800a05e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009ec4:	4b68      	ldr	r3, [pc, #416]	; (800a068 <HAL_RCC_ClockConfig+0x1b8>)
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	f003 030f 	and.w	r3, r3, #15
 8009ecc:	683a      	ldr	r2, [r7, #0]
 8009ece:	429a      	cmp	r2, r3
 8009ed0:	d90c      	bls.n	8009eec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009ed2:	4b65      	ldr	r3, [pc, #404]	; (800a068 <HAL_RCC_ClockConfig+0x1b8>)
 8009ed4:	683a      	ldr	r2, [r7, #0]
 8009ed6:	b2d2      	uxtb	r2, r2
 8009ed8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009eda:	4b63      	ldr	r3, [pc, #396]	; (800a068 <HAL_RCC_ClockConfig+0x1b8>)
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	f003 030f 	and.w	r3, r3, #15
 8009ee2:	683a      	ldr	r2, [r7, #0]
 8009ee4:	429a      	cmp	r2, r3
 8009ee6:	d001      	beq.n	8009eec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009ee8:	2301      	movs	r3, #1
 8009eea:	e0b8      	b.n	800a05e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	f003 0302 	and.w	r3, r3, #2
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d020      	beq.n	8009f3a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	f003 0304 	and.w	r3, r3, #4
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d005      	beq.n	8009f10 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009f04:	4b59      	ldr	r3, [pc, #356]	; (800a06c <HAL_RCC_ClockConfig+0x1bc>)
 8009f06:	689b      	ldr	r3, [r3, #8]
 8009f08:	4a58      	ldr	r2, [pc, #352]	; (800a06c <HAL_RCC_ClockConfig+0x1bc>)
 8009f0a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8009f0e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	f003 0308 	and.w	r3, r3, #8
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d005      	beq.n	8009f28 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009f1c:	4b53      	ldr	r3, [pc, #332]	; (800a06c <HAL_RCC_ClockConfig+0x1bc>)
 8009f1e:	689b      	ldr	r3, [r3, #8]
 8009f20:	4a52      	ldr	r2, [pc, #328]	; (800a06c <HAL_RCC_ClockConfig+0x1bc>)
 8009f22:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8009f26:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009f28:	4b50      	ldr	r3, [pc, #320]	; (800a06c <HAL_RCC_ClockConfig+0x1bc>)
 8009f2a:	689b      	ldr	r3, [r3, #8]
 8009f2c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	689b      	ldr	r3, [r3, #8]
 8009f34:	494d      	ldr	r1, [pc, #308]	; (800a06c <HAL_RCC_ClockConfig+0x1bc>)
 8009f36:	4313      	orrs	r3, r2
 8009f38:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	f003 0301 	and.w	r3, r3, #1
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d044      	beq.n	8009fd0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	685b      	ldr	r3, [r3, #4]
 8009f4a:	2b01      	cmp	r3, #1
 8009f4c:	d107      	bne.n	8009f5e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009f4e:	4b47      	ldr	r3, [pc, #284]	; (800a06c <HAL_RCC_ClockConfig+0x1bc>)
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d119      	bne.n	8009f8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009f5a:	2301      	movs	r3, #1
 8009f5c:	e07f      	b.n	800a05e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	685b      	ldr	r3, [r3, #4]
 8009f62:	2b02      	cmp	r3, #2
 8009f64:	d003      	beq.n	8009f6e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009f6a:	2b03      	cmp	r3, #3
 8009f6c:	d107      	bne.n	8009f7e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009f6e:	4b3f      	ldr	r3, [pc, #252]	; (800a06c <HAL_RCC_ClockConfig+0x1bc>)
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d109      	bne.n	8009f8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009f7a:	2301      	movs	r3, #1
 8009f7c:	e06f      	b.n	800a05e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009f7e:	4b3b      	ldr	r3, [pc, #236]	; (800a06c <HAL_RCC_ClockConfig+0x1bc>)
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	f003 0302 	and.w	r3, r3, #2
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d101      	bne.n	8009f8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009f8a:	2301      	movs	r3, #1
 8009f8c:	e067      	b.n	800a05e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009f8e:	4b37      	ldr	r3, [pc, #220]	; (800a06c <HAL_RCC_ClockConfig+0x1bc>)
 8009f90:	689b      	ldr	r3, [r3, #8]
 8009f92:	f023 0203 	bic.w	r2, r3, #3
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	685b      	ldr	r3, [r3, #4]
 8009f9a:	4934      	ldr	r1, [pc, #208]	; (800a06c <HAL_RCC_ClockConfig+0x1bc>)
 8009f9c:	4313      	orrs	r3, r2
 8009f9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009fa0:	f7fa f95a 	bl	8004258 <HAL_GetTick>
 8009fa4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009fa6:	e00a      	b.n	8009fbe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009fa8:	f7fa f956 	bl	8004258 <HAL_GetTick>
 8009fac:	4602      	mov	r2, r0
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	1ad3      	subs	r3, r2, r3
 8009fb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8009fb6:	4293      	cmp	r3, r2
 8009fb8:	d901      	bls.n	8009fbe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009fba:	2303      	movs	r3, #3
 8009fbc:	e04f      	b.n	800a05e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009fbe:	4b2b      	ldr	r3, [pc, #172]	; (800a06c <HAL_RCC_ClockConfig+0x1bc>)
 8009fc0:	689b      	ldr	r3, [r3, #8]
 8009fc2:	f003 020c 	and.w	r2, r3, #12
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	685b      	ldr	r3, [r3, #4]
 8009fca:	009b      	lsls	r3, r3, #2
 8009fcc:	429a      	cmp	r2, r3
 8009fce:	d1eb      	bne.n	8009fa8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009fd0:	4b25      	ldr	r3, [pc, #148]	; (800a068 <HAL_RCC_ClockConfig+0x1b8>)
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	f003 030f 	and.w	r3, r3, #15
 8009fd8:	683a      	ldr	r2, [r7, #0]
 8009fda:	429a      	cmp	r2, r3
 8009fdc:	d20c      	bcs.n	8009ff8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009fde:	4b22      	ldr	r3, [pc, #136]	; (800a068 <HAL_RCC_ClockConfig+0x1b8>)
 8009fe0:	683a      	ldr	r2, [r7, #0]
 8009fe2:	b2d2      	uxtb	r2, r2
 8009fe4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009fe6:	4b20      	ldr	r3, [pc, #128]	; (800a068 <HAL_RCC_ClockConfig+0x1b8>)
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	f003 030f 	and.w	r3, r3, #15
 8009fee:	683a      	ldr	r2, [r7, #0]
 8009ff0:	429a      	cmp	r2, r3
 8009ff2:	d001      	beq.n	8009ff8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009ff4:	2301      	movs	r3, #1
 8009ff6:	e032      	b.n	800a05e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	f003 0304 	and.w	r3, r3, #4
 800a000:	2b00      	cmp	r3, #0
 800a002:	d008      	beq.n	800a016 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a004:	4b19      	ldr	r3, [pc, #100]	; (800a06c <HAL_RCC_ClockConfig+0x1bc>)
 800a006:	689b      	ldr	r3, [r3, #8]
 800a008:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	68db      	ldr	r3, [r3, #12]
 800a010:	4916      	ldr	r1, [pc, #88]	; (800a06c <HAL_RCC_ClockConfig+0x1bc>)
 800a012:	4313      	orrs	r3, r2
 800a014:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	f003 0308 	and.w	r3, r3, #8
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d009      	beq.n	800a036 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a022:	4b12      	ldr	r3, [pc, #72]	; (800a06c <HAL_RCC_ClockConfig+0x1bc>)
 800a024:	689b      	ldr	r3, [r3, #8]
 800a026:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	691b      	ldr	r3, [r3, #16]
 800a02e:	00db      	lsls	r3, r3, #3
 800a030:	490e      	ldr	r1, [pc, #56]	; (800a06c <HAL_RCC_ClockConfig+0x1bc>)
 800a032:	4313      	orrs	r3, r2
 800a034:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800a036:	f000 f82d 	bl	800a094 <HAL_RCC_GetSysClockFreq>
 800a03a:	4602      	mov	r2, r0
 800a03c:	4b0b      	ldr	r3, [pc, #44]	; (800a06c <HAL_RCC_ClockConfig+0x1bc>)
 800a03e:	689b      	ldr	r3, [r3, #8]
 800a040:	091b      	lsrs	r3, r3, #4
 800a042:	f003 030f 	and.w	r3, r3, #15
 800a046:	490a      	ldr	r1, [pc, #40]	; (800a070 <HAL_RCC_ClockConfig+0x1c0>)
 800a048:	5ccb      	ldrb	r3, [r1, r3]
 800a04a:	fa22 f303 	lsr.w	r3, r2, r3
 800a04e:	4a09      	ldr	r2, [pc, #36]	; (800a074 <HAL_RCC_ClockConfig+0x1c4>)
 800a050:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800a052:	4b09      	ldr	r3, [pc, #36]	; (800a078 <HAL_RCC_ClockConfig+0x1c8>)
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	4618      	mov	r0, r3
 800a058:	f7fa f8ba 	bl	80041d0 <HAL_InitTick>

  return HAL_OK;
 800a05c:	2300      	movs	r3, #0
}
 800a05e:	4618      	mov	r0, r3
 800a060:	3710      	adds	r7, #16
 800a062:	46bd      	mov	sp, r7
 800a064:	bd80      	pop	{r7, pc}
 800a066:	bf00      	nop
 800a068:	40023c00 	.word	0x40023c00
 800a06c:	40023800 	.word	0x40023800
 800a070:	08012f40 	.word	0x08012f40
 800a074:	20000068 	.word	0x20000068
 800a078:	2000006c 	.word	0x2000006c

0800a07c <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 800a07c:	b480      	push	{r7}
 800a07e:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 800a080:	4b03      	ldr	r3, [pc, #12]	; (800a090 <HAL_RCC_EnableCSS+0x14>)
 800a082:	2201      	movs	r2, #1
 800a084:	601a      	str	r2, [r3, #0]
}
 800a086:	bf00      	nop
 800a088:	46bd      	mov	sp, r7
 800a08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a08e:	4770      	bx	lr
 800a090:	4247004c 	.word	0x4247004c

0800a094 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a094:	b5b0      	push	{r4, r5, r7, lr}
 800a096:	b084      	sub	sp, #16
 800a098:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800a09a:	2100      	movs	r1, #0
 800a09c:	6079      	str	r1, [r7, #4]
 800a09e:	2100      	movs	r1, #0
 800a0a0:	60f9      	str	r1, [r7, #12]
 800a0a2:	2100      	movs	r1, #0
 800a0a4:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800a0a6:	2100      	movs	r1, #0
 800a0a8:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a0aa:	4952      	ldr	r1, [pc, #328]	; (800a1f4 <HAL_RCC_GetSysClockFreq+0x160>)
 800a0ac:	6889      	ldr	r1, [r1, #8]
 800a0ae:	f001 010c 	and.w	r1, r1, #12
 800a0b2:	2908      	cmp	r1, #8
 800a0b4:	d00d      	beq.n	800a0d2 <HAL_RCC_GetSysClockFreq+0x3e>
 800a0b6:	2908      	cmp	r1, #8
 800a0b8:	f200 8094 	bhi.w	800a1e4 <HAL_RCC_GetSysClockFreq+0x150>
 800a0bc:	2900      	cmp	r1, #0
 800a0be:	d002      	beq.n	800a0c6 <HAL_RCC_GetSysClockFreq+0x32>
 800a0c0:	2904      	cmp	r1, #4
 800a0c2:	d003      	beq.n	800a0cc <HAL_RCC_GetSysClockFreq+0x38>
 800a0c4:	e08e      	b.n	800a1e4 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800a0c6:	4b4c      	ldr	r3, [pc, #304]	; (800a1f8 <HAL_RCC_GetSysClockFreq+0x164>)
 800a0c8:	60bb      	str	r3, [r7, #8]
       break;
 800a0ca:	e08e      	b.n	800a1ea <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800a0cc:	4b4b      	ldr	r3, [pc, #300]	; (800a1fc <HAL_RCC_GetSysClockFreq+0x168>)
 800a0ce:	60bb      	str	r3, [r7, #8]
      break;
 800a0d0:	e08b      	b.n	800a1ea <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a0d2:	4948      	ldr	r1, [pc, #288]	; (800a1f4 <HAL_RCC_GetSysClockFreq+0x160>)
 800a0d4:	6849      	ldr	r1, [r1, #4]
 800a0d6:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800a0da:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800a0dc:	4945      	ldr	r1, [pc, #276]	; (800a1f4 <HAL_RCC_GetSysClockFreq+0x160>)
 800a0de:	6849      	ldr	r1, [r1, #4]
 800a0e0:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 800a0e4:	2900      	cmp	r1, #0
 800a0e6:	d024      	beq.n	800a132 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a0e8:	4942      	ldr	r1, [pc, #264]	; (800a1f4 <HAL_RCC_GetSysClockFreq+0x160>)
 800a0ea:	6849      	ldr	r1, [r1, #4]
 800a0ec:	0989      	lsrs	r1, r1, #6
 800a0ee:	4608      	mov	r0, r1
 800a0f0:	f04f 0100 	mov.w	r1, #0
 800a0f4:	f240 14ff 	movw	r4, #511	; 0x1ff
 800a0f8:	f04f 0500 	mov.w	r5, #0
 800a0fc:	ea00 0204 	and.w	r2, r0, r4
 800a100:	ea01 0305 	and.w	r3, r1, r5
 800a104:	493d      	ldr	r1, [pc, #244]	; (800a1fc <HAL_RCC_GetSysClockFreq+0x168>)
 800a106:	fb01 f003 	mul.w	r0, r1, r3
 800a10a:	2100      	movs	r1, #0
 800a10c:	fb01 f102 	mul.w	r1, r1, r2
 800a110:	1844      	adds	r4, r0, r1
 800a112:	493a      	ldr	r1, [pc, #232]	; (800a1fc <HAL_RCC_GetSysClockFreq+0x168>)
 800a114:	fba2 0101 	umull	r0, r1, r2, r1
 800a118:	1863      	adds	r3, r4, r1
 800a11a:	4619      	mov	r1, r3
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	461a      	mov	r2, r3
 800a120:	f04f 0300 	mov.w	r3, #0
 800a124:	f7f6 fbb2 	bl	800088c <__aeabi_uldivmod>
 800a128:	4602      	mov	r2, r0
 800a12a:	460b      	mov	r3, r1
 800a12c:	4613      	mov	r3, r2
 800a12e:	60fb      	str	r3, [r7, #12]
 800a130:	e04a      	b.n	800a1c8 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a132:	4b30      	ldr	r3, [pc, #192]	; (800a1f4 <HAL_RCC_GetSysClockFreq+0x160>)
 800a134:	685b      	ldr	r3, [r3, #4]
 800a136:	099b      	lsrs	r3, r3, #6
 800a138:	461a      	mov	r2, r3
 800a13a:	f04f 0300 	mov.w	r3, #0
 800a13e:	f240 10ff 	movw	r0, #511	; 0x1ff
 800a142:	f04f 0100 	mov.w	r1, #0
 800a146:	ea02 0400 	and.w	r4, r2, r0
 800a14a:	ea03 0501 	and.w	r5, r3, r1
 800a14e:	4620      	mov	r0, r4
 800a150:	4629      	mov	r1, r5
 800a152:	f04f 0200 	mov.w	r2, #0
 800a156:	f04f 0300 	mov.w	r3, #0
 800a15a:	014b      	lsls	r3, r1, #5
 800a15c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800a160:	0142      	lsls	r2, r0, #5
 800a162:	4610      	mov	r0, r2
 800a164:	4619      	mov	r1, r3
 800a166:	1b00      	subs	r0, r0, r4
 800a168:	eb61 0105 	sbc.w	r1, r1, r5
 800a16c:	f04f 0200 	mov.w	r2, #0
 800a170:	f04f 0300 	mov.w	r3, #0
 800a174:	018b      	lsls	r3, r1, #6
 800a176:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800a17a:	0182      	lsls	r2, r0, #6
 800a17c:	1a12      	subs	r2, r2, r0
 800a17e:	eb63 0301 	sbc.w	r3, r3, r1
 800a182:	f04f 0000 	mov.w	r0, #0
 800a186:	f04f 0100 	mov.w	r1, #0
 800a18a:	00d9      	lsls	r1, r3, #3
 800a18c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a190:	00d0      	lsls	r0, r2, #3
 800a192:	4602      	mov	r2, r0
 800a194:	460b      	mov	r3, r1
 800a196:	1912      	adds	r2, r2, r4
 800a198:	eb45 0303 	adc.w	r3, r5, r3
 800a19c:	f04f 0000 	mov.w	r0, #0
 800a1a0:	f04f 0100 	mov.w	r1, #0
 800a1a4:	0299      	lsls	r1, r3, #10
 800a1a6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800a1aa:	0290      	lsls	r0, r2, #10
 800a1ac:	4602      	mov	r2, r0
 800a1ae:	460b      	mov	r3, r1
 800a1b0:	4610      	mov	r0, r2
 800a1b2:	4619      	mov	r1, r3
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	461a      	mov	r2, r3
 800a1b8:	f04f 0300 	mov.w	r3, #0
 800a1bc:	f7f6 fb66 	bl	800088c <__aeabi_uldivmod>
 800a1c0:	4602      	mov	r2, r0
 800a1c2:	460b      	mov	r3, r1
 800a1c4:	4613      	mov	r3, r2
 800a1c6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800a1c8:	4b0a      	ldr	r3, [pc, #40]	; (800a1f4 <HAL_RCC_GetSysClockFreq+0x160>)
 800a1ca:	685b      	ldr	r3, [r3, #4]
 800a1cc:	0c1b      	lsrs	r3, r3, #16
 800a1ce:	f003 0303 	and.w	r3, r3, #3
 800a1d2:	3301      	adds	r3, #1
 800a1d4:	005b      	lsls	r3, r3, #1
 800a1d6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800a1d8:	68fa      	ldr	r2, [r7, #12]
 800a1da:	683b      	ldr	r3, [r7, #0]
 800a1dc:	fbb2 f3f3 	udiv	r3, r2, r3
 800a1e0:	60bb      	str	r3, [r7, #8]
      break;
 800a1e2:	e002      	b.n	800a1ea <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a1e4:	4b04      	ldr	r3, [pc, #16]	; (800a1f8 <HAL_RCC_GetSysClockFreq+0x164>)
 800a1e6:	60bb      	str	r3, [r7, #8]
      break;
 800a1e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a1ea:	68bb      	ldr	r3, [r7, #8]
}
 800a1ec:	4618      	mov	r0, r3
 800a1ee:	3710      	adds	r7, #16
 800a1f0:	46bd      	mov	sp, r7
 800a1f2:	bdb0      	pop	{r4, r5, r7, pc}
 800a1f4:	40023800 	.word	0x40023800
 800a1f8:	00f42400 	.word	0x00f42400
 800a1fc:	017d7840 	.word	0x017d7840

0800a200 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a200:	b480      	push	{r7}
 800a202:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a204:	4b03      	ldr	r3, [pc, #12]	; (800a214 <HAL_RCC_GetHCLKFreq+0x14>)
 800a206:	681b      	ldr	r3, [r3, #0]
}
 800a208:	4618      	mov	r0, r3
 800a20a:	46bd      	mov	sp, r7
 800a20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a210:	4770      	bx	lr
 800a212:	bf00      	nop
 800a214:	20000068 	.word	0x20000068

0800a218 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a218:	b580      	push	{r7, lr}
 800a21a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800a21c:	f7ff fff0 	bl	800a200 <HAL_RCC_GetHCLKFreq>
 800a220:	4602      	mov	r2, r0
 800a222:	4b05      	ldr	r3, [pc, #20]	; (800a238 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a224:	689b      	ldr	r3, [r3, #8]
 800a226:	0a9b      	lsrs	r3, r3, #10
 800a228:	f003 0307 	and.w	r3, r3, #7
 800a22c:	4903      	ldr	r1, [pc, #12]	; (800a23c <HAL_RCC_GetPCLK1Freq+0x24>)
 800a22e:	5ccb      	ldrb	r3, [r1, r3]
 800a230:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a234:	4618      	mov	r0, r3
 800a236:	bd80      	pop	{r7, pc}
 800a238:	40023800 	.word	0x40023800
 800a23c:	08012f50 	.word	0x08012f50

0800a240 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a240:	b580      	push	{r7, lr}
 800a242:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800a244:	f7ff ffdc 	bl	800a200 <HAL_RCC_GetHCLKFreq>
 800a248:	4602      	mov	r2, r0
 800a24a:	4b05      	ldr	r3, [pc, #20]	; (800a260 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a24c:	689b      	ldr	r3, [r3, #8]
 800a24e:	0b5b      	lsrs	r3, r3, #13
 800a250:	f003 0307 	and.w	r3, r3, #7
 800a254:	4903      	ldr	r1, [pc, #12]	; (800a264 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a256:	5ccb      	ldrb	r3, [r1, r3]
 800a258:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a25c:	4618      	mov	r0, r3
 800a25e:	bd80      	pop	{r7, pc}
 800a260:	40023800 	.word	0x40023800
 800a264:	08012f50 	.word	0x08012f50

0800a268 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 800a268:	b580      	push	{r7, lr}
 800a26a:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 800a26c:	4b06      	ldr	r3, [pc, #24]	; (800a288 <HAL_RCC_NMI_IRQHandler+0x20>)
 800a26e:	68db      	ldr	r3, [r3, #12]
 800a270:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a274:	2b80      	cmp	r3, #128	; 0x80
 800a276:	d104      	bne.n	800a282 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 800a278:	f000 f80a 	bl	800a290 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800a27c:	4b03      	ldr	r3, [pc, #12]	; (800a28c <HAL_RCC_NMI_IRQHandler+0x24>)
 800a27e:	2280      	movs	r2, #128	; 0x80
 800a280:	701a      	strb	r2, [r3, #0]
  }
}
 800a282:	bf00      	nop
 800a284:	bd80      	pop	{r7, pc}
 800a286:	bf00      	nop
 800a288:	40023800 	.word	0x40023800
 800a28c:	4002380e 	.word	0x4002380e

0800a290 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 800a290:	b480      	push	{r7}
 800a292:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 800a294:	bf00      	nop
 800a296:	46bd      	mov	sp, r7
 800a298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a29c:	4770      	bx	lr
	...

0800a2a0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b086      	sub	sp, #24
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a2a8:	2300      	movs	r3, #0
 800a2aa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800a2ac:	2300      	movs	r3, #0
 800a2ae:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	f003 0301 	and.w	r3, r3, #1
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d105      	bne.n	800a2c8 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d035      	beq.n	800a334 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800a2c8:	4b62      	ldr	r3, [pc, #392]	; (800a454 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800a2ca:	2200      	movs	r2, #0
 800a2cc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a2ce:	f7f9 ffc3 	bl	8004258 <HAL_GetTick>
 800a2d2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a2d4:	e008      	b.n	800a2e8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a2d6:	f7f9 ffbf 	bl	8004258 <HAL_GetTick>
 800a2da:	4602      	mov	r2, r0
 800a2dc:	697b      	ldr	r3, [r7, #20]
 800a2de:	1ad3      	subs	r3, r2, r3
 800a2e0:	2b02      	cmp	r3, #2
 800a2e2:	d901      	bls.n	800a2e8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a2e4:	2303      	movs	r3, #3
 800a2e6:	e0b0      	b.n	800a44a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a2e8:	4b5b      	ldr	r3, [pc, #364]	; (800a458 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d1f0      	bne.n	800a2d6 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	685b      	ldr	r3, [r3, #4]
 800a2f8:	019a      	lsls	r2, r3, #6
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	689b      	ldr	r3, [r3, #8]
 800a2fe:	071b      	lsls	r3, r3, #28
 800a300:	4955      	ldr	r1, [pc, #340]	; (800a458 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a302:	4313      	orrs	r3, r2
 800a304:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800a308:	4b52      	ldr	r3, [pc, #328]	; (800a454 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800a30a:	2201      	movs	r2, #1
 800a30c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a30e:	f7f9 ffa3 	bl	8004258 <HAL_GetTick>
 800a312:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a314:	e008      	b.n	800a328 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a316:	f7f9 ff9f 	bl	8004258 <HAL_GetTick>
 800a31a:	4602      	mov	r2, r0
 800a31c:	697b      	ldr	r3, [r7, #20]
 800a31e:	1ad3      	subs	r3, r2, r3
 800a320:	2b02      	cmp	r3, #2
 800a322:	d901      	bls.n	800a328 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a324:	2303      	movs	r3, #3
 800a326:	e090      	b.n	800a44a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a328:	4b4b      	ldr	r3, [pc, #300]	; (800a458 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a330:	2b00      	cmp	r3, #0
 800a332:	d0f0      	beq.n	800a316 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	f003 0302 	and.w	r3, r3, #2
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	f000 8083 	beq.w	800a448 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800a342:	2300      	movs	r3, #0
 800a344:	60fb      	str	r3, [r7, #12]
 800a346:	4b44      	ldr	r3, [pc, #272]	; (800a458 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a34a:	4a43      	ldr	r2, [pc, #268]	; (800a458 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a34c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a350:	6413      	str	r3, [r2, #64]	; 0x40
 800a352:	4b41      	ldr	r3, [pc, #260]	; (800a458 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a356:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a35a:	60fb      	str	r3, [r7, #12]
 800a35c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800a35e:	4b3f      	ldr	r3, [pc, #252]	; (800a45c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	4a3e      	ldr	r2, [pc, #248]	; (800a45c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a364:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a368:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a36a:	f7f9 ff75 	bl	8004258 <HAL_GetTick>
 800a36e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a370:	e008      	b.n	800a384 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800a372:	f7f9 ff71 	bl	8004258 <HAL_GetTick>
 800a376:	4602      	mov	r2, r0
 800a378:	697b      	ldr	r3, [r7, #20]
 800a37a:	1ad3      	subs	r3, r2, r3
 800a37c:	2b02      	cmp	r3, #2
 800a37e:	d901      	bls.n	800a384 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800a380:	2303      	movs	r3, #3
 800a382:	e062      	b.n	800a44a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a384:	4b35      	ldr	r3, [pc, #212]	; (800a45c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d0f0      	beq.n	800a372 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a390:	4b31      	ldr	r3, [pc, #196]	; (800a458 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a392:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a394:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a398:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a39a:	693b      	ldr	r3, [r7, #16]
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d02f      	beq.n	800a400 <HAL_RCCEx_PeriphCLKConfig+0x160>
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	68db      	ldr	r3, [r3, #12]
 800a3a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a3a8:	693a      	ldr	r2, [r7, #16]
 800a3aa:	429a      	cmp	r2, r3
 800a3ac:	d028      	beq.n	800a400 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a3ae:	4b2a      	ldr	r3, [pc, #168]	; (800a458 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a3b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a3b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a3b6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800a3b8:	4b29      	ldr	r3, [pc, #164]	; (800a460 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800a3ba:	2201      	movs	r2, #1
 800a3bc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a3be:	4b28      	ldr	r3, [pc, #160]	; (800a460 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800a3c0:	2200      	movs	r2, #0
 800a3c2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800a3c4:	4a24      	ldr	r2, [pc, #144]	; (800a458 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a3c6:	693b      	ldr	r3, [r7, #16]
 800a3c8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800a3ca:	4b23      	ldr	r3, [pc, #140]	; (800a458 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a3cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a3ce:	f003 0301 	and.w	r3, r3, #1
 800a3d2:	2b01      	cmp	r3, #1
 800a3d4:	d114      	bne.n	800a400 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800a3d6:	f7f9 ff3f 	bl	8004258 <HAL_GetTick>
 800a3da:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a3dc:	e00a      	b.n	800a3f4 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a3de:	f7f9 ff3b 	bl	8004258 <HAL_GetTick>
 800a3e2:	4602      	mov	r2, r0
 800a3e4:	697b      	ldr	r3, [r7, #20]
 800a3e6:	1ad3      	subs	r3, r2, r3
 800a3e8:	f241 3288 	movw	r2, #5000	; 0x1388
 800a3ec:	4293      	cmp	r3, r2
 800a3ee:	d901      	bls.n	800a3f4 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800a3f0:	2303      	movs	r3, #3
 800a3f2:	e02a      	b.n	800a44a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a3f4:	4b18      	ldr	r3, [pc, #96]	; (800a458 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a3f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a3f8:	f003 0302 	and.w	r3, r3, #2
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d0ee      	beq.n	800a3de <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	68db      	ldr	r3, [r3, #12]
 800a404:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a408:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a40c:	d10d      	bne.n	800a42a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800a40e:	4b12      	ldr	r3, [pc, #72]	; (800a458 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a410:	689b      	ldr	r3, [r3, #8]
 800a412:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	68db      	ldr	r3, [r3, #12]
 800a41a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800a41e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a422:	490d      	ldr	r1, [pc, #52]	; (800a458 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a424:	4313      	orrs	r3, r2
 800a426:	608b      	str	r3, [r1, #8]
 800a428:	e005      	b.n	800a436 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800a42a:	4b0b      	ldr	r3, [pc, #44]	; (800a458 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a42c:	689b      	ldr	r3, [r3, #8]
 800a42e:	4a0a      	ldr	r2, [pc, #40]	; (800a458 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a430:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800a434:	6093      	str	r3, [r2, #8]
 800a436:	4b08      	ldr	r3, [pc, #32]	; (800a458 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a438:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	68db      	ldr	r3, [r3, #12]
 800a43e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a442:	4905      	ldr	r1, [pc, #20]	; (800a458 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a444:	4313      	orrs	r3, r2
 800a446:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800a448:	2300      	movs	r3, #0
}
 800a44a:	4618      	mov	r0, r3
 800a44c:	3718      	adds	r7, #24
 800a44e:	46bd      	mov	sp, r7
 800a450:	bd80      	pop	{r7, pc}
 800a452:	bf00      	nop
 800a454:	42470068 	.word	0x42470068
 800a458:	40023800 	.word	0x40023800
 800a45c:	40007000 	.word	0x40007000
 800a460:	42470e40 	.word	0x42470e40

0800a464 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800a464:	b580      	push	{r7, lr}
 800a466:	b082      	sub	sp, #8
 800a468:	af00      	add	r7, sp, #0
 800a46a:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d101      	bne.n	800a476 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800a472:	2301      	movs	r3, #1
 800a474:	e083      	b.n	800a57e <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	7f5b      	ldrb	r3, [r3, #29]
 800a47a:	b2db      	uxtb	r3, r3
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d105      	bne.n	800a48c <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	2200      	movs	r2, #0
 800a484:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800a486:	6878      	ldr	r0, [r7, #4]
 800a488:	f7f9 fa4a 	bl	8003920 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	2202      	movs	r2, #2
 800a490:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	22ca      	movs	r2, #202	; 0xca
 800a498:	625a      	str	r2, [r3, #36]	; 0x24
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	2253      	movs	r2, #83	; 0x53
 800a4a0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800a4a2:	6878      	ldr	r0, [r7, #4]
 800a4a4:	f000 f9fb 	bl	800a89e <RTC_EnterInitMode>
 800a4a8:	4603      	mov	r3, r0
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d008      	beq.n	800a4c0 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	22ff      	movs	r2, #255	; 0xff
 800a4b4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	2204      	movs	r2, #4
 800a4ba:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800a4bc:	2301      	movs	r3, #1
 800a4be:	e05e      	b.n	800a57e <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	689b      	ldr	r3, [r3, #8]
 800a4c6:	687a      	ldr	r2, [r7, #4]
 800a4c8:	6812      	ldr	r2, [r2, #0]
 800a4ca:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a4ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a4d2:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	6899      	ldr	r1, [r3, #8]
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	685a      	ldr	r2, [r3, #4]
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	691b      	ldr	r3, [r3, #16]
 800a4e2:	431a      	orrs	r2, r3
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	695b      	ldr	r3, [r3, #20]
 800a4e8:	431a      	orrs	r2, r3
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	430a      	orrs	r2, r1
 800a4f0:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	687a      	ldr	r2, [r7, #4]
 800a4f8:	68d2      	ldr	r2, [r2, #12]
 800a4fa:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	6919      	ldr	r1, [r3, #16]
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	689b      	ldr	r3, [r3, #8]
 800a506:	041a      	lsls	r2, r3, #16
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	430a      	orrs	r2, r1
 800a50e:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	68da      	ldr	r2, [r3, #12]
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a51e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	689b      	ldr	r3, [r3, #8]
 800a526:	f003 0320 	and.w	r3, r3, #32
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d10e      	bne.n	800a54c <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a52e:	6878      	ldr	r0, [r7, #4]
 800a530:	f000 f98d 	bl	800a84e <HAL_RTC_WaitForSynchro>
 800a534:	4603      	mov	r3, r0
 800a536:	2b00      	cmp	r3, #0
 800a538:	d008      	beq.n	800a54c <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	22ff      	movs	r2, #255	; 0xff
 800a540:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	2204      	movs	r2, #4
 800a546:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800a548:	2301      	movs	r3, #1
 800a54a:	e018      	b.n	800a57e <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a55a:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	699a      	ldr	r2, [r3, #24]
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	430a      	orrs	r2, r1
 800a56c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	22ff      	movs	r2, #255	; 0xff
 800a574:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	2201      	movs	r2, #1
 800a57a:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800a57c:	2300      	movs	r3, #0
  }
}
 800a57e:	4618      	mov	r0, r3
 800a580:	3708      	adds	r7, #8
 800a582:	46bd      	mov	sp, r7
 800a584:	bd80      	pop	{r7, pc}

0800a586 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800a586:	b590      	push	{r4, r7, lr}
 800a588:	b087      	sub	sp, #28
 800a58a:	af00      	add	r7, sp, #0
 800a58c:	60f8      	str	r0, [r7, #12]
 800a58e:	60b9      	str	r1, [r7, #8]
 800a590:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800a592:	2300      	movs	r3, #0
 800a594:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	7f1b      	ldrb	r3, [r3, #28]
 800a59a:	2b01      	cmp	r3, #1
 800a59c:	d101      	bne.n	800a5a2 <HAL_RTC_SetTime+0x1c>
 800a59e:	2302      	movs	r3, #2
 800a5a0:	e0aa      	b.n	800a6f8 <HAL_RTC_SetTime+0x172>
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	2201      	movs	r2, #1
 800a5a6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	2202      	movs	r2, #2
 800a5ac:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d126      	bne.n	800a602 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	689b      	ldr	r3, [r3, #8]
 800a5ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d102      	bne.n	800a5c8 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800a5c2:	68bb      	ldr	r3, [r7, #8]
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800a5c8:	68bb      	ldr	r3, [r7, #8]
 800a5ca:	781b      	ldrb	r3, [r3, #0]
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	f000 f992 	bl	800a8f6 <RTC_ByteToBcd2>
 800a5d2:	4603      	mov	r3, r0
 800a5d4:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800a5d6:	68bb      	ldr	r3, [r7, #8]
 800a5d8:	785b      	ldrb	r3, [r3, #1]
 800a5da:	4618      	mov	r0, r3
 800a5dc:	f000 f98b 	bl	800a8f6 <RTC_ByteToBcd2>
 800a5e0:	4603      	mov	r3, r0
 800a5e2:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800a5e4:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800a5e6:	68bb      	ldr	r3, [r7, #8]
 800a5e8:	789b      	ldrb	r3, [r3, #2]
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	f000 f983 	bl	800a8f6 <RTC_ByteToBcd2>
 800a5f0:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800a5f2:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800a5f6:	68bb      	ldr	r3, [r7, #8]
 800a5f8:	78db      	ldrb	r3, [r3, #3]
 800a5fa:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800a5fc:	4313      	orrs	r3, r2
 800a5fe:	617b      	str	r3, [r7, #20]
 800a600:	e018      	b.n	800a634 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	689b      	ldr	r3, [r3, #8]
 800a608:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d102      	bne.n	800a616 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800a610:	68bb      	ldr	r3, [r7, #8]
 800a612:	2200      	movs	r2, #0
 800a614:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800a616:	68bb      	ldr	r3, [r7, #8]
 800a618:	781b      	ldrb	r3, [r3, #0]
 800a61a:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800a61c:	68bb      	ldr	r3, [r7, #8]
 800a61e:	785b      	ldrb	r3, [r3, #1]
 800a620:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800a622:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800a624:	68ba      	ldr	r2, [r7, #8]
 800a626:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800a628:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800a62a:	68bb      	ldr	r3, [r7, #8]
 800a62c:	78db      	ldrb	r3, [r3, #3]
 800a62e:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800a630:	4313      	orrs	r3, r2
 800a632:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	22ca      	movs	r2, #202	; 0xca
 800a63a:	625a      	str	r2, [r3, #36]	; 0x24
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	2253      	movs	r2, #83	; 0x53
 800a642:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800a644:	68f8      	ldr	r0, [r7, #12]
 800a646:	f000 f92a 	bl	800a89e <RTC_EnterInitMode>
 800a64a:	4603      	mov	r3, r0
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d00b      	beq.n	800a668 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	22ff      	movs	r2, #255	; 0xff
 800a656:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	2204      	movs	r2, #4
 800a65c:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	2200      	movs	r2, #0
 800a662:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800a664:	2301      	movs	r3, #1
 800a666:	e047      	b.n	800a6f8 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	681a      	ldr	r2, [r3, #0]
 800a66c:	697b      	ldr	r3, [r7, #20]
 800a66e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800a672:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800a676:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	689a      	ldr	r2, [r3, #8]
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a686:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	6899      	ldr	r1, [r3, #8]
 800a68e:	68bb      	ldr	r3, [r7, #8]
 800a690:	68da      	ldr	r2, [r3, #12]
 800a692:	68bb      	ldr	r3, [r7, #8]
 800a694:	691b      	ldr	r3, [r3, #16]
 800a696:	431a      	orrs	r2, r3
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	430a      	orrs	r2, r1
 800a69e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	68da      	ldr	r2, [r3, #12]
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a6ae:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	689b      	ldr	r3, [r3, #8]
 800a6b6:	f003 0320 	and.w	r3, r3, #32
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d111      	bne.n	800a6e2 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a6be:	68f8      	ldr	r0, [r7, #12]
 800a6c0:	f000 f8c5 	bl	800a84e <HAL_RTC_WaitForSynchro>
 800a6c4:	4603      	mov	r3, r0
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d00b      	beq.n	800a6e2 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	22ff      	movs	r2, #255	; 0xff
 800a6d0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	2204      	movs	r2, #4
 800a6d6:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	2200      	movs	r2, #0
 800a6dc:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800a6de:	2301      	movs	r3, #1
 800a6e0:	e00a      	b.n	800a6f8 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	22ff      	movs	r2, #255	; 0xff
 800a6e8:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	2201      	movs	r2, #1
 800a6ee:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	2200      	movs	r2, #0
 800a6f4:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800a6f6:	2300      	movs	r3, #0
  }
}
 800a6f8:	4618      	mov	r0, r3
 800a6fa:	371c      	adds	r7, #28
 800a6fc:	46bd      	mov	sp, r7
 800a6fe:	bd90      	pop	{r4, r7, pc}

0800a700 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800a700:	b590      	push	{r4, r7, lr}
 800a702:	b087      	sub	sp, #28
 800a704:	af00      	add	r7, sp, #0
 800a706:	60f8      	str	r0, [r7, #12]
 800a708:	60b9      	str	r1, [r7, #8]
 800a70a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800a70c:	2300      	movs	r3, #0
 800a70e:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	7f1b      	ldrb	r3, [r3, #28]
 800a714:	2b01      	cmp	r3, #1
 800a716:	d101      	bne.n	800a71c <HAL_RTC_SetDate+0x1c>
 800a718:	2302      	movs	r3, #2
 800a71a:	e094      	b.n	800a846 <HAL_RTC_SetDate+0x146>
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	2201      	movs	r2, #1
 800a720:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	2202      	movs	r2, #2
 800a726:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d10e      	bne.n	800a74c <HAL_RTC_SetDate+0x4c>
 800a72e:	68bb      	ldr	r3, [r7, #8]
 800a730:	785b      	ldrb	r3, [r3, #1]
 800a732:	f003 0310 	and.w	r3, r3, #16
 800a736:	2b00      	cmp	r3, #0
 800a738:	d008      	beq.n	800a74c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800a73a:	68bb      	ldr	r3, [r7, #8]
 800a73c:	785b      	ldrb	r3, [r3, #1]
 800a73e:	f023 0310 	bic.w	r3, r3, #16
 800a742:	b2db      	uxtb	r3, r3
 800a744:	330a      	adds	r3, #10
 800a746:	b2da      	uxtb	r2, r3
 800a748:	68bb      	ldr	r3, [r7, #8]
 800a74a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d11c      	bne.n	800a78c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800a752:	68bb      	ldr	r3, [r7, #8]
 800a754:	78db      	ldrb	r3, [r3, #3]
 800a756:	4618      	mov	r0, r3
 800a758:	f000 f8cd 	bl	800a8f6 <RTC_ByteToBcd2>
 800a75c:	4603      	mov	r3, r0
 800a75e:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800a760:	68bb      	ldr	r3, [r7, #8]
 800a762:	785b      	ldrb	r3, [r3, #1]
 800a764:	4618      	mov	r0, r3
 800a766:	f000 f8c6 	bl	800a8f6 <RTC_ByteToBcd2>
 800a76a:	4603      	mov	r3, r0
 800a76c:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800a76e:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800a770:	68bb      	ldr	r3, [r7, #8]
 800a772:	789b      	ldrb	r3, [r3, #2]
 800a774:	4618      	mov	r0, r3
 800a776:	f000 f8be 	bl	800a8f6 <RTC_ByteToBcd2>
 800a77a:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800a77c:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 800a780:	68bb      	ldr	r3, [r7, #8]
 800a782:	781b      	ldrb	r3, [r3, #0]
 800a784:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800a786:	4313      	orrs	r3, r2
 800a788:	617b      	str	r3, [r7, #20]
 800a78a:	e00e      	b.n	800a7aa <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800a78c:	68bb      	ldr	r3, [r7, #8]
 800a78e:	78db      	ldrb	r3, [r3, #3]
 800a790:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800a792:	68bb      	ldr	r3, [r7, #8]
 800a794:	785b      	ldrb	r3, [r3, #1]
 800a796:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800a798:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800a79a:	68ba      	ldr	r2, [r7, #8]
 800a79c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800a79e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800a7a0:	68bb      	ldr	r3, [r7, #8]
 800a7a2:	781b      	ldrb	r3, [r3, #0]
 800a7a4:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800a7a6:	4313      	orrs	r3, r2
 800a7a8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	22ca      	movs	r2, #202	; 0xca
 800a7b0:	625a      	str	r2, [r3, #36]	; 0x24
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	2253      	movs	r2, #83	; 0x53
 800a7b8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800a7ba:	68f8      	ldr	r0, [r7, #12]
 800a7bc:	f000 f86f 	bl	800a89e <RTC_EnterInitMode>
 800a7c0:	4603      	mov	r3, r0
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d00b      	beq.n	800a7de <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	22ff      	movs	r2, #255	; 0xff
 800a7cc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	2204      	movs	r2, #4
 800a7d2:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	2200      	movs	r2, #0
 800a7d8:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800a7da:	2301      	movs	r3, #1
 800a7dc:	e033      	b.n	800a846 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	681a      	ldr	r2, [r3, #0]
 800a7e2:	697b      	ldr	r3, [r7, #20]
 800a7e4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800a7e8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800a7ec:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	68da      	ldr	r2, [r3, #12]
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a7fc:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	689b      	ldr	r3, [r3, #8]
 800a804:	f003 0320 	and.w	r3, r3, #32
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d111      	bne.n	800a830 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a80c:	68f8      	ldr	r0, [r7, #12]
 800a80e:	f000 f81e 	bl	800a84e <HAL_RTC_WaitForSynchro>
 800a812:	4603      	mov	r3, r0
 800a814:	2b00      	cmp	r3, #0
 800a816:	d00b      	beq.n	800a830 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	22ff      	movs	r2, #255	; 0xff
 800a81e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	2204      	movs	r2, #4
 800a824:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	2200      	movs	r2, #0
 800a82a:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800a82c:	2301      	movs	r3, #1
 800a82e:	e00a      	b.n	800a846 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	22ff      	movs	r2, #255	; 0xff
 800a836:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	2201      	movs	r2, #1
 800a83c:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	2200      	movs	r2, #0
 800a842:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800a844:	2300      	movs	r3, #0
  }
}
 800a846:	4618      	mov	r0, r3
 800a848:	371c      	adds	r7, #28
 800a84a:	46bd      	mov	sp, r7
 800a84c:	bd90      	pop	{r4, r7, pc}

0800a84e <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800a84e:	b580      	push	{r7, lr}
 800a850:	b084      	sub	sp, #16
 800a852:	af00      	add	r7, sp, #0
 800a854:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a856:	2300      	movs	r3, #0
 800a858:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	68da      	ldr	r2, [r3, #12]
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a868:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a86a:	f7f9 fcf5 	bl	8004258 <HAL_GetTick>
 800a86e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800a870:	e009      	b.n	800a886 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800a872:	f7f9 fcf1 	bl	8004258 <HAL_GetTick>
 800a876:	4602      	mov	r2, r0
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	1ad3      	subs	r3, r2, r3
 800a87c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a880:	d901      	bls.n	800a886 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800a882:	2303      	movs	r3, #3
 800a884:	e007      	b.n	800a896 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	68db      	ldr	r3, [r3, #12]
 800a88c:	f003 0320 	and.w	r3, r3, #32
 800a890:	2b00      	cmp	r3, #0
 800a892:	d0ee      	beq.n	800a872 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800a894:	2300      	movs	r3, #0
}
 800a896:	4618      	mov	r0, r3
 800a898:	3710      	adds	r7, #16
 800a89a:	46bd      	mov	sp, r7
 800a89c:	bd80      	pop	{r7, pc}

0800a89e <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800a89e:	b580      	push	{r7, lr}
 800a8a0:	b084      	sub	sp, #16
 800a8a2:	af00      	add	r7, sp, #0
 800a8a4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a8a6:	2300      	movs	r3, #0
 800a8a8:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	68db      	ldr	r3, [r3, #12]
 800a8b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d119      	bne.n	800a8ec <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	f04f 32ff 	mov.w	r2, #4294967295
 800a8c0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a8c2:	f7f9 fcc9 	bl	8004258 <HAL_GetTick>
 800a8c6:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800a8c8:	e009      	b.n	800a8de <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800a8ca:	f7f9 fcc5 	bl	8004258 <HAL_GetTick>
 800a8ce:	4602      	mov	r2, r0
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	1ad3      	subs	r3, r2, r3
 800a8d4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a8d8:	d901      	bls.n	800a8de <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800a8da:	2303      	movs	r3, #3
 800a8dc:	e007      	b.n	800a8ee <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	68db      	ldr	r3, [r3, #12]
 800a8e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d0ee      	beq.n	800a8ca <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800a8ec:	2300      	movs	r3, #0
}
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	3710      	adds	r7, #16
 800a8f2:	46bd      	mov	sp, r7
 800a8f4:	bd80      	pop	{r7, pc}

0800a8f6 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800a8f6:	b480      	push	{r7}
 800a8f8:	b085      	sub	sp, #20
 800a8fa:	af00      	add	r7, sp, #0
 800a8fc:	4603      	mov	r3, r0
 800a8fe:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800a900:	2300      	movs	r3, #0
 800a902:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 800a904:	e005      	b.n	800a912 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	3301      	adds	r3, #1
 800a90a:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800a90c:	79fb      	ldrb	r3, [r7, #7]
 800a90e:	3b0a      	subs	r3, #10
 800a910:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 800a912:	79fb      	ldrb	r3, [r7, #7]
 800a914:	2b09      	cmp	r3, #9
 800a916:	d8f6      	bhi.n	800a906 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	b2db      	uxtb	r3, r3
 800a91c:	011b      	lsls	r3, r3, #4
 800a91e:	b2da      	uxtb	r2, r3
 800a920:	79fb      	ldrb	r3, [r7, #7]
 800a922:	4313      	orrs	r3, r2
 800a924:	b2db      	uxtb	r3, r3
}
 800a926:	4618      	mov	r0, r3
 800a928:	3714      	adds	r7, #20
 800a92a:	46bd      	mov	sp, r7
 800a92c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a930:	4770      	bx	lr

0800a932 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a932:	b580      	push	{r7, lr}
 800a934:	b082      	sub	sp, #8
 800a936:	af00      	add	r7, sp, #0
 800a938:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d101      	bne.n	800a944 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a940:	2301      	movs	r3, #1
 800a942:	e056      	b.n	800a9f2 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	2200      	movs	r2, #0
 800a948:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a950:	b2db      	uxtb	r3, r3
 800a952:	2b00      	cmp	r3, #0
 800a954:	d106      	bne.n	800a964 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	2200      	movs	r2, #0
 800a95a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a95e:	6878      	ldr	r0, [r7, #4]
 800a960:	f7f8 fff4 	bl	800394c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	2202      	movs	r2, #2
 800a968:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	681a      	ldr	r2, [r3, #0]
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a97a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	685a      	ldr	r2, [r3, #4]
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	689b      	ldr	r3, [r3, #8]
 800a984:	431a      	orrs	r2, r3
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	68db      	ldr	r3, [r3, #12]
 800a98a:	431a      	orrs	r2, r3
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	691b      	ldr	r3, [r3, #16]
 800a990:	431a      	orrs	r2, r3
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	695b      	ldr	r3, [r3, #20]
 800a996:	431a      	orrs	r2, r3
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	699b      	ldr	r3, [r3, #24]
 800a99c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a9a0:	431a      	orrs	r2, r3
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	69db      	ldr	r3, [r3, #28]
 800a9a6:	431a      	orrs	r2, r3
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	6a1b      	ldr	r3, [r3, #32]
 800a9ac:	ea42 0103 	orr.w	r1, r2, r3
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	430a      	orrs	r2, r1
 800a9ba:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	699b      	ldr	r3, [r3, #24]
 800a9c0:	0c1b      	lsrs	r3, r3, #16
 800a9c2:	f003 0104 	and.w	r1, r3, #4
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	430a      	orrs	r2, r1
 800a9d0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	69da      	ldr	r2, [r3, #28]
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a9e0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	2200      	movs	r2, #0
 800a9e6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	2201      	movs	r2, #1
 800a9ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800a9f0:	2300      	movs	r3, #0
}
 800a9f2:	4618      	mov	r0, r3
 800a9f4:	3708      	adds	r7, #8
 800a9f6:	46bd      	mov	sp, r7
 800a9f8:	bd80      	pop	{r7, pc}

0800a9fa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a9fa:	b580      	push	{r7, lr}
 800a9fc:	b088      	sub	sp, #32
 800a9fe:	af00      	add	r7, sp, #0
 800aa00:	60f8      	str	r0, [r7, #12]
 800aa02:	60b9      	str	r1, [r7, #8]
 800aa04:	603b      	str	r3, [r7, #0]
 800aa06:	4613      	mov	r3, r2
 800aa08:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800aa14:	2b01      	cmp	r3, #1
 800aa16:	d101      	bne.n	800aa1c <HAL_SPI_Transmit+0x22>
 800aa18:	2302      	movs	r3, #2
 800aa1a:	e11e      	b.n	800ac5a <HAL_SPI_Transmit+0x260>
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	2201      	movs	r2, #1
 800aa20:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800aa24:	f7f9 fc18 	bl	8004258 <HAL_GetTick>
 800aa28:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800aa2a:	88fb      	ldrh	r3, [r7, #6]
 800aa2c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800aa34:	b2db      	uxtb	r3, r3
 800aa36:	2b01      	cmp	r3, #1
 800aa38:	d002      	beq.n	800aa40 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800aa3a:	2302      	movs	r3, #2
 800aa3c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800aa3e:	e103      	b.n	800ac48 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800aa40:	68bb      	ldr	r3, [r7, #8]
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d002      	beq.n	800aa4c <HAL_SPI_Transmit+0x52>
 800aa46:	88fb      	ldrh	r3, [r7, #6]
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d102      	bne.n	800aa52 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800aa4c:	2301      	movs	r3, #1
 800aa4e:	77fb      	strb	r3, [r7, #31]
    goto error;
 800aa50:	e0fa      	b.n	800ac48 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	2203      	movs	r2, #3
 800aa56:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	2200      	movs	r2, #0
 800aa5e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	68ba      	ldr	r2, [r7, #8]
 800aa64:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	88fa      	ldrh	r2, [r7, #6]
 800aa6a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	88fa      	ldrh	r2, [r7, #6]
 800aa70:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	2200      	movs	r2, #0
 800aa76:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	2200      	movs	r2, #0
 800aa7c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	2200      	movs	r2, #0
 800aa82:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	2200      	movs	r2, #0
 800aa88:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	2200      	movs	r2, #0
 800aa8e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	689b      	ldr	r3, [r3, #8]
 800aa94:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aa98:	d107      	bne.n	800aaaa <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	681a      	ldr	r2, [r3, #0]
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800aaa8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aab4:	2b40      	cmp	r3, #64	; 0x40
 800aab6:	d007      	beq.n	800aac8 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	681a      	ldr	r2, [r3, #0]
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800aac6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	68db      	ldr	r3, [r3, #12]
 800aacc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800aad0:	d14b      	bne.n	800ab6a <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	685b      	ldr	r3, [r3, #4]
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d002      	beq.n	800aae0 <HAL_SPI_Transmit+0xe6>
 800aada:	8afb      	ldrh	r3, [r7, #22]
 800aadc:	2b01      	cmp	r3, #1
 800aade:	d13e      	bne.n	800ab5e <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aae4:	881a      	ldrh	r2, [r3, #0]
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aaf0:	1c9a      	adds	r2, r3, #2
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800aafa:	b29b      	uxth	r3, r3
 800aafc:	3b01      	subs	r3, #1
 800aafe:	b29a      	uxth	r2, r3
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800ab04:	e02b      	b.n	800ab5e <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	689b      	ldr	r3, [r3, #8]
 800ab0c:	f003 0302 	and.w	r3, r3, #2
 800ab10:	2b02      	cmp	r3, #2
 800ab12:	d112      	bne.n	800ab3a <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab18:	881a      	ldrh	r2, [r3, #0]
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab24:	1c9a      	adds	r2, r3, #2
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ab2e:	b29b      	uxth	r3, r3
 800ab30:	3b01      	subs	r3, #1
 800ab32:	b29a      	uxth	r2, r3
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	86da      	strh	r2, [r3, #54]	; 0x36
 800ab38:	e011      	b.n	800ab5e <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ab3a:	f7f9 fb8d 	bl	8004258 <HAL_GetTick>
 800ab3e:	4602      	mov	r2, r0
 800ab40:	69bb      	ldr	r3, [r7, #24]
 800ab42:	1ad3      	subs	r3, r2, r3
 800ab44:	683a      	ldr	r2, [r7, #0]
 800ab46:	429a      	cmp	r2, r3
 800ab48:	d803      	bhi.n	800ab52 <HAL_SPI_Transmit+0x158>
 800ab4a:	683b      	ldr	r3, [r7, #0]
 800ab4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab50:	d102      	bne.n	800ab58 <HAL_SPI_Transmit+0x15e>
 800ab52:	683b      	ldr	r3, [r7, #0]
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d102      	bne.n	800ab5e <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800ab58:	2303      	movs	r3, #3
 800ab5a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800ab5c:	e074      	b.n	800ac48 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ab62:	b29b      	uxth	r3, r3
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d1ce      	bne.n	800ab06 <HAL_SPI_Transmit+0x10c>
 800ab68:	e04c      	b.n	800ac04 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	685b      	ldr	r3, [r3, #4]
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d002      	beq.n	800ab78 <HAL_SPI_Transmit+0x17e>
 800ab72:	8afb      	ldrh	r3, [r7, #22]
 800ab74:	2b01      	cmp	r3, #1
 800ab76:	d140      	bne.n	800abfa <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	330c      	adds	r3, #12
 800ab82:	7812      	ldrb	r2, [r2, #0]
 800ab84:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab8a:	1c5a      	adds	r2, r3, #1
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ab94:	b29b      	uxth	r3, r3
 800ab96:	3b01      	subs	r3, #1
 800ab98:	b29a      	uxth	r2, r3
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800ab9e:	e02c      	b.n	800abfa <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	689b      	ldr	r3, [r3, #8]
 800aba6:	f003 0302 	and.w	r3, r3, #2
 800abaa:	2b02      	cmp	r3, #2
 800abac:	d113      	bne.n	800abd6 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	330c      	adds	r3, #12
 800abb8:	7812      	ldrb	r2, [r2, #0]
 800abba:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abc0:	1c5a      	adds	r2, r3, #1
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800abca:	b29b      	uxth	r3, r3
 800abcc:	3b01      	subs	r3, #1
 800abce:	b29a      	uxth	r2, r3
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	86da      	strh	r2, [r3, #54]	; 0x36
 800abd4:	e011      	b.n	800abfa <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800abd6:	f7f9 fb3f 	bl	8004258 <HAL_GetTick>
 800abda:	4602      	mov	r2, r0
 800abdc:	69bb      	ldr	r3, [r7, #24]
 800abde:	1ad3      	subs	r3, r2, r3
 800abe0:	683a      	ldr	r2, [r7, #0]
 800abe2:	429a      	cmp	r2, r3
 800abe4:	d803      	bhi.n	800abee <HAL_SPI_Transmit+0x1f4>
 800abe6:	683b      	ldr	r3, [r7, #0]
 800abe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abec:	d102      	bne.n	800abf4 <HAL_SPI_Transmit+0x1fa>
 800abee:	683b      	ldr	r3, [r7, #0]
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d102      	bne.n	800abfa <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800abf4:	2303      	movs	r3, #3
 800abf6:	77fb      	strb	r3, [r7, #31]
          goto error;
 800abf8:	e026      	b.n	800ac48 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800abfe:	b29b      	uxth	r3, r3
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d1cd      	bne.n	800aba0 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ac04:	69ba      	ldr	r2, [r7, #24]
 800ac06:	6839      	ldr	r1, [r7, #0]
 800ac08:	68f8      	ldr	r0, [r7, #12]
 800ac0a:	f000 ffdb 	bl	800bbc4 <SPI_EndRxTxTransaction>
 800ac0e:	4603      	mov	r3, r0
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d002      	beq.n	800ac1a <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	2220      	movs	r2, #32
 800ac18:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	689b      	ldr	r3, [r3, #8]
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d10a      	bne.n	800ac38 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ac22:	2300      	movs	r3, #0
 800ac24:	613b      	str	r3, [r7, #16]
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	68db      	ldr	r3, [r3, #12]
 800ac2c:	613b      	str	r3, [r7, #16]
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	689b      	ldr	r3, [r3, #8]
 800ac34:	613b      	str	r3, [r7, #16]
 800ac36:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d002      	beq.n	800ac46 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800ac40:	2301      	movs	r3, #1
 800ac42:	77fb      	strb	r3, [r7, #31]
 800ac44:	e000      	b.n	800ac48 <HAL_SPI_Transmit+0x24e>
  }

error:
 800ac46:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	2201      	movs	r2, #1
 800ac4c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	2200      	movs	r2, #0
 800ac54:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800ac58:	7ffb      	ldrb	r3, [r7, #31]
}
 800ac5a:	4618      	mov	r0, r3
 800ac5c:	3720      	adds	r7, #32
 800ac5e:	46bd      	mov	sp, r7
 800ac60:	bd80      	pop	{r7, pc}

0800ac62 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ac62:	b580      	push	{r7, lr}
 800ac64:	b088      	sub	sp, #32
 800ac66:	af02      	add	r7, sp, #8
 800ac68:	60f8      	str	r0, [r7, #12]
 800ac6a:	60b9      	str	r1, [r7, #8]
 800ac6c:	603b      	str	r3, [r7, #0]
 800ac6e:	4613      	mov	r3, r2
 800ac70:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800ac72:	2300      	movs	r3, #0
 800ac74:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	685b      	ldr	r3, [r3, #4]
 800ac7a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ac7e:	d112      	bne.n	800aca6 <HAL_SPI_Receive+0x44>
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	689b      	ldr	r3, [r3, #8]
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d10e      	bne.n	800aca6 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	2204      	movs	r2, #4
 800ac8c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800ac90:	88fa      	ldrh	r2, [r7, #6]
 800ac92:	683b      	ldr	r3, [r7, #0]
 800ac94:	9300      	str	r3, [sp, #0]
 800ac96:	4613      	mov	r3, r2
 800ac98:	68ba      	ldr	r2, [r7, #8]
 800ac9a:	68b9      	ldr	r1, [r7, #8]
 800ac9c:	68f8      	ldr	r0, [r7, #12]
 800ac9e:	f000 f8e9 	bl	800ae74 <HAL_SPI_TransmitReceive>
 800aca2:	4603      	mov	r3, r0
 800aca4:	e0e2      	b.n	800ae6c <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800acac:	2b01      	cmp	r3, #1
 800acae:	d101      	bne.n	800acb4 <HAL_SPI_Receive+0x52>
 800acb0:	2302      	movs	r3, #2
 800acb2:	e0db      	b.n	800ae6c <HAL_SPI_Receive+0x20a>
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	2201      	movs	r2, #1
 800acb8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800acbc:	f7f9 facc 	bl	8004258 <HAL_GetTick>
 800acc0:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800acc8:	b2db      	uxtb	r3, r3
 800acca:	2b01      	cmp	r3, #1
 800accc:	d002      	beq.n	800acd4 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800acce:	2302      	movs	r3, #2
 800acd0:	75fb      	strb	r3, [r7, #23]
    goto error;
 800acd2:	e0c2      	b.n	800ae5a <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800acd4:	68bb      	ldr	r3, [r7, #8]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d002      	beq.n	800ace0 <HAL_SPI_Receive+0x7e>
 800acda:	88fb      	ldrh	r3, [r7, #6]
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d102      	bne.n	800ace6 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800ace0:	2301      	movs	r3, #1
 800ace2:	75fb      	strb	r3, [r7, #23]
    goto error;
 800ace4:	e0b9      	b.n	800ae5a <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	2204      	movs	r2, #4
 800acea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	2200      	movs	r2, #0
 800acf2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	68ba      	ldr	r2, [r7, #8]
 800acf8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	88fa      	ldrh	r2, [r7, #6]
 800acfe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	88fa      	ldrh	r2, [r7, #6]
 800ad04:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	2200      	movs	r2, #0
 800ad0a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	2200      	movs	r2, #0
 800ad10:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	2200      	movs	r2, #0
 800ad16:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	2200      	movs	r2, #0
 800ad22:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	689b      	ldr	r3, [r3, #8]
 800ad28:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ad2c:	d107      	bne.n	800ad3e <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	681a      	ldr	r2, [r3, #0]
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800ad3c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad48:	2b40      	cmp	r3, #64	; 0x40
 800ad4a:	d007      	beq.n	800ad5c <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	681a      	ldr	r2, [r3, #0]
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ad5a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	68db      	ldr	r3, [r3, #12]
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d162      	bne.n	800ae2a <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800ad64:	e02e      	b.n	800adc4 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	689b      	ldr	r3, [r3, #8]
 800ad6c:	f003 0301 	and.w	r3, r3, #1
 800ad70:	2b01      	cmp	r3, #1
 800ad72:	d115      	bne.n	800ada0 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	f103 020c 	add.w	r2, r3, #12
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad80:	7812      	ldrb	r2, [r2, #0]
 800ad82:	b2d2      	uxtb	r2, r2
 800ad84:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad8a:	1c5a      	adds	r2, r3, #1
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ad94:	b29b      	uxth	r3, r3
 800ad96:	3b01      	subs	r3, #1
 800ad98:	b29a      	uxth	r2, r3
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ad9e:	e011      	b.n	800adc4 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ada0:	f7f9 fa5a 	bl	8004258 <HAL_GetTick>
 800ada4:	4602      	mov	r2, r0
 800ada6:	693b      	ldr	r3, [r7, #16]
 800ada8:	1ad3      	subs	r3, r2, r3
 800adaa:	683a      	ldr	r2, [r7, #0]
 800adac:	429a      	cmp	r2, r3
 800adae:	d803      	bhi.n	800adb8 <HAL_SPI_Receive+0x156>
 800adb0:	683b      	ldr	r3, [r7, #0]
 800adb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adb6:	d102      	bne.n	800adbe <HAL_SPI_Receive+0x15c>
 800adb8:	683b      	ldr	r3, [r7, #0]
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d102      	bne.n	800adc4 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800adbe:	2303      	movs	r3, #3
 800adc0:	75fb      	strb	r3, [r7, #23]
          goto error;
 800adc2:	e04a      	b.n	800ae5a <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800adc8:	b29b      	uxth	r3, r3
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d1cb      	bne.n	800ad66 <HAL_SPI_Receive+0x104>
 800adce:	e031      	b.n	800ae34 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	689b      	ldr	r3, [r3, #8]
 800add6:	f003 0301 	and.w	r3, r3, #1
 800adda:	2b01      	cmp	r3, #1
 800addc:	d113      	bne.n	800ae06 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	68da      	ldr	r2, [r3, #12]
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ade8:	b292      	uxth	r2, r2
 800adea:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adf0:	1c9a      	adds	r2, r3, #2
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800adfa:	b29b      	uxth	r3, r3
 800adfc:	3b01      	subs	r3, #1
 800adfe:	b29a      	uxth	r2, r3
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ae04:	e011      	b.n	800ae2a <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ae06:	f7f9 fa27 	bl	8004258 <HAL_GetTick>
 800ae0a:	4602      	mov	r2, r0
 800ae0c:	693b      	ldr	r3, [r7, #16]
 800ae0e:	1ad3      	subs	r3, r2, r3
 800ae10:	683a      	ldr	r2, [r7, #0]
 800ae12:	429a      	cmp	r2, r3
 800ae14:	d803      	bhi.n	800ae1e <HAL_SPI_Receive+0x1bc>
 800ae16:	683b      	ldr	r3, [r7, #0]
 800ae18:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae1c:	d102      	bne.n	800ae24 <HAL_SPI_Receive+0x1c2>
 800ae1e:	683b      	ldr	r3, [r7, #0]
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d102      	bne.n	800ae2a <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800ae24:	2303      	movs	r3, #3
 800ae26:	75fb      	strb	r3, [r7, #23]
          goto error;
 800ae28:	e017      	b.n	800ae5a <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ae2e:	b29b      	uxth	r3, r3
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d1cd      	bne.n	800add0 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ae34:	693a      	ldr	r2, [r7, #16]
 800ae36:	6839      	ldr	r1, [r7, #0]
 800ae38:	68f8      	ldr	r0, [r7, #12]
 800ae3a:	f000 fe5d 	bl	800baf8 <SPI_EndRxTransaction>
 800ae3e:	4603      	mov	r3, r0
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d002      	beq.n	800ae4a <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	2220      	movs	r2, #32
 800ae48:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d002      	beq.n	800ae58 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800ae52:	2301      	movs	r3, #1
 800ae54:	75fb      	strb	r3, [r7, #23]
 800ae56:	e000      	b.n	800ae5a <HAL_SPI_Receive+0x1f8>
  }

error :
 800ae58:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	2201      	movs	r2, #1
 800ae5e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	2200      	movs	r2, #0
 800ae66:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800ae6a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	3718      	adds	r7, #24
 800ae70:	46bd      	mov	sp, r7
 800ae72:	bd80      	pop	{r7, pc}

0800ae74 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800ae74:	b580      	push	{r7, lr}
 800ae76:	b08c      	sub	sp, #48	; 0x30
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	60f8      	str	r0, [r7, #12]
 800ae7c:	60b9      	str	r1, [r7, #8]
 800ae7e:	607a      	str	r2, [r7, #4]
 800ae80:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800ae82:	2301      	movs	r3, #1
 800ae84:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800ae86:	2300      	movs	r3, #0
 800ae88:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ae92:	2b01      	cmp	r3, #1
 800ae94:	d101      	bne.n	800ae9a <HAL_SPI_TransmitReceive+0x26>
 800ae96:	2302      	movs	r3, #2
 800ae98:	e18a      	b.n	800b1b0 <HAL_SPI_TransmitReceive+0x33c>
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	2201      	movs	r2, #1
 800ae9e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800aea2:	f7f9 f9d9 	bl	8004258 <HAL_GetTick>
 800aea6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800aeae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	685b      	ldr	r3, [r3, #4]
 800aeb6:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800aeb8:	887b      	ldrh	r3, [r7, #2]
 800aeba:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800aebc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800aec0:	2b01      	cmp	r3, #1
 800aec2:	d00f      	beq.n	800aee4 <HAL_SPI_TransmitReceive+0x70>
 800aec4:	69fb      	ldr	r3, [r7, #28]
 800aec6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800aeca:	d107      	bne.n	800aedc <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	689b      	ldr	r3, [r3, #8]
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d103      	bne.n	800aedc <HAL_SPI_TransmitReceive+0x68>
 800aed4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800aed8:	2b04      	cmp	r3, #4
 800aeda:	d003      	beq.n	800aee4 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800aedc:	2302      	movs	r3, #2
 800aede:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800aee2:	e15b      	b.n	800b19c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800aee4:	68bb      	ldr	r3, [r7, #8]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d005      	beq.n	800aef6 <HAL_SPI_TransmitReceive+0x82>
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d002      	beq.n	800aef6 <HAL_SPI_TransmitReceive+0x82>
 800aef0:	887b      	ldrh	r3, [r7, #2]
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d103      	bne.n	800aefe <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800aef6:	2301      	movs	r3, #1
 800aef8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800aefc:	e14e      	b.n	800b19c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800af04:	b2db      	uxtb	r3, r3
 800af06:	2b04      	cmp	r3, #4
 800af08:	d003      	beq.n	800af12 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	2205      	movs	r2, #5
 800af0e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	2200      	movs	r2, #0
 800af16:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	687a      	ldr	r2, [r7, #4]
 800af1c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	887a      	ldrh	r2, [r7, #2]
 800af22:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	887a      	ldrh	r2, [r7, #2]
 800af28:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	68ba      	ldr	r2, [r7, #8]
 800af2e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	887a      	ldrh	r2, [r7, #2]
 800af34:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	887a      	ldrh	r2, [r7, #2]
 800af3a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	2200      	movs	r2, #0
 800af40:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	2200      	movs	r2, #0
 800af46:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af52:	2b40      	cmp	r3, #64	; 0x40
 800af54:	d007      	beq.n	800af66 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	681a      	ldr	r2, [r3, #0]
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800af64:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800af66:	68fb      	ldr	r3, [r7, #12]
 800af68:	68db      	ldr	r3, [r3, #12]
 800af6a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800af6e:	d178      	bne.n	800b062 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	685b      	ldr	r3, [r3, #4]
 800af74:	2b00      	cmp	r3, #0
 800af76:	d002      	beq.n	800af7e <HAL_SPI_TransmitReceive+0x10a>
 800af78:	8b7b      	ldrh	r3, [r7, #26]
 800af7a:	2b01      	cmp	r3, #1
 800af7c:	d166      	bne.n	800b04c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af82:	881a      	ldrh	r2, [r3, #0]
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af8e:	1c9a      	adds	r2, r3, #2
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800af98:	b29b      	uxth	r3, r3
 800af9a:	3b01      	subs	r3, #1
 800af9c:	b29a      	uxth	r2, r3
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800afa2:	e053      	b.n	800b04c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	689b      	ldr	r3, [r3, #8]
 800afaa:	f003 0302 	and.w	r3, r3, #2
 800afae:	2b02      	cmp	r3, #2
 800afb0:	d11b      	bne.n	800afea <HAL_SPI_TransmitReceive+0x176>
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800afb6:	b29b      	uxth	r3, r3
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d016      	beq.n	800afea <HAL_SPI_TransmitReceive+0x176>
 800afbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afbe:	2b01      	cmp	r3, #1
 800afc0:	d113      	bne.n	800afea <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800afc6:	881a      	ldrh	r2, [r3, #0]
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800afd2:	1c9a      	adds	r2, r3, #2
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800afdc:	b29b      	uxth	r3, r3
 800afde:	3b01      	subs	r3, #1
 800afe0:	b29a      	uxth	r2, r3
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800afe6:	2300      	movs	r3, #0
 800afe8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	689b      	ldr	r3, [r3, #8]
 800aff0:	f003 0301 	and.w	r3, r3, #1
 800aff4:	2b01      	cmp	r3, #1
 800aff6:	d119      	bne.n	800b02c <HAL_SPI_TransmitReceive+0x1b8>
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800affc:	b29b      	uxth	r3, r3
 800affe:	2b00      	cmp	r3, #0
 800b000:	d014      	beq.n	800b02c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	68da      	ldr	r2, [r3, #12]
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b00c:	b292      	uxth	r2, r2
 800b00e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b014:	1c9a      	adds	r2, r3, #2
 800b016:	68fb      	ldr	r3, [r7, #12]
 800b018:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b01e:	b29b      	uxth	r3, r3
 800b020:	3b01      	subs	r3, #1
 800b022:	b29a      	uxth	r2, r3
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b028:	2301      	movs	r3, #1
 800b02a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800b02c:	f7f9 f914 	bl	8004258 <HAL_GetTick>
 800b030:	4602      	mov	r2, r0
 800b032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b034:	1ad3      	subs	r3, r2, r3
 800b036:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b038:	429a      	cmp	r2, r3
 800b03a:	d807      	bhi.n	800b04c <HAL_SPI_TransmitReceive+0x1d8>
 800b03c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b03e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b042:	d003      	beq.n	800b04c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800b044:	2303      	movs	r3, #3
 800b046:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800b04a:	e0a7      	b.n	800b19c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b050:	b29b      	uxth	r3, r3
 800b052:	2b00      	cmp	r3, #0
 800b054:	d1a6      	bne.n	800afa4 <HAL_SPI_TransmitReceive+0x130>
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b05a:	b29b      	uxth	r3, r3
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d1a1      	bne.n	800afa4 <HAL_SPI_TransmitReceive+0x130>
 800b060:	e07c      	b.n	800b15c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	685b      	ldr	r3, [r3, #4]
 800b066:	2b00      	cmp	r3, #0
 800b068:	d002      	beq.n	800b070 <HAL_SPI_TransmitReceive+0x1fc>
 800b06a:	8b7b      	ldrh	r3, [r7, #26]
 800b06c:	2b01      	cmp	r3, #1
 800b06e:	d16b      	bne.n	800b148 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	330c      	adds	r3, #12
 800b07a:	7812      	ldrb	r2, [r2, #0]
 800b07c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b082:	1c5a      	adds	r2, r3, #1
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b08c:	b29b      	uxth	r3, r3
 800b08e:	3b01      	subs	r3, #1
 800b090:	b29a      	uxth	r2, r3
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b096:	e057      	b.n	800b148 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	689b      	ldr	r3, [r3, #8]
 800b09e:	f003 0302 	and.w	r3, r3, #2
 800b0a2:	2b02      	cmp	r3, #2
 800b0a4:	d11c      	bne.n	800b0e0 <HAL_SPI_TransmitReceive+0x26c>
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b0aa:	b29b      	uxth	r3, r3
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d017      	beq.n	800b0e0 <HAL_SPI_TransmitReceive+0x26c>
 800b0b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0b2:	2b01      	cmp	r3, #1
 800b0b4:	d114      	bne.n	800b0e0 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	330c      	adds	r3, #12
 800b0c0:	7812      	ldrb	r2, [r2, #0]
 800b0c2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b0c8:	1c5a      	adds	r2, r3, #1
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b0d2:	b29b      	uxth	r3, r3
 800b0d4:	3b01      	subs	r3, #1
 800b0d6:	b29a      	uxth	r2, r3
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b0dc:	2300      	movs	r3, #0
 800b0de:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	689b      	ldr	r3, [r3, #8]
 800b0e6:	f003 0301 	and.w	r3, r3, #1
 800b0ea:	2b01      	cmp	r3, #1
 800b0ec:	d119      	bne.n	800b122 <HAL_SPI_TransmitReceive+0x2ae>
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b0f2:	b29b      	uxth	r3, r3
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d014      	beq.n	800b122 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	68da      	ldr	r2, [r3, #12]
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b102:	b2d2      	uxtb	r2, r2
 800b104:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b10a:	1c5a      	adds	r2, r3, #1
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b114:	b29b      	uxth	r3, r3
 800b116:	3b01      	subs	r3, #1
 800b118:	b29a      	uxth	r2, r3
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b11e:	2301      	movs	r3, #1
 800b120:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800b122:	f7f9 f899 	bl	8004258 <HAL_GetTick>
 800b126:	4602      	mov	r2, r0
 800b128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b12a:	1ad3      	subs	r3, r2, r3
 800b12c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b12e:	429a      	cmp	r2, r3
 800b130:	d803      	bhi.n	800b13a <HAL_SPI_TransmitReceive+0x2c6>
 800b132:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b134:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b138:	d102      	bne.n	800b140 <HAL_SPI_TransmitReceive+0x2cc>
 800b13a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d103      	bne.n	800b148 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800b140:	2303      	movs	r3, #3
 800b142:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800b146:	e029      	b.n	800b19c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b14c:	b29b      	uxth	r3, r3
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d1a2      	bne.n	800b098 <HAL_SPI_TransmitReceive+0x224>
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b156:	b29b      	uxth	r3, r3
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d19d      	bne.n	800b098 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b15c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b15e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b160:	68f8      	ldr	r0, [r7, #12]
 800b162:	f000 fd2f 	bl	800bbc4 <SPI_EndRxTxTransaction>
 800b166:	4603      	mov	r3, r0
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d006      	beq.n	800b17a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800b16c:	2301      	movs	r3, #1
 800b16e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	2220      	movs	r2, #32
 800b176:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800b178:	e010      	b.n	800b19c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	689b      	ldr	r3, [r3, #8]
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d10b      	bne.n	800b19a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b182:	2300      	movs	r3, #0
 800b184:	617b      	str	r3, [r7, #20]
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	68db      	ldr	r3, [r3, #12]
 800b18c:	617b      	str	r3, [r7, #20]
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	689b      	ldr	r3, [r3, #8]
 800b194:	617b      	str	r3, [r7, #20]
 800b196:	697b      	ldr	r3, [r7, #20]
 800b198:	e000      	b.n	800b19c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800b19a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	2201      	movs	r2, #1
 800b1a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	2200      	movs	r2, #0
 800b1a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b1ac:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800b1b0:	4618      	mov	r0, r3
 800b1b2:	3730      	adds	r7, #48	; 0x30
 800b1b4:	46bd      	mov	sp, r7
 800b1b6:	bd80      	pop	{r7, pc}

0800b1b8 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800b1b8:	b480      	push	{r7}
 800b1ba:	b087      	sub	sp, #28
 800b1bc:	af00      	add	r7, sp, #0
 800b1be:	60f8      	str	r0, [r7, #12]
 800b1c0:	60b9      	str	r1, [r7, #8]
 800b1c2:	4613      	mov	r3, r2
 800b1c4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b1c6:	2300      	movs	r3, #0
 800b1c8:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b1d0:	2b01      	cmp	r3, #1
 800b1d2:	d101      	bne.n	800b1d8 <HAL_SPI_Transmit_IT+0x20>
 800b1d4:	2302      	movs	r3, #2
 800b1d6:	e067      	b.n	800b2a8 <HAL_SPI_Transmit_IT+0xf0>
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	2201      	movs	r2, #1
 800b1dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 800b1e0:	68bb      	ldr	r3, [r7, #8]
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d002      	beq.n	800b1ec <HAL_SPI_Transmit_IT+0x34>
 800b1e6:	88fb      	ldrh	r3, [r7, #6]
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d102      	bne.n	800b1f2 <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 800b1ec:	2301      	movs	r3, #1
 800b1ee:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b1f0:	e055      	b.n	800b29e <HAL_SPI_Transmit_IT+0xe6>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b1f8:	b2db      	uxtb	r3, r3
 800b1fa:	2b01      	cmp	r3, #1
 800b1fc:	d002      	beq.n	800b204 <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 800b1fe:	2302      	movs	r3, #2
 800b200:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b202:	e04c      	b.n	800b29e <HAL_SPI_Transmit_IT+0xe6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	2203      	movs	r2, #3
 800b208:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	2200      	movs	r2, #0
 800b210:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	68ba      	ldr	r2, [r7, #8]
 800b216:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	88fa      	ldrh	r2, [r7, #6]
 800b21c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	88fa      	ldrh	r2, [r7, #6]
 800b222:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	2200      	movs	r2, #0
 800b228:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	2200      	movs	r2, #0
 800b22e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	2200      	movs	r2, #0
 800b234:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	2200      	movs	r2, #0
 800b23a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	68db      	ldr	r3, [r3, #12]
 800b240:	2b00      	cmp	r3, #0
 800b242:	d003      	beq.n	800b24c <HAL_SPI_Transmit_IT+0x94>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	4a1b      	ldr	r2, [pc, #108]	; (800b2b4 <HAL_SPI_Transmit_IT+0xfc>)
 800b248:	645a      	str	r2, [r3, #68]	; 0x44
 800b24a:	e002      	b.n	800b252 <HAL_SPI_Transmit_IT+0x9a>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	4a1a      	ldr	r2, [pc, #104]	; (800b2b8 <HAL_SPI_Transmit_IT+0x100>)
 800b250:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	689b      	ldr	r3, [r3, #8]
 800b256:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b25a:	d107      	bne.n	800b26c <HAL_SPI_Transmit_IT+0xb4>
  {
    SPI_1LINE_TX(hspi);
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	681a      	ldr	r2, [r3, #0]
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b26a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	685a      	ldr	r2, [r3, #4]
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 800b27a:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b286:	2b40      	cmp	r3, #64	; 0x40
 800b288:	d008      	beq.n	800b29c <HAL_SPI_Transmit_IT+0xe4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	681a      	ldr	r2, [r3, #0]
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b298:	601a      	str	r2, [r3, #0]
 800b29a:	e000      	b.n	800b29e <HAL_SPI_Transmit_IT+0xe6>
  }

error :
 800b29c:	bf00      	nop
  __HAL_UNLOCK(hspi);
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	2200      	movs	r2, #0
 800b2a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b2a6:	7dfb      	ldrb	r3, [r7, #23]
}
 800b2a8:	4618      	mov	r0, r3
 800b2aa:	371c      	adds	r7, #28
 800b2ac:	46bd      	mov	sp, r7
 800b2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b2:	4770      	bx	lr
 800b2b4:	0800b9e1 	.word	0x0800b9e1
 800b2b8:	0800b99b 	.word	0x0800b99b

0800b2bc <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800b2bc:	b580      	push	{r7, lr}
 800b2be:	b086      	sub	sp, #24
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	60f8      	str	r0, [r7, #12]
 800b2c4:	60b9      	str	r1, [r7, #8]
 800b2c6:	4613      	mov	r3, r2
 800b2c8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b2ca:	2300      	movs	r3, #0
 800b2cc:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	689b      	ldr	r3, [r3, #8]
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d110      	bne.n	800b2f8 <HAL_SPI_Receive_IT+0x3c>
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	685b      	ldr	r3, [r3, #4]
 800b2da:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b2de:	d10b      	bne.n	800b2f8 <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	2204      	movs	r2, #4
 800b2e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 800b2e8:	88fb      	ldrh	r3, [r7, #6]
 800b2ea:	68ba      	ldr	r2, [r7, #8]
 800b2ec:	68b9      	ldr	r1, [r7, #8]
 800b2ee:	68f8      	ldr	r0, [r7, #12]
 800b2f0:	f000 f87a 	bl	800b3e8 <HAL_SPI_TransmitReceive_IT>
 800b2f4:	4603      	mov	r3, r0
 800b2f6:	e06e      	b.n	800b3d6 <HAL_SPI_Receive_IT+0x11a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b2fe:	2b01      	cmp	r3, #1
 800b300:	d101      	bne.n	800b306 <HAL_SPI_Receive_IT+0x4a>
 800b302:	2302      	movs	r3, #2
 800b304:	e067      	b.n	800b3d6 <HAL_SPI_Receive_IT+0x11a>
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	2201      	movs	r2, #1
 800b30a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 800b30e:	68fb      	ldr	r3, [r7, #12]
 800b310:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b314:	b2db      	uxtb	r3, r3
 800b316:	2b01      	cmp	r3, #1
 800b318:	d002      	beq.n	800b320 <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 800b31a:	2302      	movs	r3, #2
 800b31c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b31e:	e055      	b.n	800b3cc <HAL_SPI_Receive_IT+0x110>
  }

  if ((pData == NULL) || (Size == 0U))
 800b320:	68bb      	ldr	r3, [r7, #8]
 800b322:	2b00      	cmp	r3, #0
 800b324:	d002      	beq.n	800b32c <HAL_SPI_Receive_IT+0x70>
 800b326:	88fb      	ldrh	r3, [r7, #6]
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d102      	bne.n	800b332 <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 800b32c:	2301      	movs	r3, #1
 800b32e:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b330:	e04c      	b.n	800b3cc <HAL_SPI_Receive_IT+0x110>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	2204      	movs	r2, #4
 800b336:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	2200      	movs	r2, #0
 800b33e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	68ba      	ldr	r2, [r7, #8]
 800b344:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	88fa      	ldrh	r2, [r7, #6]
 800b34a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	88fa      	ldrh	r2, [r7, #6]
 800b350:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	2200      	movs	r2, #0
 800b356:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	2200      	movs	r2, #0
 800b35c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	2200      	movs	r2, #0
 800b362:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxISR       = NULL;
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	2200      	movs	r2, #0
 800b368:	645a      	str	r2, [r3, #68]	; 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	68db      	ldr	r3, [r3, #12]
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d003      	beq.n	800b37a <HAL_SPI_Receive_IT+0xbe>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	4a1a      	ldr	r2, [pc, #104]	; (800b3e0 <HAL_SPI_Receive_IT+0x124>)
 800b376:	641a      	str	r2, [r3, #64]	; 0x40
 800b378:	e002      	b.n	800b380 <HAL_SPI_Receive_IT+0xc4>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	4a19      	ldr	r2, [pc, #100]	; (800b3e4 <HAL_SPI_Receive_IT+0x128>)
 800b37e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	689b      	ldr	r3, [r3, #8]
 800b384:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b388:	d107      	bne.n	800b39a <HAL_SPI_Receive_IT+0xde>
  {
    SPI_1LINE_RX(hspi);
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	681a      	ldr	r2, [r3, #0]
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800b398:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	685a      	ldr	r2, [r3, #4]
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800b3a8:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b3b4:	2b40      	cmp	r3, #64	; 0x40
 800b3b6:	d008      	beq.n	800b3ca <HAL_SPI_Receive_IT+0x10e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	681a      	ldr	r2, [r3, #0]
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b3c6:	601a      	str	r2, [r3, #0]
 800b3c8:	e000      	b.n	800b3cc <HAL_SPI_Receive_IT+0x110>
  }

error :
 800b3ca:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	2200      	movs	r2, #0
 800b3d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b3d4:	7dfb      	ldrb	r3, [r7, #23]
}
 800b3d6:	4618      	mov	r0, r3
 800b3d8:	3718      	adds	r7, #24
 800b3da:	46bd      	mov	sp, r7
 800b3dc:	bd80      	pop	{r7, pc}
 800b3de:	bf00      	nop
 800b3e0:	0800b955 	.word	0x0800b955
 800b3e4:	0800b90b 	.word	0x0800b90b

0800b3e8 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 800b3e8:	b480      	push	{r7}
 800b3ea:	b087      	sub	sp, #28
 800b3ec:	af00      	add	r7, sp, #0
 800b3ee:	60f8      	str	r0, [r7, #12]
 800b3f0:	60b9      	str	r1, [r7, #8]
 800b3f2:	607a      	str	r2, [r7, #4]
 800b3f4:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800b3f6:	2300      	movs	r3, #0
 800b3f8:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b400:	2b01      	cmp	r3, #1
 800b402:	d101      	bne.n	800b408 <HAL_SPI_TransmitReceive_IT+0x20>
 800b404:	2302      	movs	r3, #2
 800b406:	e075      	b.n	800b4f4 <HAL_SPI_TransmitReceive_IT+0x10c>
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	2201      	movs	r2, #1
 800b40c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b416:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	685b      	ldr	r3, [r3, #4]
 800b41c:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b41e:	7dbb      	ldrb	r3, [r7, #22]
 800b420:	2b01      	cmp	r3, #1
 800b422:	d00d      	beq.n	800b440 <HAL_SPI_TransmitReceive_IT+0x58>
 800b424:	693b      	ldr	r3, [r7, #16]
 800b426:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b42a:	d106      	bne.n	800b43a <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	689b      	ldr	r3, [r3, #8]
 800b430:	2b00      	cmp	r3, #0
 800b432:	d102      	bne.n	800b43a <HAL_SPI_TransmitReceive_IT+0x52>
 800b434:	7dbb      	ldrb	r3, [r7, #22]
 800b436:	2b04      	cmp	r3, #4
 800b438:	d002      	beq.n	800b440 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 800b43a:	2302      	movs	r3, #2
 800b43c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b43e:	e054      	b.n	800b4ea <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b440:	68bb      	ldr	r3, [r7, #8]
 800b442:	2b00      	cmp	r3, #0
 800b444:	d005      	beq.n	800b452 <HAL_SPI_TransmitReceive_IT+0x6a>
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d002      	beq.n	800b452 <HAL_SPI_TransmitReceive_IT+0x6a>
 800b44c:	887b      	ldrh	r3, [r7, #2]
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d102      	bne.n	800b458 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 800b452:	2301      	movs	r3, #1
 800b454:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b456:	e048      	b.n	800b4ea <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b45e:	b2db      	uxtb	r3, r3
 800b460:	2b04      	cmp	r3, #4
 800b462:	d003      	beq.n	800b46c <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	2205      	movs	r2, #5
 800b468:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	2200      	movs	r2, #0
 800b470:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	68ba      	ldr	r2, [r7, #8]
 800b476:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	887a      	ldrh	r2, [r7, #2]
 800b47c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	887a      	ldrh	r2, [r7, #2]
 800b482:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	687a      	ldr	r2, [r7, #4]
 800b488:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	887a      	ldrh	r2, [r7, #2]
 800b48e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	887a      	ldrh	r2, [r7, #2]
 800b494:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	68db      	ldr	r3, [r3, #12]
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d006      	beq.n	800b4ac <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	4a17      	ldr	r2, [pc, #92]	; (800b500 <HAL_SPI_TransmitReceive_IT+0x118>)
 800b4a2:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	4a17      	ldr	r2, [pc, #92]	; (800b504 <HAL_SPI_TransmitReceive_IT+0x11c>)
 800b4a8:	645a      	str	r2, [r3, #68]	; 0x44
 800b4aa:	e005      	b.n	800b4b8 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 800b4ac:	68fb      	ldr	r3, [r7, #12]
 800b4ae:	4a16      	ldr	r2, [pc, #88]	; (800b508 <HAL_SPI_TransmitReceive_IT+0x120>)
 800b4b0:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	4a15      	ldr	r2, [pc, #84]	; (800b50c <HAL_SPI_TransmitReceive_IT+0x124>)
 800b4b6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	685a      	ldr	r2, [r3, #4]
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 800b4c6:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b4d2:	2b40      	cmp	r3, #64	; 0x40
 800b4d4:	d008      	beq.n	800b4e8 <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	681a      	ldr	r2, [r3, #0]
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b4e4:	601a      	str	r2, [r3, #0]
 800b4e6:	e000      	b.n	800b4ea <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 800b4e8:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	2200      	movs	r2, #0
 800b4ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b4f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800b4f4:	4618      	mov	r0, r3
 800b4f6:	371c      	adds	r7, #28
 800b4f8:	46bd      	mov	sp, r7
 800b4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4fe:	4770      	bx	lr
 800b500:	0800b84d 	.word	0x0800b84d
 800b504:	0800b8ad 	.word	0x0800b8ad
 800b508:	0800b789 	.word	0x0800b789
 800b50c:	0800b7ed 	.word	0x0800b7ed

0800b510 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800b510:	b580      	push	{r7, lr}
 800b512:	b088      	sub	sp, #32
 800b514:	af00      	add	r7, sp, #0
 800b516:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	685b      	ldr	r3, [r3, #4]
 800b51e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	689b      	ldr	r3, [r3, #8]
 800b526:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800b528:	69bb      	ldr	r3, [r7, #24]
 800b52a:	099b      	lsrs	r3, r3, #6
 800b52c:	f003 0301 	and.w	r3, r3, #1
 800b530:	2b00      	cmp	r3, #0
 800b532:	d10f      	bne.n	800b554 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800b534:	69bb      	ldr	r3, [r7, #24]
 800b536:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d00a      	beq.n	800b554 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800b53e:	69fb      	ldr	r3, [r7, #28]
 800b540:	099b      	lsrs	r3, r3, #6
 800b542:	f003 0301 	and.w	r3, r3, #1
 800b546:	2b00      	cmp	r3, #0
 800b548:	d004      	beq.n	800b554 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b54e:	6878      	ldr	r0, [r7, #4]
 800b550:	4798      	blx	r3
    return;
 800b552:	e0d7      	b.n	800b704 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800b554:	69bb      	ldr	r3, [r7, #24]
 800b556:	085b      	lsrs	r3, r3, #1
 800b558:	f003 0301 	and.w	r3, r3, #1
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d00a      	beq.n	800b576 <HAL_SPI_IRQHandler+0x66>
 800b560:	69fb      	ldr	r3, [r7, #28]
 800b562:	09db      	lsrs	r3, r3, #7
 800b564:	f003 0301 	and.w	r3, r3, #1
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d004      	beq.n	800b576 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b570:	6878      	ldr	r0, [r7, #4]
 800b572:	4798      	blx	r3
    return;
 800b574:	e0c6      	b.n	800b704 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800b576:	69bb      	ldr	r3, [r7, #24]
 800b578:	095b      	lsrs	r3, r3, #5
 800b57a:	f003 0301 	and.w	r3, r3, #1
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d10c      	bne.n	800b59c <HAL_SPI_IRQHandler+0x8c>
 800b582:	69bb      	ldr	r3, [r7, #24]
 800b584:	099b      	lsrs	r3, r3, #6
 800b586:	f003 0301 	and.w	r3, r3, #1
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d106      	bne.n	800b59c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800b58e:	69bb      	ldr	r3, [r7, #24]
 800b590:	0a1b      	lsrs	r3, r3, #8
 800b592:	f003 0301 	and.w	r3, r3, #1
 800b596:	2b00      	cmp	r3, #0
 800b598:	f000 80b4 	beq.w	800b704 <HAL_SPI_IRQHandler+0x1f4>
 800b59c:	69fb      	ldr	r3, [r7, #28]
 800b59e:	095b      	lsrs	r3, r3, #5
 800b5a0:	f003 0301 	and.w	r3, r3, #1
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	f000 80ad 	beq.w	800b704 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800b5aa:	69bb      	ldr	r3, [r7, #24]
 800b5ac:	099b      	lsrs	r3, r3, #6
 800b5ae:	f003 0301 	and.w	r3, r3, #1
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d023      	beq.n	800b5fe <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b5bc:	b2db      	uxtb	r3, r3
 800b5be:	2b03      	cmp	r3, #3
 800b5c0:	d011      	beq.n	800b5e6 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b5c6:	f043 0204 	orr.w	r2, r3, #4
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b5ce:	2300      	movs	r3, #0
 800b5d0:	617b      	str	r3, [r7, #20]
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	68db      	ldr	r3, [r3, #12]
 800b5d8:	617b      	str	r3, [r7, #20]
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	689b      	ldr	r3, [r3, #8]
 800b5e0:	617b      	str	r3, [r7, #20]
 800b5e2:	697b      	ldr	r3, [r7, #20]
 800b5e4:	e00b      	b.n	800b5fe <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b5e6:	2300      	movs	r3, #0
 800b5e8:	613b      	str	r3, [r7, #16]
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	68db      	ldr	r3, [r3, #12]
 800b5f0:	613b      	str	r3, [r7, #16]
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	689b      	ldr	r3, [r3, #8]
 800b5f8:	613b      	str	r3, [r7, #16]
 800b5fa:	693b      	ldr	r3, [r7, #16]
        return;
 800b5fc:	e082      	b.n	800b704 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800b5fe:	69bb      	ldr	r3, [r7, #24]
 800b600:	095b      	lsrs	r3, r3, #5
 800b602:	f003 0301 	and.w	r3, r3, #1
 800b606:	2b00      	cmp	r3, #0
 800b608:	d014      	beq.n	800b634 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b60e:	f043 0201 	orr.w	r2, r3, #1
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800b616:	2300      	movs	r3, #0
 800b618:	60fb      	str	r3, [r7, #12]
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	689b      	ldr	r3, [r3, #8]
 800b620:	60fb      	str	r3, [r7, #12]
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	681a      	ldr	r2, [r3, #0]
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b630:	601a      	str	r2, [r3, #0]
 800b632:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800b634:	69bb      	ldr	r3, [r7, #24]
 800b636:	0a1b      	lsrs	r3, r3, #8
 800b638:	f003 0301 	and.w	r3, r3, #1
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d00c      	beq.n	800b65a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b644:	f043 0208 	orr.w	r2, r3, #8
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800b64c:	2300      	movs	r3, #0
 800b64e:	60bb      	str	r3, [r7, #8]
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	689b      	ldr	r3, [r3, #8]
 800b656:	60bb      	str	r3, [r7, #8]
 800b658:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d04f      	beq.n	800b702 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	685a      	ldr	r2, [r3, #4]
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800b670:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	2201      	movs	r2, #1
 800b676:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800b67a:	69fb      	ldr	r3, [r7, #28]
 800b67c:	f003 0302 	and.w	r3, r3, #2
 800b680:	2b00      	cmp	r3, #0
 800b682:	d104      	bne.n	800b68e <HAL_SPI_IRQHandler+0x17e>
 800b684:	69fb      	ldr	r3, [r7, #28]
 800b686:	f003 0301 	and.w	r3, r3, #1
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d034      	beq.n	800b6f8 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	685a      	ldr	r2, [r3, #4]
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	f022 0203 	bic.w	r2, r2, #3
 800b69c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d011      	beq.n	800b6ca <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b6aa:	4a18      	ldr	r2, [pc, #96]	; (800b70c <HAL_SPI_IRQHandler+0x1fc>)
 800b6ac:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b6b2:	4618      	mov	r0, r3
 800b6b4:	f7fa fbb0 	bl	8005e18 <HAL_DMA_Abort_IT>
 800b6b8:	4603      	mov	r3, r0
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d005      	beq.n	800b6ca <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b6c2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d016      	beq.n	800b700 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b6d6:	4a0d      	ldr	r2, [pc, #52]	; (800b70c <HAL_SPI_IRQHandler+0x1fc>)
 800b6d8:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b6de:	4618      	mov	r0, r3
 800b6e0:	f7fa fb9a 	bl	8005e18 <HAL_DMA_Abort_IT>
 800b6e4:	4603      	mov	r3, r0
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d00a      	beq.n	800b700 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b6ee:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800b6f6:	e003      	b.n	800b700 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800b6f8:	6878      	ldr	r0, [r7, #4]
 800b6fa:	f000 f827 	bl	800b74c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800b6fe:	e000      	b.n	800b702 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800b700:	bf00      	nop
    return;
 800b702:	bf00      	nop
  }
}
 800b704:	3720      	adds	r7, #32
 800b706:	46bd      	mov	sp, r7
 800b708:	bd80      	pop	{r7, pc}
 800b70a:	bf00      	nop
 800b70c:	0800b761 	.word	0x0800b761

0800b710 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800b710:	b480      	push	{r7}
 800b712:	b083      	sub	sp, #12
 800b714:	af00      	add	r7, sp, #0
 800b716:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800b718:	bf00      	nop
 800b71a:	370c      	adds	r7, #12
 800b71c:	46bd      	mov	sp, r7
 800b71e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b722:	4770      	bx	lr

0800b724 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800b724:	b480      	push	{r7}
 800b726:	b083      	sub	sp, #12
 800b728:	af00      	add	r7, sp, #0
 800b72a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800b72c:	bf00      	nop
 800b72e:	370c      	adds	r7, #12
 800b730:	46bd      	mov	sp, r7
 800b732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b736:	4770      	bx	lr

0800b738 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800b738:	b480      	push	{r7}
 800b73a:	b083      	sub	sp, #12
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800b740:	bf00      	nop
 800b742:	370c      	adds	r7, #12
 800b744:	46bd      	mov	sp, r7
 800b746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b74a:	4770      	bx	lr

0800b74c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800b74c:	b480      	push	{r7}
 800b74e:	b083      	sub	sp, #12
 800b750:	af00      	add	r7, sp, #0
 800b752:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800b754:	bf00      	nop
 800b756:	370c      	adds	r7, #12
 800b758:	46bd      	mov	sp, r7
 800b75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b75e:	4770      	bx	lr

0800b760 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b760:	b580      	push	{r7, lr}
 800b762:	b084      	sub	sp, #16
 800b764:	af00      	add	r7, sp, #0
 800b766:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b76c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	2200      	movs	r2, #0
 800b772:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	2200      	movs	r2, #0
 800b778:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800b77a:	68f8      	ldr	r0, [r7, #12]
 800b77c:	f7ff ffe6 	bl	800b74c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b780:	bf00      	nop
 800b782:	3710      	adds	r7, #16
 800b784:	46bd      	mov	sp, r7
 800b786:	bd80      	pop	{r7, pc}

0800b788 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800b788:	b580      	push	{r7, lr}
 800b78a:	b082      	sub	sp, #8
 800b78c:	af00      	add	r7, sp, #0
 800b78e:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	f103 020c 	add.w	r2, r3, #12
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b79c:	7812      	ldrb	r2, [r2, #0]
 800b79e:	b2d2      	uxtb	r2, r2
 800b7a0:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b7a6:	1c5a      	adds	r2, r3, #1
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b7b0:	b29b      	uxth	r3, r3
 800b7b2:	3b01      	subs	r3, #1
 800b7b4:	b29a      	uxth	r2, r3
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b7be:	b29b      	uxth	r3, r3
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d10f      	bne.n	800b7e4 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	685a      	ldr	r2, [r3, #4]
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800b7d2:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b7d8:	b29b      	uxth	r3, r3
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d102      	bne.n	800b7e4 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 800b7de:	6878      	ldr	r0, [r7, #4]
 800b7e0:	f000 fa32 	bl	800bc48 <SPI_CloseRxTx_ISR>
    }
  }
}
 800b7e4:	bf00      	nop
 800b7e6:	3708      	adds	r7, #8
 800b7e8:	46bd      	mov	sp, r7
 800b7ea:	bd80      	pop	{r7, pc}

0800b7ec <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800b7ec:	b580      	push	{r7, lr}
 800b7ee:	b082      	sub	sp, #8
 800b7f0:	af00      	add	r7, sp, #0
 800b7f2:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	330c      	adds	r3, #12
 800b7fe:	7812      	ldrb	r2, [r2, #0]
 800b800:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b806:	1c5a      	adds	r2, r3, #1
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b810:	b29b      	uxth	r3, r3
 800b812:	3b01      	subs	r3, #1
 800b814:	b29a      	uxth	r2, r3
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b81e:	b29b      	uxth	r3, r3
 800b820:	2b00      	cmp	r3, #0
 800b822:	d10f      	bne.n	800b844 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	685a      	ldr	r2, [r3, #4]
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b832:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b838:	b29b      	uxth	r3, r3
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d102      	bne.n	800b844 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800b83e:	6878      	ldr	r0, [r7, #4]
 800b840:	f000 fa02 	bl	800bc48 <SPI_CloseRxTx_ISR>
    }
  }
}
 800b844:	bf00      	nop
 800b846:	3708      	adds	r7, #8
 800b848:	46bd      	mov	sp, r7
 800b84a:	bd80      	pop	{r7, pc}

0800b84c <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800b84c:	b580      	push	{r7, lr}
 800b84e:	b082      	sub	sp, #8
 800b850:	af00      	add	r7, sp, #0
 800b852:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	68da      	ldr	r2, [r3, #12]
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b85e:	b292      	uxth	r2, r2
 800b860:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b866:	1c9a      	adds	r2, r3, #2
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b870:	b29b      	uxth	r3, r3
 800b872:	3b01      	subs	r3, #1
 800b874:	b29a      	uxth	r2, r3
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b87e:	b29b      	uxth	r3, r3
 800b880:	2b00      	cmp	r3, #0
 800b882:	d10f      	bne.n	800b8a4 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	681b      	ldr	r3, [r3, #0]
 800b888:	685a      	ldr	r2, [r3, #4]
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b892:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b898:	b29b      	uxth	r3, r3
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d102      	bne.n	800b8a4 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800b89e:	6878      	ldr	r0, [r7, #4]
 800b8a0:	f000 f9d2 	bl	800bc48 <SPI_CloseRxTx_ISR>
    }
  }
}
 800b8a4:	bf00      	nop
 800b8a6:	3708      	adds	r7, #8
 800b8a8:	46bd      	mov	sp, r7
 800b8aa:	bd80      	pop	{r7, pc}

0800b8ac <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800b8ac:	b580      	push	{r7, lr}
 800b8ae:	b082      	sub	sp, #8
 800b8b0:	af00      	add	r7, sp, #0
 800b8b2:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b8b8:	881a      	ldrh	r2, [r3, #0]
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b8c4:	1c9a      	adds	r2, r3, #2
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b8ce:	b29b      	uxth	r3, r3
 800b8d0:	3b01      	subs	r3, #1
 800b8d2:	b29a      	uxth	r2, r3
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b8dc:	b29b      	uxth	r3, r3
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d10f      	bne.n	800b902 <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	685a      	ldr	r2, [r3, #4]
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b8f0:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b8f6:	b29b      	uxth	r3, r3
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d102      	bne.n	800b902 <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 800b8fc:	6878      	ldr	r0, [r7, #4]
 800b8fe:	f000 f9a3 	bl	800bc48 <SPI_CloseRxTx_ISR>
    }
  }
}
 800b902:	bf00      	nop
 800b904:	3708      	adds	r7, #8
 800b906:	46bd      	mov	sp, r7
 800b908:	bd80      	pop	{r7, pc}

0800b90a <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800b90a:	b580      	push	{r7, lr}
 800b90c:	b082      	sub	sp, #8
 800b90e:	af00      	add	r7, sp, #0
 800b910:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	f103 020c 	add.w	r2, r3, #12
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b91e:	7812      	ldrb	r2, [r2, #0]
 800b920:	b2d2      	uxtb	r2, r2
 800b922:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b928:	1c5a      	adds	r2, r3, #1
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b932:	b29b      	uxth	r3, r3
 800b934:	3b01      	subs	r3, #1
 800b936:	b29a      	uxth	r2, r3
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b940:	b29b      	uxth	r3, r3
 800b942:	2b00      	cmp	r3, #0
 800b944:	d102      	bne.n	800b94c <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800b946:	6878      	ldr	r0, [r7, #4]
 800b948:	f000 f9f2 	bl	800bd30 <SPI_CloseRx_ISR>
  }
}
 800b94c:	bf00      	nop
 800b94e:	3708      	adds	r7, #8
 800b950:	46bd      	mov	sp, r7
 800b952:	bd80      	pop	{r7, pc}

0800b954 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800b954:	b580      	push	{r7, lr}
 800b956:	b082      	sub	sp, #8
 800b958:	af00      	add	r7, sp, #0
 800b95a:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	68da      	ldr	r2, [r3, #12]
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b966:	b292      	uxth	r2, r2
 800b968:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b96e:	1c9a      	adds	r2, r3, #2
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b978:	b29b      	uxth	r3, r3
 800b97a:	3b01      	subs	r3, #1
 800b97c:	b29a      	uxth	r2, r3
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b986:	b29b      	uxth	r3, r3
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d102      	bne.n	800b992 <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800b98c:	6878      	ldr	r0, [r7, #4]
 800b98e:	f000 f9cf 	bl	800bd30 <SPI_CloseRx_ISR>
  }
}
 800b992:	bf00      	nop
 800b994:	3708      	adds	r7, #8
 800b996:	46bd      	mov	sp, r7
 800b998:	bd80      	pop	{r7, pc}

0800b99a <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800b99a:	b580      	push	{r7, lr}
 800b99c:	b082      	sub	sp, #8
 800b99e:	af00      	add	r7, sp, #0
 800b9a0:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	330c      	adds	r3, #12
 800b9ac:	7812      	ldrb	r2, [r2, #0]
 800b9ae:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b9b4:	1c5a      	adds	r2, r3, #1
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b9be:	b29b      	uxth	r3, r3
 800b9c0:	3b01      	subs	r3, #1
 800b9c2:	b29a      	uxth	r2, r3
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b9cc:	b29b      	uxth	r3, r3
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d102      	bne.n	800b9d8 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800b9d2:	6878      	ldr	r0, [r7, #4]
 800b9d4:	f000 f9ec 	bl	800bdb0 <SPI_CloseTx_ISR>
  }
}
 800b9d8:	bf00      	nop
 800b9da:	3708      	adds	r7, #8
 800b9dc:	46bd      	mov	sp, r7
 800b9de:	bd80      	pop	{r7, pc}

0800b9e0 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800b9e0:	b580      	push	{r7, lr}
 800b9e2:	b082      	sub	sp, #8
 800b9e4:	af00      	add	r7, sp, #0
 800b9e6:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b9ec:	881a      	ldrh	r2, [r3, #0]
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b9f8:	1c9a      	adds	r2, r3, #2
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ba02:	b29b      	uxth	r3, r3
 800ba04:	3b01      	subs	r3, #1
 800ba06:	b29a      	uxth	r2, r3
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ba10:	b29b      	uxth	r3, r3
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d102      	bne.n	800ba1c <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800ba16:	6878      	ldr	r0, [r7, #4]
 800ba18:	f000 f9ca 	bl	800bdb0 <SPI_CloseTx_ISR>
  }
}
 800ba1c:	bf00      	nop
 800ba1e:	3708      	adds	r7, #8
 800ba20:	46bd      	mov	sp, r7
 800ba22:	bd80      	pop	{r7, pc}

0800ba24 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ba24:	b580      	push	{r7, lr}
 800ba26:	b084      	sub	sp, #16
 800ba28:	af00      	add	r7, sp, #0
 800ba2a:	60f8      	str	r0, [r7, #12]
 800ba2c:	60b9      	str	r1, [r7, #8]
 800ba2e:	603b      	str	r3, [r7, #0]
 800ba30:	4613      	mov	r3, r2
 800ba32:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ba34:	e04c      	b.n	800bad0 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ba36:	683b      	ldr	r3, [r7, #0]
 800ba38:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba3c:	d048      	beq.n	800bad0 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800ba3e:	f7f8 fc0b 	bl	8004258 <HAL_GetTick>
 800ba42:	4602      	mov	r2, r0
 800ba44:	69bb      	ldr	r3, [r7, #24]
 800ba46:	1ad3      	subs	r3, r2, r3
 800ba48:	683a      	ldr	r2, [r7, #0]
 800ba4a:	429a      	cmp	r2, r3
 800ba4c:	d902      	bls.n	800ba54 <SPI_WaitFlagStateUntilTimeout+0x30>
 800ba4e:	683b      	ldr	r3, [r7, #0]
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	d13d      	bne.n	800bad0 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	685a      	ldr	r2, [r3, #4]
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800ba62:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	685b      	ldr	r3, [r3, #4]
 800ba68:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ba6c:	d111      	bne.n	800ba92 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	689b      	ldr	r3, [r3, #8]
 800ba72:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ba76:	d004      	beq.n	800ba82 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	689b      	ldr	r3, [r3, #8]
 800ba7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ba80:	d107      	bne.n	800ba92 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	681a      	ldr	r2, [r3, #0]
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ba90:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba96:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ba9a:	d10f      	bne.n	800babc <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	681a      	ldr	r2, [r3, #0]
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800baaa:	601a      	str	r2, [r3, #0]
 800baac:	68fb      	ldr	r3, [r7, #12]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	681a      	ldr	r2, [r3, #0]
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800baba:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800babc:	68fb      	ldr	r3, [r7, #12]
 800babe:	2201      	movs	r2, #1
 800bac0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	2200      	movs	r2, #0
 800bac8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800bacc:	2303      	movs	r3, #3
 800bace:	e00f      	b.n	800baf0 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	689a      	ldr	r2, [r3, #8]
 800bad6:	68bb      	ldr	r3, [r7, #8]
 800bad8:	4013      	ands	r3, r2
 800bada:	68ba      	ldr	r2, [r7, #8]
 800badc:	429a      	cmp	r2, r3
 800bade:	bf0c      	ite	eq
 800bae0:	2301      	moveq	r3, #1
 800bae2:	2300      	movne	r3, #0
 800bae4:	b2db      	uxtb	r3, r3
 800bae6:	461a      	mov	r2, r3
 800bae8:	79fb      	ldrb	r3, [r7, #7]
 800baea:	429a      	cmp	r2, r3
 800baec:	d1a3      	bne.n	800ba36 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800baee:	2300      	movs	r3, #0
}
 800baf0:	4618      	mov	r0, r3
 800baf2:	3710      	adds	r7, #16
 800baf4:	46bd      	mov	sp, r7
 800baf6:	bd80      	pop	{r7, pc}

0800baf8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800baf8:	b580      	push	{r7, lr}
 800bafa:	b086      	sub	sp, #24
 800bafc:	af02      	add	r7, sp, #8
 800bafe:	60f8      	str	r0, [r7, #12]
 800bb00:	60b9      	str	r1, [r7, #8]
 800bb02:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bb04:	68fb      	ldr	r3, [r7, #12]
 800bb06:	685b      	ldr	r3, [r3, #4]
 800bb08:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bb0c:	d111      	bne.n	800bb32 <SPI_EndRxTransaction+0x3a>
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	689b      	ldr	r3, [r3, #8]
 800bb12:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bb16:	d004      	beq.n	800bb22 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	689b      	ldr	r3, [r3, #8]
 800bb1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bb20:	d107      	bne.n	800bb32 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	681a      	ldr	r2, [r3, #0]
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bb30:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	685b      	ldr	r3, [r3, #4]
 800bb36:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bb3a:	d12a      	bne.n	800bb92 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	689b      	ldr	r3, [r3, #8]
 800bb40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bb44:	d012      	beq.n	800bb6c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	9300      	str	r3, [sp, #0]
 800bb4a:	68bb      	ldr	r3, [r7, #8]
 800bb4c:	2200      	movs	r2, #0
 800bb4e:	2180      	movs	r1, #128	; 0x80
 800bb50:	68f8      	ldr	r0, [r7, #12]
 800bb52:	f7ff ff67 	bl	800ba24 <SPI_WaitFlagStateUntilTimeout>
 800bb56:	4603      	mov	r3, r0
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d02d      	beq.n	800bbb8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bb5c:	68fb      	ldr	r3, [r7, #12]
 800bb5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bb60:	f043 0220 	orr.w	r2, r3, #32
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800bb68:	2303      	movs	r3, #3
 800bb6a:	e026      	b.n	800bbba <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	9300      	str	r3, [sp, #0]
 800bb70:	68bb      	ldr	r3, [r7, #8]
 800bb72:	2200      	movs	r2, #0
 800bb74:	2101      	movs	r1, #1
 800bb76:	68f8      	ldr	r0, [r7, #12]
 800bb78:	f7ff ff54 	bl	800ba24 <SPI_WaitFlagStateUntilTimeout>
 800bb7c:	4603      	mov	r3, r0
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d01a      	beq.n	800bbb8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bb86:	f043 0220 	orr.w	r2, r3, #32
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800bb8e:	2303      	movs	r3, #3
 800bb90:	e013      	b.n	800bbba <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	9300      	str	r3, [sp, #0]
 800bb96:	68bb      	ldr	r3, [r7, #8]
 800bb98:	2200      	movs	r2, #0
 800bb9a:	2101      	movs	r1, #1
 800bb9c:	68f8      	ldr	r0, [r7, #12]
 800bb9e:	f7ff ff41 	bl	800ba24 <SPI_WaitFlagStateUntilTimeout>
 800bba2:	4603      	mov	r3, r0
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d007      	beq.n	800bbb8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bbac:	f043 0220 	orr.w	r2, r3, #32
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800bbb4:	2303      	movs	r3, #3
 800bbb6:	e000      	b.n	800bbba <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800bbb8:	2300      	movs	r3, #0
}
 800bbba:	4618      	mov	r0, r3
 800bbbc:	3710      	adds	r7, #16
 800bbbe:	46bd      	mov	sp, r7
 800bbc0:	bd80      	pop	{r7, pc}
	...

0800bbc4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800bbc4:	b580      	push	{r7, lr}
 800bbc6:	b088      	sub	sp, #32
 800bbc8:	af02      	add	r7, sp, #8
 800bbca:	60f8      	str	r0, [r7, #12]
 800bbcc:	60b9      	str	r1, [r7, #8]
 800bbce:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800bbd0:	4b1b      	ldr	r3, [pc, #108]	; (800bc40 <SPI_EndRxTxTransaction+0x7c>)
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	4a1b      	ldr	r2, [pc, #108]	; (800bc44 <SPI_EndRxTxTransaction+0x80>)
 800bbd6:	fba2 2303 	umull	r2, r3, r2, r3
 800bbda:	0d5b      	lsrs	r3, r3, #21
 800bbdc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800bbe0:	fb02 f303 	mul.w	r3, r2, r3
 800bbe4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bbe6:	68fb      	ldr	r3, [r7, #12]
 800bbe8:	685b      	ldr	r3, [r3, #4]
 800bbea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bbee:	d112      	bne.n	800bc16 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	9300      	str	r3, [sp, #0]
 800bbf4:	68bb      	ldr	r3, [r7, #8]
 800bbf6:	2200      	movs	r2, #0
 800bbf8:	2180      	movs	r1, #128	; 0x80
 800bbfa:	68f8      	ldr	r0, [r7, #12]
 800bbfc:	f7ff ff12 	bl	800ba24 <SPI_WaitFlagStateUntilTimeout>
 800bc00:	4603      	mov	r3, r0
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d016      	beq.n	800bc34 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bc0a:	f043 0220 	orr.w	r2, r3, #32
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800bc12:	2303      	movs	r3, #3
 800bc14:	e00f      	b.n	800bc36 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800bc16:	697b      	ldr	r3, [r7, #20]
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	d00a      	beq.n	800bc32 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800bc1c:	697b      	ldr	r3, [r7, #20]
 800bc1e:	3b01      	subs	r3, #1
 800bc20:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	689b      	ldr	r3, [r3, #8]
 800bc28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bc2c:	2b80      	cmp	r3, #128	; 0x80
 800bc2e:	d0f2      	beq.n	800bc16 <SPI_EndRxTxTransaction+0x52>
 800bc30:	e000      	b.n	800bc34 <SPI_EndRxTxTransaction+0x70>
        break;
 800bc32:	bf00      	nop
  }

  return HAL_OK;
 800bc34:	2300      	movs	r3, #0
}
 800bc36:	4618      	mov	r0, r3
 800bc38:	3718      	adds	r7, #24
 800bc3a:	46bd      	mov	sp, r7
 800bc3c:	bd80      	pop	{r7, pc}
 800bc3e:	bf00      	nop
 800bc40:	20000068 	.word	0x20000068
 800bc44:	165e9f81 	.word	0x165e9f81

0800bc48 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 800bc48:	b580      	push	{r7, lr}
 800bc4a:	b086      	sub	sp, #24
 800bc4c:	af00      	add	r7, sp, #0
 800bc4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800bc50:	4b35      	ldr	r3, [pc, #212]	; (800bd28 <SPI_CloseRxTx_ISR+0xe0>)
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	4a35      	ldr	r2, [pc, #212]	; (800bd2c <SPI_CloseRxTx_ISR+0xe4>)
 800bc56:	fba2 2303 	umull	r2, r3, r2, r3
 800bc5a:	0a5b      	lsrs	r3, r3, #9
 800bc5c:	2264      	movs	r2, #100	; 0x64
 800bc5e:	fb02 f303 	mul.w	r3, r2, r3
 800bc62:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800bc64:	f7f8 faf8 	bl	8004258 <HAL_GetTick>
 800bc68:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	685a      	ldr	r2, [r3, #4]
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	f022 0220 	bic.w	r2, r2, #32
 800bc78:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800bc7a:	693b      	ldr	r3, [r7, #16]
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d106      	bne.n	800bc8e <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bc84:	f043 0220 	orr.w	r2, r3, #32
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800bc8c:	e009      	b.n	800bca2 <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 800bc8e:	693b      	ldr	r3, [r7, #16]
 800bc90:	3b01      	subs	r3, #1
 800bc92:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	689b      	ldr	r3, [r3, #8]
 800bc9a:	f003 0302 	and.w	r3, r3, #2
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	d0eb      	beq.n	800bc7a <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800bca2:	697a      	ldr	r2, [r7, #20]
 800bca4:	2164      	movs	r1, #100	; 0x64
 800bca6:	6878      	ldr	r0, [r7, #4]
 800bca8:	f7ff ff8c 	bl	800bbc4 <SPI_EndRxTxTransaction>
 800bcac:	4603      	mov	r3, r0
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d005      	beq.n	800bcbe <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bcb6:	f043 0220 	orr.w	r2, r3, #32
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	689b      	ldr	r3, [r3, #8]
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	d10a      	bne.n	800bcdc <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bcc6:	2300      	movs	r3, #0
 800bcc8:	60fb      	str	r3, [r7, #12]
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	68db      	ldr	r3, [r3, #12]
 800bcd0:	60fb      	str	r3, [r7, #12]
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	689b      	ldr	r3, [r3, #8]
 800bcd8:	60fb      	str	r3, [r7, #12]
 800bcda:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d115      	bne.n	800bd10 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bcea:	b2db      	uxtb	r3, r3
 800bcec:	2b04      	cmp	r3, #4
 800bcee:	d107      	bne.n	800bd00 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	2201      	movs	r2, #1
 800bcf4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 800bcf8:	6878      	ldr	r0, [r7, #4]
 800bcfa:	f7ff fd13 	bl	800b724 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800bcfe:	e00e      	b.n	800bd1e <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	2201      	movs	r2, #1
 800bd04:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 800bd08:	6878      	ldr	r0, [r7, #4]
 800bd0a:	f7ff fd15 	bl	800b738 <HAL_SPI_TxRxCpltCallback>
}
 800bd0e:	e006      	b.n	800bd1e <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	2201      	movs	r2, #1
 800bd14:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 800bd18:	6878      	ldr	r0, [r7, #4]
 800bd1a:	f7ff fd17 	bl	800b74c <HAL_SPI_ErrorCallback>
}
 800bd1e:	bf00      	nop
 800bd20:	3718      	adds	r7, #24
 800bd22:	46bd      	mov	sp, r7
 800bd24:	bd80      	pop	{r7, pc}
 800bd26:	bf00      	nop
 800bd28:	20000068 	.word	0x20000068
 800bd2c:	057619f1 	.word	0x057619f1

0800bd30 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 800bd30:	b580      	push	{r7, lr}
 800bd32:	b084      	sub	sp, #16
 800bd34:	af00      	add	r7, sp, #0
 800bd36:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	685a      	ldr	r2, [r3, #4]
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800bd46:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800bd48:	f7f8 fa86 	bl	8004258 <HAL_GetTick>
 800bd4c:	4603      	mov	r3, r0
 800bd4e:	461a      	mov	r2, r3
 800bd50:	2164      	movs	r1, #100	; 0x64
 800bd52:	6878      	ldr	r0, [r7, #4]
 800bd54:	f7ff fed0 	bl	800baf8 <SPI_EndRxTransaction>
 800bd58:	4603      	mov	r3, r0
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d005      	beq.n	800bd6a <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd62:	f043 0220 	orr.w	r2, r3, #32
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	689b      	ldr	r3, [r3, #8]
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d10a      	bne.n	800bd88 <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bd72:	2300      	movs	r3, #0
 800bd74:	60fb      	str	r3, [r7, #12]
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	68db      	ldr	r3, [r3, #12]
 800bd7c:	60fb      	str	r3, [r7, #12]
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	689b      	ldr	r3, [r3, #8]
 800bd84:	60fb      	str	r3, [r7, #12]
 800bd86:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	2201      	movs	r2, #1
 800bd8c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	d103      	bne.n	800bda0 <SPI_CloseRx_ISR+0x70>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 800bd98:	6878      	ldr	r0, [r7, #4]
 800bd9a:	f7ff fcc3 	bl	800b724 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800bd9e:	e002      	b.n	800bda6 <SPI_CloseRx_ISR+0x76>
      HAL_SPI_ErrorCallback(hspi);
 800bda0:	6878      	ldr	r0, [r7, #4]
 800bda2:	f7ff fcd3 	bl	800b74c <HAL_SPI_ErrorCallback>
}
 800bda6:	bf00      	nop
 800bda8:	3710      	adds	r7, #16
 800bdaa:	46bd      	mov	sp, r7
 800bdac:	bd80      	pop	{r7, pc}
	...

0800bdb0 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 800bdb0:	b580      	push	{r7, lr}
 800bdb2:	b086      	sub	sp, #24
 800bdb4:	af00      	add	r7, sp, #0
 800bdb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800bdb8:	4b2c      	ldr	r3, [pc, #176]	; (800be6c <SPI_CloseTx_ISR+0xbc>)
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	4a2c      	ldr	r2, [pc, #176]	; (800be70 <SPI_CloseTx_ISR+0xc0>)
 800bdbe:	fba2 2303 	umull	r2, r3, r2, r3
 800bdc2:	0a5b      	lsrs	r3, r3, #9
 800bdc4:	2264      	movs	r2, #100	; 0x64
 800bdc6:	fb02 f303 	mul.w	r3, r2, r3
 800bdca:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bdcc:	f7f8 fa44 	bl	8004258 <HAL_GetTick>
 800bdd0:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800bdd2:	693b      	ldr	r3, [r7, #16]
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d106      	bne.n	800bde6 <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bddc:	f043 0220 	orr.w	r2, r3, #32
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800bde4:	e009      	b.n	800bdfa <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 800bde6:	693b      	ldr	r3, [r7, #16]
 800bde8:	3b01      	subs	r3, #1
 800bdea:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	689b      	ldr	r3, [r3, #8]
 800bdf2:	f003 0302 	and.w	r3, r3, #2
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d0eb      	beq.n	800bdd2 <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	685a      	ldr	r2, [r3, #4]
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800be08:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800be0a:	697a      	ldr	r2, [r7, #20]
 800be0c:	2164      	movs	r1, #100	; 0x64
 800be0e:	6878      	ldr	r0, [r7, #4]
 800be10:	f7ff fed8 	bl	800bbc4 <SPI_EndRxTxTransaction>
 800be14:	4603      	mov	r3, r0
 800be16:	2b00      	cmp	r3, #0
 800be18:	d005      	beq.n	800be26 <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800be1e:	f043 0220 	orr.w	r2, r3, #32
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	689b      	ldr	r3, [r3, #8]
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d10a      	bne.n	800be44 <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800be2e:	2300      	movs	r3, #0
 800be30:	60fb      	str	r3, [r7, #12]
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	68db      	ldr	r3, [r3, #12]
 800be38:	60fb      	str	r3, [r7, #12]
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	689b      	ldr	r3, [r3, #8]
 800be40:	60fb      	str	r3, [r7, #12]
 800be42:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	2201      	movs	r2, #1
 800be48:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800be50:	2b00      	cmp	r3, #0
 800be52:	d003      	beq.n	800be5c <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800be54:	6878      	ldr	r0, [r7, #4]
 800be56:	f7ff fc79 	bl	800b74c <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800be5a:	e002      	b.n	800be62 <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 800be5c:	6878      	ldr	r0, [r7, #4]
 800be5e:	f7ff fc57 	bl	800b710 <HAL_SPI_TxCpltCallback>
}
 800be62:	bf00      	nop
 800be64:	3718      	adds	r7, #24
 800be66:	46bd      	mov	sp, r7
 800be68:	bd80      	pop	{r7, pc}
 800be6a:	bf00      	nop
 800be6c:	20000068 	.word	0x20000068
 800be70:	057619f1 	.word	0x057619f1

0800be74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800be74:	b580      	push	{r7, lr}
 800be76:	b082      	sub	sp, #8
 800be78:	af00      	add	r7, sp, #0
 800be7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d101      	bne.n	800be86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800be82:	2301      	movs	r3, #1
 800be84:	e01d      	b.n	800bec2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800be8c:	b2db      	uxtb	r3, r3
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d106      	bne.n	800bea0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	2200      	movs	r2, #0
 800be96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800be9a:	6878      	ldr	r0, [r7, #4]
 800be9c:	f7f7 fdfc 	bl	8003a98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	2202      	movs	r2, #2
 800bea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	681a      	ldr	r2, [r3, #0]
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	3304      	adds	r3, #4
 800beb0:	4619      	mov	r1, r3
 800beb2:	4610      	mov	r0, r2
 800beb4:	f000 fcd2 	bl	800c85c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	2201      	movs	r2, #1
 800bebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800bec0:	2300      	movs	r3, #0
}
 800bec2:	4618      	mov	r0, r3
 800bec4:	3708      	adds	r7, #8
 800bec6:	46bd      	mov	sp, r7
 800bec8:	bd80      	pop	{r7, pc}

0800beca <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800beca:	b480      	push	{r7}
 800becc:	b085      	sub	sp, #20
 800bece:	af00      	add	r7, sp, #0
 800bed0:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	2202      	movs	r2, #2
 800bed6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	689b      	ldr	r3, [r3, #8]
 800bee0:	f003 0307 	and.w	r3, r3, #7
 800bee4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bee6:	68fb      	ldr	r3, [r7, #12]
 800bee8:	2b06      	cmp	r3, #6
 800beea:	d007      	beq.n	800befc <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	681a      	ldr	r2, [r3, #0]
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	681b      	ldr	r3, [r3, #0]
 800bef6:	f042 0201 	orr.w	r2, r2, #1
 800befa:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	2201      	movs	r2, #1
 800bf00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800bf04:	2300      	movs	r3, #0
}
 800bf06:	4618      	mov	r0, r3
 800bf08:	3714      	adds	r7, #20
 800bf0a:	46bd      	mov	sp, r7
 800bf0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf10:	4770      	bx	lr

0800bf12 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800bf12:	b480      	push	{r7}
 800bf14:	b085      	sub	sp, #20
 800bf16:	af00      	add	r7, sp, #0
 800bf18:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	68da      	ldr	r2, [r3, #12]
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	f042 0201 	orr.w	r2, r2, #1
 800bf28:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	689b      	ldr	r3, [r3, #8]
 800bf30:	f003 0307 	and.w	r3, r3, #7
 800bf34:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	2b06      	cmp	r3, #6
 800bf3a:	d007      	beq.n	800bf4c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	681a      	ldr	r2, [r3, #0]
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	f042 0201 	orr.w	r2, r2, #1
 800bf4a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800bf4c:	2300      	movs	r3, #0
}
 800bf4e:	4618      	mov	r0, r3
 800bf50:	3714      	adds	r7, #20
 800bf52:	46bd      	mov	sp, r7
 800bf54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf58:	4770      	bx	lr

0800bf5a <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800bf5a:	b480      	push	{r7}
 800bf5c:	b083      	sub	sp, #12
 800bf5e:	af00      	add	r7, sp, #0
 800bf60:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	68da      	ldr	r2, [r3, #12]
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	f022 0201 	bic.w	r2, r2, #1
 800bf70:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	6a1a      	ldr	r2, [r3, #32]
 800bf78:	f241 1311 	movw	r3, #4369	; 0x1111
 800bf7c:	4013      	ands	r3, r2
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d10f      	bne.n	800bfa2 <HAL_TIM_Base_Stop_IT+0x48>
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	6a1a      	ldr	r2, [r3, #32]
 800bf88:	f240 4344 	movw	r3, #1092	; 0x444
 800bf8c:	4013      	ands	r3, r2
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d107      	bne.n	800bfa2 <HAL_TIM_Base_Stop_IT+0x48>
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	681a      	ldr	r2, [r3, #0]
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	f022 0201 	bic.w	r2, r2, #1
 800bfa0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800bfa2:	2300      	movs	r3, #0
}
 800bfa4:	4618      	mov	r0, r3
 800bfa6:	370c      	adds	r7, #12
 800bfa8:	46bd      	mov	sp, r7
 800bfaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfae:	4770      	bx	lr

0800bfb0 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800bfb0:	b580      	push	{r7, lr}
 800bfb2:	b082      	sub	sp, #8
 800bfb4:	af00      	add	r7, sp, #0
 800bfb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d101      	bne.n	800bfc2 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800bfbe:	2301      	movs	r3, #1
 800bfc0:	e01d      	b.n	800bffe <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bfc8:	b2db      	uxtb	r3, r3
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d106      	bne.n	800bfdc <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	2200      	movs	r2, #0
 800bfd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800bfd6:	6878      	ldr	r0, [r7, #4]
 800bfd8:	f000 f815 	bl	800c006 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	2202      	movs	r2, #2
 800bfe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	681a      	ldr	r2, [r3, #0]
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	3304      	adds	r3, #4
 800bfec:	4619      	mov	r1, r3
 800bfee:	4610      	mov	r0, r2
 800bff0:	f000 fc34 	bl	800c85c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	2201      	movs	r2, #1
 800bff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800bffc:	2300      	movs	r3, #0
}
 800bffe:	4618      	mov	r0, r3
 800c000:	3708      	adds	r7, #8
 800c002:	46bd      	mov	sp, r7
 800c004:	bd80      	pop	{r7, pc}

0800c006 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800c006:	b480      	push	{r7}
 800c008:	b083      	sub	sp, #12
 800c00a:	af00      	add	r7, sp, #0
 800c00c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800c00e:	bf00      	nop
 800c010:	370c      	adds	r7, #12
 800c012:	46bd      	mov	sp, r7
 800c014:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c018:	4770      	bx	lr
	...

0800c01c <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c01c:	b580      	push	{r7, lr}
 800c01e:	b084      	sub	sp, #16
 800c020:	af00      	add	r7, sp, #0
 800c022:	6078      	str	r0, [r7, #4]
 800c024:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	2201      	movs	r2, #1
 800c02c:	6839      	ldr	r1, [r7, #0]
 800c02e:	4618      	mov	r0, r3
 800c030:	f000 fefe 	bl	800ce30 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	4a15      	ldr	r2, [pc, #84]	; (800c090 <HAL_TIM_OC_Start+0x74>)
 800c03a:	4293      	cmp	r3, r2
 800c03c:	d004      	beq.n	800c048 <HAL_TIM_OC_Start+0x2c>
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	681b      	ldr	r3, [r3, #0]
 800c042:	4a14      	ldr	r2, [pc, #80]	; (800c094 <HAL_TIM_OC_Start+0x78>)
 800c044:	4293      	cmp	r3, r2
 800c046:	d101      	bne.n	800c04c <HAL_TIM_OC_Start+0x30>
 800c048:	2301      	movs	r3, #1
 800c04a:	e000      	b.n	800c04e <HAL_TIM_OC_Start+0x32>
 800c04c:	2300      	movs	r3, #0
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d007      	beq.n	800c062 <HAL_TIM_OC_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c060:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	689b      	ldr	r3, [r3, #8]
 800c068:	f003 0307 	and.w	r3, r3, #7
 800c06c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	2b06      	cmp	r3, #6
 800c072:	d007      	beq.n	800c084 <HAL_TIM_OC_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	681b      	ldr	r3, [r3, #0]
 800c078:	681a      	ldr	r2, [r3, #0]
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	681b      	ldr	r3, [r3, #0]
 800c07e:	f042 0201 	orr.w	r2, r2, #1
 800c082:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c084:	2300      	movs	r3, #0
}
 800c086:	4618      	mov	r0, r3
 800c088:	3710      	adds	r7, #16
 800c08a:	46bd      	mov	sp, r7
 800c08c:	bd80      	pop	{r7, pc}
 800c08e:	bf00      	nop
 800c090:	40010000 	.word	0x40010000
 800c094:	40010400 	.word	0x40010400

0800c098 <HAL_TIM_OC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c098:	b580      	push	{r7, lr}
 800c09a:	b082      	sub	sp, #8
 800c09c:	af00      	add	r7, sp, #0
 800c09e:	6078      	str	r0, [r7, #4]
 800c0a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	2200      	movs	r2, #0
 800c0a8:	6839      	ldr	r1, [r7, #0]
 800c0aa:	4618      	mov	r0, r3
 800c0ac:	f000 fec0 	bl	800ce30 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	4a20      	ldr	r2, [pc, #128]	; (800c138 <HAL_TIM_OC_Stop+0xa0>)
 800c0b6:	4293      	cmp	r3, r2
 800c0b8:	d004      	beq.n	800c0c4 <HAL_TIM_OC_Stop+0x2c>
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	4a1f      	ldr	r2, [pc, #124]	; (800c13c <HAL_TIM_OC_Stop+0xa4>)
 800c0c0:	4293      	cmp	r3, r2
 800c0c2:	d101      	bne.n	800c0c8 <HAL_TIM_OC_Stop+0x30>
 800c0c4:	2301      	movs	r3, #1
 800c0c6:	e000      	b.n	800c0ca <HAL_TIM_OC_Stop+0x32>
 800c0c8:	2300      	movs	r3, #0
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d017      	beq.n	800c0fe <HAL_TIM_OC_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	6a1a      	ldr	r2, [r3, #32]
 800c0d4:	f241 1311 	movw	r3, #4369	; 0x1111
 800c0d8:	4013      	ands	r3, r2
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	d10f      	bne.n	800c0fe <HAL_TIM_OC_Stop+0x66>
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	6a1a      	ldr	r2, [r3, #32]
 800c0e4:	f240 4344 	movw	r3, #1092	; 0x444
 800c0e8:	4013      	ands	r3, r2
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d107      	bne.n	800c0fe <HAL_TIM_OC_Stop+0x66>
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	681b      	ldr	r3, [r3, #0]
 800c0f2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800c0fc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	6a1a      	ldr	r2, [r3, #32]
 800c104:	f241 1311 	movw	r3, #4369	; 0x1111
 800c108:	4013      	ands	r3, r2
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d10f      	bne.n	800c12e <HAL_TIM_OC_Stop+0x96>
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	6a1a      	ldr	r2, [r3, #32]
 800c114:	f240 4344 	movw	r3, #1092	; 0x444
 800c118:	4013      	ands	r3, r2
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d107      	bne.n	800c12e <HAL_TIM_OC_Stop+0x96>
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	681b      	ldr	r3, [r3, #0]
 800c122:	681a      	ldr	r2, [r3, #0]
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	f022 0201 	bic.w	r2, r2, #1
 800c12c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800c12e:	2300      	movs	r3, #0
}
 800c130:	4618      	mov	r0, r3
 800c132:	3708      	adds	r7, #8
 800c134:	46bd      	mov	sp, r7
 800c136:	bd80      	pop	{r7, pc}
 800c138:	40010000 	.word	0x40010000
 800c13c:	40010400 	.word	0x40010400

0800c140 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c140:	b580      	push	{r7, lr}
 800c142:	b082      	sub	sp, #8
 800c144:	af00      	add	r7, sp, #0
 800c146:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d101      	bne.n	800c152 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c14e:	2301      	movs	r3, #1
 800c150:	e01d      	b.n	800c18e <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c158:	b2db      	uxtb	r3, r3
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d106      	bne.n	800c16c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	2200      	movs	r2, #0
 800c162:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c166:	6878      	ldr	r0, [r7, #4]
 800c168:	f000 f815 	bl	800c196 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	2202      	movs	r2, #2
 800c170:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	681a      	ldr	r2, [r3, #0]
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	3304      	adds	r3, #4
 800c17c:	4619      	mov	r1, r3
 800c17e:	4610      	mov	r0, r2
 800c180:	f000 fb6c 	bl	800c85c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	2201      	movs	r2, #1
 800c188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c18c:	2300      	movs	r3, #0
}
 800c18e:	4618      	mov	r0, r3
 800c190:	3708      	adds	r7, #8
 800c192:	46bd      	mov	sp, r7
 800c194:	bd80      	pop	{r7, pc}

0800c196 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800c196:	b480      	push	{r7}
 800c198:	b083      	sub	sp, #12
 800c19a:	af00      	add	r7, sp, #0
 800c19c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800c19e:	bf00      	nop
 800c1a0:	370c      	adds	r7, #12
 800c1a2:	46bd      	mov	sp, r7
 800c1a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1a8:	4770      	bx	lr
	...

0800c1ac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c1ac:	b580      	push	{r7, lr}
 800c1ae:	b084      	sub	sp, #16
 800c1b0:	af00      	add	r7, sp, #0
 800c1b2:	6078      	str	r0, [r7, #4]
 800c1b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	2201      	movs	r2, #1
 800c1bc:	6839      	ldr	r1, [r7, #0]
 800c1be:	4618      	mov	r0, r3
 800c1c0:	f000 fe36 	bl	800ce30 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	4a15      	ldr	r2, [pc, #84]	; (800c220 <HAL_TIM_PWM_Start+0x74>)
 800c1ca:	4293      	cmp	r3, r2
 800c1cc:	d004      	beq.n	800c1d8 <HAL_TIM_PWM_Start+0x2c>
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	4a14      	ldr	r2, [pc, #80]	; (800c224 <HAL_TIM_PWM_Start+0x78>)
 800c1d4:	4293      	cmp	r3, r2
 800c1d6:	d101      	bne.n	800c1dc <HAL_TIM_PWM_Start+0x30>
 800c1d8:	2301      	movs	r3, #1
 800c1da:	e000      	b.n	800c1de <HAL_TIM_PWM_Start+0x32>
 800c1dc:	2300      	movs	r3, #0
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d007      	beq.n	800c1f2 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	681b      	ldr	r3, [r3, #0]
 800c1e6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c1f0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	681b      	ldr	r3, [r3, #0]
 800c1f6:	689b      	ldr	r3, [r3, #8]
 800c1f8:	f003 0307 	and.w	r3, r3, #7
 800c1fc:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	2b06      	cmp	r3, #6
 800c202:	d007      	beq.n	800c214 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	681a      	ldr	r2, [r3, #0]
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	f042 0201 	orr.w	r2, r2, #1
 800c212:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c214:	2300      	movs	r3, #0
}
 800c216:	4618      	mov	r0, r3
 800c218:	3710      	adds	r7, #16
 800c21a:	46bd      	mov	sp, r7
 800c21c:	bd80      	pop	{r7, pc}
 800c21e:	bf00      	nop
 800c220:	40010000 	.word	0x40010000
 800c224:	40010400 	.word	0x40010400

0800c228 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c228:	b580      	push	{r7, lr}
 800c22a:	b082      	sub	sp, #8
 800c22c:	af00      	add	r7, sp, #0
 800c22e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	691b      	ldr	r3, [r3, #16]
 800c236:	f003 0302 	and.w	r3, r3, #2
 800c23a:	2b02      	cmp	r3, #2
 800c23c:	d122      	bne.n	800c284 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	681b      	ldr	r3, [r3, #0]
 800c242:	68db      	ldr	r3, [r3, #12]
 800c244:	f003 0302 	and.w	r3, r3, #2
 800c248:	2b02      	cmp	r3, #2
 800c24a:	d11b      	bne.n	800c284 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	f06f 0202 	mvn.w	r2, #2
 800c254:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	2201      	movs	r2, #1
 800c25a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	699b      	ldr	r3, [r3, #24]
 800c262:	f003 0303 	and.w	r3, r3, #3
 800c266:	2b00      	cmp	r3, #0
 800c268:	d003      	beq.n	800c272 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c26a:	6878      	ldr	r0, [r7, #4]
 800c26c:	f000 fad8 	bl	800c820 <HAL_TIM_IC_CaptureCallback>
 800c270:	e005      	b.n	800c27e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c272:	6878      	ldr	r0, [r7, #4]
 800c274:	f000 faca 	bl	800c80c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c278:	6878      	ldr	r0, [r7, #4]
 800c27a:	f000 fadb 	bl	800c834 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	2200      	movs	r2, #0
 800c282:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	691b      	ldr	r3, [r3, #16]
 800c28a:	f003 0304 	and.w	r3, r3, #4
 800c28e:	2b04      	cmp	r3, #4
 800c290:	d122      	bne.n	800c2d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	68db      	ldr	r3, [r3, #12]
 800c298:	f003 0304 	and.w	r3, r3, #4
 800c29c:	2b04      	cmp	r3, #4
 800c29e:	d11b      	bne.n	800c2d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	f06f 0204 	mvn.w	r2, #4
 800c2a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	2202      	movs	r2, #2
 800c2ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	699b      	ldr	r3, [r3, #24]
 800c2b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d003      	beq.n	800c2c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c2be:	6878      	ldr	r0, [r7, #4]
 800c2c0:	f000 faae 	bl	800c820 <HAL_TIM_IC_CaptureCallback>
 800c2c4:	e005      	b.n	800c2d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c2c6:	6878      	ldr	r0, [r7, #4]
 800c2c8:	f000 faa0 	bl	800c80c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c2cc:	6878      	ldr	r0, [r7, #4]
 800c2ce:	f000 fab1 	bl	800c834 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	2200      	movs	r2, #0
 800c2d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	691b      	ldr	r3, [r3, #16]
 800c2de:	f003 0308 	and.w	r3, r3, #8
 800c2e2:	2b08      	cmp	r3, #8
 800c2e4:	d122      	bne.n	800c32c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	68db      	ldr	r3, [r3, #12]
 800c2ec:	f003 0308 	and.w	r3, r3, #8
 800c2f0:	2b08      	cmp	r3, #8
 800c2f2:	d11b      	bne.n	800c32c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	681b      	ldr	r3, [r3, #0]
 800c2f8:	f06f 0208 	mvn.w	r2, #8
 800c2fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	2204      	movs	r2, #4
 800c302:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	69db      	ldr	r3, [r3, #28]
 800c30a:	f003 0303 	and.w	r3, r3, #3
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d003      	beq.n	800c31a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c312:	6878      	ldr	r0, [r7, #4]
 800c314:	f000 fa84 	bl	800c820 <HAL_TIM_IC_CaptureCallback>
 800c318:	e005      	b.n	800c326 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c31a:	6878      	ldr	r0, [r7, #4]
 800c31c:	f000 fa76 	bl	800c80c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c320:	6878      	ldr	r0, [r7, #4]
 800c322:	f000 fa87 	bl	800c834 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	2200      	movs	r2, #0
 800c32a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	681b      	ldr	r3, [r3, #0]
 800c330:	691b      	ldr	r3, [r3, #16]
 800c332:	f003 0310 	and.w	r3, r3, #16
 800c336:	2b10      	cmp	r3, #16
 800c338:	d122      	bne.n	800c380 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	68db      	ldr	r3, [r3, #12]
 800c340:	f003 0310 	and.w	r3, r3, #16
 800c344:	2b10      	cmp	r3, #16
 800c346:	d11b      	bne.n	800c380 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	f06f 0210 	mvn.w	r2, #16
 800c350:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	2208      	movs	r2, #8
 800c356:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	69db      	ldr	r3, [r3, #28]
 800c35e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c362:	2b00      	cmp	r3, #0
 800c364:	d003      	beq.n	800c36e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c366:	6878      	ldr	r0, [r7, #4]
 800c368:	f000 fa5a 	bl	800c820 <HAL_TIM_IC_CaptureCallback>
 800c36c:	e005      	b.n	800c37a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c36e:	6878      	ldr	r0, [r7, #4]
 800c370:	f000 fa4c 	bl	800c80c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c374:	6878      	ldr	r0, [r7, #4]
 800c376:	f000 fa5d 	bl	800c834 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	2200      	movs	r2, #0
 800c37e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	681b      	ldr	r3, [r3, #0]
 800c384:	691b      	ldr	r3, [r3, #16]
 800c386:	f003 0301 	and.w	r3, r3, #1
 800c38a:	2b01      	cmp	r3, #1
 800c38c:	d10e      	bne.n	800c3ac <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	68db      	ldr	r3, [r3, #12]
 800c394:	f003 0301 	and.w	r3, r3, #1
 800c398:	2b01      	cmp	r3, #1
 800c39a:	d107      	bne.n	800c3ac <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	f06f 0201 	mvn.w	r2, #1
 800c3a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c3a6:	6878      	ldr	r0, [r7, #4]
 800c3a8:	f7f6 fa50 	bl	800284c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	691b      	ldr	r3, [r3, #16]
 800c3b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c3b6:	2b80      	cmp	r3, #128	; 0x80
 800c3b8:	d10e      	bne.n	800c3d8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	68db      	ldr	r3, [r3, #12]
 800c3c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c3c4:	2b80      	cmp	r3, #128	; 0x80
 800c3c6:	d107      	bne.n	800c3d8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c3d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c3d2:	6878      	ldr	r0, [r7, #4]
 800c3d4:	f000 fe2a 	bl	800d02c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	691b      	ldr	r3, [r3, #16]
 800c3de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c3e2:	2b40      	cmp	r3, #64	; 0x40
 800c3e4:	d10e      	bne.n	800c404 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	68db      	ldr	r3, [r3, #12]
 800c3ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c3f0:	2b40      	cmp	r3, #64	; 0x40
 800c3f2:	d107      	bne.n	800c404 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c3fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c3fe:	6878      	ldr	r0, [r7, #4]
 800c400:	f000 fa22 	bl	800c848 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	691b      	ldr	r3, [r3, #16]
 800c40a:	f003 0320 	and.w	r3, r3, #32
 800c40e:	2b20      	cmp	r3, #32
 800c410:	d10e      	bne.n	800c430 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	68db      	ldr	r3, [r3, #12]
 800c418:	f003 0320 	and.w	r3, r3, #32
 800c41c:	2b20      	cmp	r3, #32
 800c41e:	d107      	bne.n	800c430 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	f06f 0220 	mvn.w	r2, #32
 800c428:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c42a:	6878      	ldr	r0, [r7, #4]
 800c42c:	f000 fdf4 	bl	800d018 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c430:	bf00      	nop
 800c432:	3708      	adds	r7, #8
 800c434:	46bd      	mov	sp, r7
 800c436:	bd80      	pop	{r7, pc}

0800c438 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800c438:	b580      	push	{r7, lr}
 800c43a:	b084      	sub	sp, #16
 800c43c:	af00      	add	r7, sp, #0
 800c43e:	60f8      	str	r0, [r7, #12]
 800c440:	60b9      	str	r1, [r7, #8]
 800c442:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c44a:	2b01      	cmp	r3, #1
 800c44c:	d101      	bne.n	800c452 <HAL_TIM_OC_ConfigChannel+0x1a>
 800c44e:	2302      	movs	r3, #2
 800c450:	e04e      	b.n	800c4f0 <HAL_TIM_OC_ConfigChannel+0xb8>
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	2201      	movs	r2, #1
 800c456:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c45a:	68fb      	ldr	r3, [r7, #12]
 800c45c:	2202      	movs	r2, #2
 800c45e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	2b0c      	cmp	r3, #12
 800c466:	d839      	bhi.n	800c4dc <HAL_TIM_OC_ConfigChannel+0xa4>
 800c468:	a201      	add	r2, pc, #4	; (adr r2, 800c470 <HAL_TIM_OC_ConfigChannel+0x38>)
 800c46a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c46e:	bf00      	nop
 800c470:	0800c4a5 	.word	0x0800c4a5
 800c474:	0800c4dd 	.word	0x0800c4dd
 800c478:	0800c4dd 	.word	0x0800c4dd
 800c47c:	0800c4dd 	.word	0x0800c4dd
 800c480:	0800c4b3 	.word	0x0800c4b3
 800c484:	0800c4dd 	.word	0x0800c4dd
 800c488:	0800c4dd 	.word	0x0800c4dd
 800c48c:	0800c4dd 	.word	0x0800c4dd
 800c490:	0800c4c1 	.word	0x0800c4c1
 800c494:	0800c4dd 	.word	0x0800c4dd
 800c498:	0800c4dd 	.word	0x0800c4dd
 800c49c:	0800c4dd 	.word	0x0800c4dd
 800c4a0:	0800c4cf 	.word	0x0800c4cf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	68b9      	ldr	r1, [r7, #8]
 800c4aa:	4618      	mov	r0, r3
 800c4ac:	f000 fa76 	bl	800c99c <TIM_OC1_SetConfig>
      break;
 800c4b0:	e015      	b.n	800c4de <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c4b2:	68fb      	ldr	r3, [r7, #12]
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	68b9      	ldr	r1, [r7, #8]
 800c4b8:	4618      	mov	r0, r3
 800c4ba:	f000 fadf 	bl	800ca7c <TIM_OC2_SetConfig>
      break;
 800c4be:	e00e      	b.n	800c4de <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c4c0:	68fb      	ldr	r3, [r7, #12]
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	68b9      	ldr	r1, [r7, #8]
 800c4c6:	4618      	mov	r0, r3
 800c4c8:	f000 fb4e 	bl	800cb68 <TIM_OC3_SetConfig>
      break;
 800c4cc:	e007      	b.n	800c4de <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	68b9      	ldr	r1, [r7, #8]
 800c4d4:	4618      	mov	r0, r3
 800c4d6:	f000 fbbb 	bl	800cc50 <TIM_OC4_SetConfig>
      break;
 800c4da:	e000      	b.n	800c4de <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 800c4dc:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	2201      	movs	r2, #1
 800c4e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c4e6:	68fb      	ldr	r3, [r7, #12]
 800c4e8:	2200      	movs	r2, #0
 800c4ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c4ee:	2300      	movs	r3, #0
}
 800c4f0:	4618      	mov	r0, r3
 800c4f2:	3710      	adds	r7, #16
 800c4f4:	46bd      	mov	sp, r7
 800c4f6:	bd80      	pop	{r7, pc}

0800c4f8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c4f8:	b580      	push	{r7, lr}
 800c4fa:	b084      	sub	sp, #16
 800c4fc:	af00      	add	r7, sp, #0
 800c4fe:	60f8      	str	r0, [r7, #12]
 800c500:	60b9      	str	r1, [r7, #8]
 800c502:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c50a:	2b01      	cmp	r3, #1
 800c50c:	d101      	bne.n	800c512 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800c50e:	2302      	movs	r3, #2
 800c510:	e0b4      	b.n	800c67c <HAL_TIM_PWM_ConfigChannel+0x184>
 800c512:	68fb      	ldr	r3, [r7, #12]
 800c514:	2201      	movs	r2, #1
 800c516:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	2202      	movs	r2, #2
 800c51e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	2b0c      	cmp	r3, #12
 800c526:	f200 809f 	bhi.w	800c668 <HAL_TIM_PWM_ConfigChannel+0x170>
 800c52a:	a201      	add	r2, pc, #4	; (adr r2, 800c530 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800c52c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c530:	0800c565 	.word	0x0800c565
 800c534:	0800c669 	.word	0x0800c669
 800c538:	0800c669 	.word	0x0800c669
 800c53c:	0800c669 	.word	0x0800c669
 800c540:	0800c5a5 	.word	0x0800c5a5
 800c544:	0800c669 	.word	0x0800c669
 800c548:	0800c669 	.word	0x0800c669
 800c54c:	0800c669 	.word	0x0800c669
 800c550:	0800c5e7 	.word	0x0800c5e7
 800c554:	0800c669 	.word	0x0800c669
 800c558:	0800c669 	.word	0x0800c669
 800c55c:	0800c669 	.word	0x0800c669
 800c560:	0800c627 	.word	0x0800c627
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	68b9      	ldr	r1, [r7, #8]
 800c56a:	4618      	mov	r0, r3
 800c56c:	f000 fa16 	bl	800c99c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	699a      	ldr	r2, [r3, #24]
 800c576:	68fb      	ldr	r3, [r7, #12]
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	f042 0208 	orr.w	r2, r2, #8
 800c57e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	699a      	ldr	r2, [r3, #24]
 800c586:	68fb      	ldr	r3, [r7, #12]
 800c588:	681b      	ldr	r3, [r3, #0]
 800c58a:	f022 0204 	bic.w	r2, r2, #4
 800c58e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	6999      	ldr	r1, [r3, #24]
 800c596:	68bb      	ldr	r3, [r7, #8]
 800c598:	691a      	ldr	r2, [r3, #16]
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	681b      	ldr	r3, [r3, #0]
 800c59e:	430a      	orrs	r2, r1
 800c5a0:	619a      	str	r2, [r3, #24]
      break;
 800c5a2:	e062      	b.n	800c66a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c5a4:	68fb      	ldr	r3, [r7, #12]
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	68b9      	ldr	r1, [r7, #8]
 800c5aa:	4618      	mov	r0, r3
 800c5ac:	f000 fa66 	bl	800ca7c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	699a      	ldr	r2, [r3, #24]
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	681b      	ldr	r3, [r3, #0]
 800c5ba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c5be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	699a      	ldr	r2, [r3, #24]
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c5ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c5d0:	68fb      	ldr	r3, [r7, #12]
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	6999      	ldr	r1, [r3, #24]
 800c5d6:	68bb      	ldr	r3, [r7, #8]
 800c5d8:	691b      	ldr	r3, [r3, #16]
 800c5da:	021a      	lsls	r2, r3, #8
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	430a      	orrs	r2, r1
 800c5e2:	619a      	str	r2, [r3, #24]
      break;
 800c5e4:	e041      	b.n	800c66a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c5e6:	68fb      	ldr	r3, [r7, #12]
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	68b9      	ldr	r1, [r7, #8]
 800c5ec:	4618      	mov	r0, r3
 800c5ee:	f000 fabb 	bl	800cb68 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	69da      	ldr	r2, [r3, #28]
 800c5f8:	68fb      	ldr	r3, [r7, #12]
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	f042 0208 	orr.w	r2, r2, #8
 800c600:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	69da      	ldr	r2, [r3, #28]
 800c608:	68fb      	ldr	r3, [r7, #12]
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	f022 0204 	bic.w	r2, r2, #4
 800c610:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c612:	68fb      	ldr	r3, [r7, #12]
 800c614:	681b      	ldr	r3, [r3, #0]
 800c616:	69d9      	ldr	r1, [r3, #28]
 800c618:	68bb      	ldr	r3, [r7, #8]
 800c61a:	691a      	ldr	r2, [r3, #16]
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	430a      	orrs	r2, r1
 800c622:	61da      	str	r2, [r3, #28]
      break;
 800c624:	e021      	b.n	800c66a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c626:	68fb      	ldr	r3, [r7, #12]
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	68b9      	ldr	r1, [r7, #8]
 800c62c:	4618      	mov	r0, r3
 800c62e:	f000 fb0f 	bl	800cc50 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	69da      	ldr	r2, [r3, #28]
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c640:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	681b      	ldr	r3, [r3, #0]
 800c646:	69da      	ldr	r2, [r3, #28]
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c650:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	69d9      	ldr	r1, [r3, #28]
 800c658:	68bb      	ldr	r3, [r7, #8]
 800c65a:	691b      	ldr	r3, [r3, #16]
 800c65c:	021a      	lsls	r2, r3, #8
 800c65e:	68fb      	ldr	r3, [r7, #12]
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	430a      	orrs	r2, r1
 800c664:	61da      	str	r2, [r3, #28]
      break;
 800c666:	e000      	b.n	800c66a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800c668:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	2201      	movs	r2, #1
 800c66e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	2200      	movs	r2, #0
 800c676:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c67a:	2300      	movs	r3, #0
}
 800c67c:	4618      	mov	r0, r3
 800c67e:	3710      	adds	r7, #16
 800c680:	46bd      	mov	sp, r7
 800c682:	bd80      	pop	{r7, pc}

0800c684 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c684:	b580      	push	{r7, lr}
 800c686:	b084      	sub	sp, #16
 800c688:	af00      	add	r7, sp, #0
 800c68a:	6078      	str	r0, [r7, #4]
 800c68c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c694:	2b01      	cmp	r3, #1
 800c696:	d101      	bne.n	800c69c <HAL_TIM_ConfigClockSource+0x18>
 800c698:	2302      	movs	r3, #2
 800c69a:	e0b3      	b.n	800c804 <HAL_TIM_ConfigClockSource+0x180>
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	2201      	movs	r2, #1
 800c6a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	2202      	movs	r2, #2
 800c6a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	689b      	ldr	r3, [r3, #8]
 800c6b2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800c6ba:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c6bc:	68fb      	ldr	r3, [r7, #12]
 800c6be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c6c2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	68fa      	ldr	r2, [r7, #12]
 800c6ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c6cc:	683b      	ldr	r3, [r7, #0]
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c6d4:	d03e      	beq.n	800c754 <HAL_TIM_ConfigClockSource+0xd0>
 800c6d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c6da:	f200 8087 	bhi.w	800c7ec <HAL_TIM_ConfigClockSource+0x168>
 800c6de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c6e2:	f000 8085 	beq.w	800c7f0 <HAL_TIM_ConfigClockSource+0x16c>
 800c6e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c6ea:	d87f      	bhi.n	800c7ec <HAL_TIM_ConfigClockSource+0x168>
 800c6ec:	2b70      	cmp	r3, #112	; 0x70
 800c6ee:	d01a      	beq.n	800c726 <HAL_TIM_ConfigClockSource+0xa2>
 800c6f0:	2b70      	cmp	r3, #112	; 0x70
 800c6f2:	d87b      	bhi.n	800c7ec <HAL_TIM_ConfigClockSource+0x168>
 800c6f4:	2b60      	cmp	r3, #96	; 0x60
 800c6f6:	d050      	beq.n	800c79a <HAL_TIM_ConfigClockSource+0x116>
 800c6f8:	2b60      	cmp	r3, #96	; 0x60
 800c6fa:	d877      	bhi.n	800c7ec <HAL_TIM_ConfigClockSource+0x168>
 800c6fc:	2b50      	cmp	r3, #80	; 0x50
 800c6fe:	d03c      	beq.n	800c77a <HAL_TIM_ConfigClockSource+0xf6>
 800c700:	2b50      	cmp	r3, #80	; 0x50
 800c702:	d873      	bhi.n	800c7ec <HAL_TIM_ConfigClockSource+0x168>
 800c704:	2b40      	cmp	r3, #64	; 0x40
 800c706:	d058      	beq.n	800c7ba <HAL_TIM_ConfigClockSource+0x136>
 800c708:	2b40      	cmp	r3, #64	; 0x40
 800c70a:	d86f      	bhi.n	800c7ec <HAL_TIM_ConfigClockSource+0x168>
 800c70c:	2b30      	cmp	r3, #48	; 0x30
 800c70e:	d064      	beq.n	800c7da <HAL_TIM_ConfigClockSource+0x156>
 800c710:	2b30      	cmp	r3, #48	; 0x30
 800c712:	d86b      	bhi.n	800c7ec <HAL_TIM_ConfigClockSource+0x168>
 800c714:	2b20      	cmp	r3, #32
 800c716:	d060      	beq.n	800c7da <HAL_TIM_ConfigClockSource+0x156>
 800c718:	2b20      	cmp	r3, #32
 800c71a:	d867      	bhi.n	800c7ec <HAL_TIM_ConfigClockSource+0x168>
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d05c      	beq.n	800c7da <HAL_TIM_ConfigClockSource+0x156>
 800c720:	2b10      	cmp	r3, #16
 800c722:	d05a      	beq.n	800c7da <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800c724:	e062      	b.n	800c7ec <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	6818      	ldr	r0, [r3, #0]
 800c72a:	683b      	ldr	r3, [r7, #0]
 800c72c:	6899      	ldr	r1, [r3, #8]
 800c72e:	683b      	ldr	r3, [r7, #0]
 800c730:	685a      	ldr	r2, [r3, #4]
 800c732:	683b      	ldr	r3, [r7, #0]
 800c734:	68db      	ldr	r3, [r3, #12]
 800c736:	f000 fb5b 	bl	800cdf0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	689b      	ldr	r3, [r3, #8]
 800c740:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c742:	68fb      	ldr	r3, [r7, #12]
 800c744:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800c748:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	68fa      	ldr	r2, [r7, #12]
 800c750:	609a      	str	r2, [r3, #8]
      break;
 800c752:	e04e      	b.n	800c7f2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	6818      	ldr	r0, [r3, #0]
 800c758:	683b      	ldr	r3, [r7, #0]
 800c75a:	6899      	ldr	r1, [r3, #8]
 800c75c:	683b      	ldr	r3, [r7, #0]
 800c75e:	685a      	ldr	r2, [r3, #4]
 800c760:	683b      	ldr	r3, [r7, #0]
 800c762:	68db      	ldr	r3, [r3, #12]
 800c764:	f000 fb44 	bl	800cdf0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	689a      	ldr	r2, [r3, #8]
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c776:	609a      	str	r2, [r3, #8]
      break;
 800c778:	e03b      	b.n	800c7f2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	6818      	ldr	r0, [r3, #0]
 800c77e:	683b      	ldr	r3, [r7, #0]
 800c780:	6859      	ldr	r1, [r3, #4]
 800c782:	683b      	ldr	r3, [r7, #0]
 800c784:	68db      	ldr	r3, [r3, #12]
 800c786:	461a      	mov	r2, r3
 800c788:	f000 fab8 	bl	800ccfc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	2150      	movs	r1, #80	; 0x50
 800c792:	4618      	mov	r0, r3
 800c794:	f000 fb11 	bl	800cdba <TIM_ITRx_SetConfig>
      break;
 800c798:	e02b      	b.n	800c7f2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	6818      	ldr	r0, [r3, #0]
 800c79e:	683b      	ldr	r3, [r7, #0]
 800c7a0:	6859      	ldr	r1, [r3, #4]
 800c7a2:	683b      	ldr	r3, [r7, #0]
 800c7a4:	68db      	ldr	r3, [r3, #12]
 800c7a6:	461a      	mov	r2, r3
 800c7a8:	f000 fad7 	bl	800cd5a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	2160      	movs	r1, #96	; 0x60
 800c7b2:	4618      	mov	r0, r3
 800c7b4:	f000 fb01 	bl	800cdba <TIM_ITRx_SetConfig>
      break;
 800c7b8:	e01b      	b.n	800c7f2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	6818      	ldr	r0, [r3, #0]
 800c7be:	683b      	ldr	r3, [r7, #0]
 800c7c0:	6859      	ldr	r1, [r3, #4]
 800c7c2:	683b      	ldr	r3, [r7, #0]
 800c7c4:	68db      	ldr	r3, [r3, #12]
 800c7c6:	461a      	mov	r2, r3
 800c7c8:	f000 fa98 	bl	800ccfc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	2140      	movs	r1, #64	; 0x40
 800c7d2:	4618      	mov	r0, r3
 800c7d4:	f000 faf1 	bl	800cdba <TIM_ITRx_SetConfig>
      break;
 800c7d8:	e00b      	b.n	800c7f2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	681a      	ldr	r2, [r3, #0]
 800c7de:	683b      	ldr	r3, [r7, #0]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	4619      	mov	r1, r3
 800c7e4:	4610      	mov	r0, r2
 800c7e6:	f000 fae8 	bl	800cdba <TIM_ITRx_SetConfig>
      break;
 800c7ea:	e002      	b.n	800c7f2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800c7ec:	bf00      	nop
 800c7ee:	e000      	b.n	800c7f2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800c7f0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	2201      	movs	r2, #1
 800c7f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	2200      	movs	r2, #0
 800c7fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c802:	2300      	movs	r3, #0
}
 800c804:	4618      	mov	r0, r3
 800c806:	3710      	adds	r7, #16
 800c808:	46bd      	mov	sp, r7
 800c80a:	bd80      	pop	{r7, pc}

0800c80c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c80c:	b480      	push	{r7}
 800c80e:	b083      	sub	sp, #12
 800c810:	af00      	add	r7, sp, #0
 800c812:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c814:	bf00      	nop
 800c816:	370c      	adds	r7, #12
 800c818:	46bd      	mov	sp, r7
 800c81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c81e:	4770      	bx	lr

0800c820 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c820:	b480      	push	{r7}
 800c822:	b083      	sub	sp, #12
 800c824:	af00      	add	r7, sp, #0
 800c826:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c828:	bf00      	nop
 800c82a:	370c      	adds	r7, #12
 800c82c:	46bd      	mov	sp, r7
 800c82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c832:	4770      	bx	lr

0800c834 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c834:	b480      	push	{r7}
 800c836:	b083      	sub	sp, #12
 800c838:	af00      	add	r7, sp, #0
 800c83a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c83c:	bf00      	nop
 800c83e:	370c      	adds	r7, #12
 800c840:	46bd      	mov	sp, r7
 800c842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c846:	4770      	bx	lr

0800c848 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c848:	b480      	push	{r7}
 800c84a:	b083      	sub	sp, #12
 800c84c:	af00      	add	r7, sp, #0
 800c84e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c850:	bf00      	nop
 800c852:	370c      	adds	r7, #12
 800c854:	46bd      	mov	sp, r7
 800c856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c85a:	4770      	bx	lr

0800c85c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800c85c:	b480      	push	{r7}
 800c85e:	b085      	sub	sp, #20
 800c860:	af00      	add	r7, sp, #0
 800c862:	6078      	str	r0, [r7, #4]
 800c864:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	4a40      	ldr	r2, [pc, #256]	; (800c970 <TIM_Base_SetConfig+0x114>)
 800c870:	4293      	cmp	r3, r2
 800c872:	d013      	beq.n	800c89c <TIM_Base_SetConfig+0x40>
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c87a:	d00f      	beq.n	800c89c <TIM_Base_SetConfig+0x40>
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	4a3d      	ldr	r2, [pc, #244]	; (800c974 <TIM_Base_SetConfig+0x118>)
 800c880:	4293      	cmp	r3, r2
 800c882:	d00b      	beq.n	800c89c <TIM_Base_SetConfig+0x40>
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	4a3c      	ldr	r2, [pc, #240]	; (800c978 <TIM_Base_SetConfig+0x11c>)
 800c888:	4293      	cmp	r3, r2
 800c88a:	d007      	beq.n	800c89c <TIM_Base_SetConfig+0x40>
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	4a3b      	ldr	r2, [pc, #236]	; (800c97c <TIM_Base_SetConfig+0x120>)
 800c890:	4293      	cmp	r3, r2
 800c892:	d003      	beq.n	800c89c <TIM_Base_SetConfig+0x40>
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	4a3a      	ldr	r2, [pc, #232]	; (800c980 <TIM_Base_SetConfig+0x124>)
 800c898:	4293      	cmp	r3, r2
 800c89a:	d108      	bne.n	800c8ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c8a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c8a4:	683b      	ldr	r3, [r7, #0]
 800c8a6:	685b      	ldr	r3, [r3, #4]
 800c8a8:	68fa      	ldr	r2, [r7, #12]
 800c8aa:	4313      	orrs	r3, r2
 800c8ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	4a2f      	ldr	r2, [pc, #188]	; (800c970 <TIM_Base_SetConfig+0x114>)
 800c8b2:	4293      	cmp	r3, r2
 800c8b4:	d02b      	beq.n	800c90e <TIM_Base_SetConfig+0xb2>
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c8bc:	d027      	beq.n	800c90e <TIM_Base_SetConfig+0xb2>
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	4a2c      	ldr	r2, [pc, #176]	; (800c974 <TIM_Base_SetConfig+0x118>)
 800c8c2:	4293      	cmp	r3, r2
 800c8c4:	d023      	beq.n	800c90e <TIM_Base_SetConfig+0xb2>
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	4a2b      	ldr	r2, [pc, #172]	; (800c978 <TIM_Base_SetConfig+0x11c>)
 800c8ca:	4293      	cmp	r3, r2
 800c8cc:	d01f      	beq.n	800c90e <TIM_Base_SetConfig+0xb2>
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	4a2a      	ldr	r2, [pc, #168]	; (800c97c <TIM_Base_SetConfig+0x120>)
 800c8d2:	4293      	cmp	r3, r2
 800c8d4:	d01b      	beq.n	800c90e <TIM_Base_SetConfig+0xb2>
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	4a29      	ldr	r2, [pc, #164]	; (800c980 <TIM_Base_SetConfig+0x124>)
 800c8da:	4293      	cmp	r3, r2
 800c8dc:	d017      	beq.n	800c90e <TIM_Base_SetConfig+0xb2>
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	4a28      	ldr	r2, [pc, #160]	; (800c984 <TIM_Base_SetConfig+0x128>)
 800c8e2:	4293      	cmp	r3, r2
 800c8e4:	d013      	beq.n	800c90e <TIM_Base_SetConfig+0xb2>
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	4a27      	ldr	r2, [pc, #156]	; (800c988 <TIM_Base_SetConfig+0x12c>)
 800c8ea:	4293      	cmp	r3, r2
 800c8ec:	d00f      	beq.n	800c90e <TIM_Base_SetConfig+0xb2>
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	4a26      	ldr	r2, [pc, #152]	; (800c98c <TIM_Base_SetConfig+0x130>)
 800c8f2:	4293      	cmp	r3, r2
 800c8f4:	d00b      	beq.n	800c90e <TIM_Base_SetConfig+0xb2>
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	4a25      	ldr	r2, [pc, #148]	; (800c990 <TIM_Base_SetConfig+0x134>)
 800c8fa:	4293      	cmp	r3, r2
 800c8fc:	d007      	beq.n	800c90e <TIM_Base_SetConfig+0xb2>
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	4a24      	ldr	r2, [pc, #144]	; (800c994 <TIM_Base_SetConfig+0x138>)
 800c902:	4293      	cmp	r3, r2
 800c904:	d003      	beq.n	800c90e <TIM_Base_SetConfig+0xb2>
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	4a23      	ldr	r2, [pc, #140]	; (800c998 <TIM_Base_SetConfig+0x13c>)
 800c90a:	4293      	cmp	r3, r2
 800c90c:	d108      	bne.n	800c920 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c914:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c916:	683b      	ldr	r3, [r7, #0]
 800c918:	68db      	ldr	r3, [r3, #12]
 800c91a:	68fa      	ldr	r2, [r7, #12]
 800c91c:	4313      	orrs	r3, r2
 800c91e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800c926:	683b      	ldr	r3, [r7, #0]
 800c928:	695b      	ldr	r3, [r3, #20]
 800c92a:	4313      	orrs	r3, r2
 800c92c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	68fa      	ldr	r2, [r7, #12]
 800c932:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c934:	683b      	ldr	r3, [r7, #0]
 800c936:	689a      	ldr	r2, [r3, #8]
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c93c:	683b      	ldr	r3, [r7, #0]
 800c93e:	681a      	ldr	r2, [r3, #0]
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	4a0a      	ldr	r2, [pc, #40]	; (800c970 <TIM_Base_SetConfig+0x114>)
 800c948:	4293      	cmp	r3, r2
 800c94a:	d003      	beq.n	800c954 <TIM_Base_SetConfig+0xf8>
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	4a0c      	ldr	r2, [pc, #48]	; (800c980 <TIM_Base_SetConfig+0x124>)
 800c950:	4293      	cmp	r3, r2
 800c952:	d103      	bne.n	800c95c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c954:	683b      	ldr	r3, [r7, #0]
 800c956:	691a      	ldr	r2, [r3, #16]
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	2201      	movs	r2, #1
 800c960:	615a      	str	r2, [r3, #20]
}
 800c962:	bf00      	nop
 800c964:	3714      	adds	r7, #20
 800c966:	46bd      	mov	sp, r7
 800c968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c96c:	4770      	bx	lr
 800c96e:	bf00      	nop
 800c970:	40010000 	.word	0x40010000
 800c974:	40000400 	.word	0x40000400
 800c978:	40000800 	.word	0x40000800
 800c97c:	40000c00 	.word	0x40000c00
 800c980:	40010400 	.word	0x40010400
 800c984:	40014000 	.word	0x40014000
 800c988:	40014400 	.word	0x40014400
 800c98c:	40014800 	.word	0x40014800
 800c990:	40001800 	.word	0x40001800
 800c994:	40001c00 	.word	0x40001c00
 800c998:	40002000 	.word	0x40002000

0800c99c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c99c:	b480      	push	{r7}
 800c99e:	b087      	sub	sp, #28
 800c9a0:	af00      	add	r7, sp, #0
 800c9a2:	6078      	str	r0, [r7, #4]
 800c9a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	6a1b      	ldr	r3, [r3, #32]
 800c9aa:	f023 0201 	bic.w	r2, r3, #1
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	6a1b      	ldr	r3, [r3, #32]
 800c9b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	685b      	ldr	r3, [r3, #4]
 800c9bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	699b      	ldr	r3, [r3, #24]
 800c9c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c9ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	f023 0303 	bic.w	r3, r3, #3
 800c9d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c9d4:	683b      	ldr	r3, [r7, #0]
 800c9d6:	681b      	ldr	r3, [r3, #0]
 800c9d8:	68fa      	ldr	r2, [r7, #12]
 800c9da:	4313      	orrs	r3, r2
 800c9dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c9de:	697b      	ldr	r3, [r7, #20]
 800c9e0:	f023 0302 	bic.w	r3, r3, #2
 800c9e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c9e6:	683b      	ldr	r3, [r7, #0]
 800c9e8:	689b      	ldr	r3, [r3, #8]
 800c9ea:	697a      	ldr	r2, [r7, #20]
 800c9ec:	4313      	orrs	r3, r2
 800c9ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	4a20      	ldr	r2, [pc, #128]	; (800ca74 <TIM_OC1_SetConfig+0xd8>)
 800c9f4:	4293      	cmp	r3, r2
 800c9f6:	d003      	beq.n	800ca00 <TIM_OC1_SetConfig+0x64>
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	4a1f      	ldr	r2, [pc, #124]	; (800ca78 <TIM_OC1_SetConfig+0xdc>)
 800c9fc:	4293      	cmp	r3, r2
 800c9fe:	d10c      	bne.n	800ca1a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ca00:	697b      	ldr	r3, [r7, #20]
 800ca02:	f023 0308 	bic.w	r3, r3, #8
 800ca06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ca08:	683b      	ldr	r3, [r7, #0]
 800ca0a:	68db      	ldr	r3, [r3, #12]
 800ca0c:	697a      	ldr	r2, [r7, #20]
 800ca0e:	4313      	orrs	r3, r2
 800ca10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ca12:	697b      	ldr	r3, [r7, #20]
 800ca14:	f023 0304 	bic.w	r3, r3, #4
 800ca18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	4a15      	ldr	r2, [pc, #84]	; (800ca74 <TIM_OC1_SetConfig+0xd8>)
 800ca1e:	4293      	cmp	r3, r2
 800ca20:	d003      	beq.n	800ca2a <TIM_OC1_SetConfig+0x8e>
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	4a14      	ldr	r2, [pc, #80]	; (800ca78 <TIM_OC1_SetConfig+0xdc>)
 800ca26:	4293      	cmp	r3, r2
 800ca28:	d111      	bne.n	800ca4e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ca2a:	693b      	ldr	r3, [r7, #16]
 800ca2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ca30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ca32:	693b      	ldr	r3, [r7, #16]
 800ca34:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ca38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ca3a:	683b      	ldr	r3, [r7, #0]
 800ca3c:	695b      	ldr	r3, [r3, #20]
 800ca3e:	693a      	ldr	r2, [r7, #16]
 800ca40:	4313      	orrs	r3, r2
 800ca42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ca44:	683b      	ldr	r3, [r7, #0]
 800ca46:	699b      	ldr	r3, [r3, #24]
 800ca48:	693a      	ldr	r2, [r7, #16]
 800ca4a:	4313      	orrs	r3, r2
 800ca4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	693a      	ldr	r2, [r7, #16]
 800ca52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	68fa      	ldr	r2, [r7, #12]
 800ca58:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ca5a:	683b      	ldr	r3, [r7, #0]
 800ca5c:	685a      	ldr	r2, [r3, #4]
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	697a      	ldr	r2, [r7, #20]
 800ca66:	621a      	str	r2, [r3, #32]
}
 800ca68:	bf00      	nop
 800ca6a:	371c      	adds	r7, #28
 800ca6c:	46bd      	mov	sp, r7
 800ca6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca72:	4770      	bx	lr
 800ca74:	40010000 	.word	0x40010000
 800ca78:	40010400 	.word	0x40010400

0800ca7c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ca7c:	b480      	push	{r7}
 800ca7e:	b087      	sub	sp, #28
 800ca80:	af00      	add	r7, sp, #0
 800ca82:	6078      	str	r0, [r7, #4]
 800ca84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	6a1b      	ldr	r3, [r3, #32]
 800ca8a:	f023 0210 	bic.w	r2, r3, #16
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	6a1b      	ldr	r3, [r3, #32]
 800ca96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	685b      	ldr	r3, [r3, #4]
 800ca9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	699b      	ldr	r3, [r3, #24]
 800caa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800caa4:	68fb      	ldr	r3, [r7, #12]
 800caa6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800caaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cab2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cab4:	683b      	ldr	r3, [r7, #0]
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	021b      	lsls	r3, r3, #8
 800caba:	68fa      	ldr	r2, [r7, #12]
 800cabc:	4313      	orrs	r3, r2
 800cabe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800cac0:	697b      	ldr	r3, [r7, #20]
 800cac2:	f023 0320 	bic.w	r3, r3, #32
 800cac6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800cac8:	683b      	ldr	r3, [r7, #0]
 800caca:	689b      	ldr	r3, [r3, #8]
 800cacc:	011b      	lsls	r3, r3, #4
 800cace:	697a      	ldr	r2, [r7, #20]
 800cad0:	4313      	orrs	r3, r2
 800cad2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	4a22      	ldr	r2, [pc, #136]	; (800cb60 <TIM_OC2_SetConfig+0xe4>)
 800cad8:	4293      	cmp	r3, r2
 800cada:	d003      	beq.n	800cae4 <TIM_OC2_SetConfig+0x68>
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	4a21      	ldr	r2, [pc, #132]	; (800cb64 <TIM_OC2_SetConfig+0xe8>)
 800cae0:	4293      	cmp	r3, r2
 800cae2:	d10d      	bne.n	800cb00 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800cae4:	697b      	ldr	r3, [r7, #20]
 800cae6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800caea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800caec:	683b      	ldr	r3, [r7, #0]
 800caee:	68db      	ldr	r3, [r3, #12]
 800caf0:	011b      	lsls	r3, r3, #4
 800caf2:	697a      	ldr	r2, [r7, #20]
 800caf4:	4313      	orrs	r3, r2
 800caf6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800caf8:	697b      	ldr	r3, [r7, #20]
 800cafa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cafe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	4a17      	ldr	r2, [pc, #92]	; (800cb60 <TIM_OC2_SetConfig+0xe4>)
 800cb04:	4293      	cmp	r3, r2
 800cb06:	d003      	beq.n	800cb10 <TIM_OC2_SetConfig+0x94>
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	4a16      	ldr	r2, [pc, #88]	; (800cb64 <TIM_OC2_SetConfig+0xe8>)
 800cb0c:	4293      	cmp	r3, r2
 800cb0e:	d113      	bne.n	800cb38 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800cb10:	693b      	ldr	r3, [r7, #16]
 800cb12:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800cb16:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800cb18:	693b      	ldr	r3, [r7, #16]
 800cb1a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800cb1e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800cb20:	683b      	ldr	r3, [r7, #0]
 800cb22:	695b      	ldr	r3, [r3, #20]
 800cb24:	009b      	lsls	r3, r3, #2
 800cb26:	693a      	ldr	r2, [r7, #16]
 800cb28:	4313      	orrs	r3, r2
 800cb2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800cb2c:	683b      	ldr	r3, [r7, #0]
 800cb2e:	699b      	ldr	r3, [r3, #24]
 800cb30:	009b      	lsls	r3, r3, #2
 800cb32:	693a      	ldr	r2, [r7, #16]
 800cb34:	4313      	orrs	r3, r2
 800cb36:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	693a      	ldr	r2, [r7, #16]
 800cb3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	68fa      	ldr	r2, [r7, #12]
 800cb42:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800cb44:	683b      	ldr	r3, [r7, #0]
 800cb46:	685a      	ldr	r2, [r3, #4]
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	697a      	ldr	r2, [r7, #20]
 800cb50:	621a      	str	r2, [r3, #32]
}
 800cb52:	bf00      	nop
 800cb54:	371c      	adds	r7, #28
 800cb56:	46bd      	mov	sp, r7
 800cb58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb5c:	4770      	bx	lr
 800cb5e:	bf00      	nop
 800cb60:	40010000 	.word	0x40010000
 800cb64:	40010400 	.word	0x40010400

0800cb68 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cb68:	b480      	push	{r7}
 800cb6a:	b087      	sub	sp, #28
 800cb6c:	af00      	add	r7, sp, #0
 800cb6e:	6078      	str	r0, [r7, #4]
 800cb70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	6a1b      	ldr	r3, [r3, #32]
 800cb76:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	6a1b      	ldr	r3, [r3, #32]
 800cb82:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	685b      	ldr	r3, [r3, #4]
 800cb88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	69db      	ldr	r3, [r3, #28]
 800cb8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cb96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800cb98:	68fb      	ldr	r3, [r7, #12]
 800cb9a:	f023 0303 	bic.w	r3, r3, #3
 800cb9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cba0:	683b      	ldr	r3, [r7, #0]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	68fa      	ldr	r2, [r7, #12]
 800cba6:	4313      	orrs	r3, r2
 800cba8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800cbaa:	697b      	ldr	r3, [r7, #20]
 800cbac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800cbb0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800cbb2:	683b      	ldr	r3, [r7, #0]
 800cbb4:	689b      	ldr	r3, [r3, #8]
 800cbb6:	021b      	lsls	r3, r3, #8
 800cbb8:	697a      	ldr	r2, [r7, #20]
 800cbba:	4313      	orrs	r3, r2
 800cbbc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	4a21      	ldr	r2, [pc, #132]	; (800cc48 <TIM_OC3_SetConfig+0xe0>)
 800cbc2:	4293      	cmp	r3, r2
 800cbc4:	d003      	beq.n	800cbce <TIM_OC3_SetConfig+0x66>
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	4a20      	ldr	r2, [pc, #128]	; (800cc4c <TIM_OC3_SetConfig+0xe4>)
 800cbca:	4293      	cmp	r3, r2
 800cbcc:	d10d      	bne.n	800cbea <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800cbce:	697b      	ldr	r3, [r7, #20]
 800cbd0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800cbd4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800cbd6:	683b      	ldr	r3, [r7, #0]
 800cbd8:	68db      	ldr	r3, [r3, #12]
 800cbda:	021b      	lsls	r3, r3, #8
 800cbdc:	697a      	ldr	r2, [r7, #20]
 800cbde:	4313      	orrs	r3, r2
 800cbe0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800cbe2:	697b      	ldr	r3, [r7, #20]
 800cbe4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800cbe8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	4a16      	ldr	r2, [pc, #88]	; (800cc48 <TIM_OC3_SetConfig+0xe0>)
 800cbee:	4293      	cmp	r3, r2
 800cbf0:	d003      	beq.n	800cbfa <TIM_OC3_SetConfig+0x92>
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	4a15      	ldr	r2, [pc, #84]	; (800cc4c <TIM_OC3_SetConfig+0xe4>)
 800cbf6:	4293      	cmp	r3, r2
 800cbf8:	d113      	bne.n	800cc22 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800cbfa:	693b      	ldr	r3, [r7, #16]
 800cbfc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cc00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800cc02:	693b      	ldr	r3, [r7, #16]
 800cc04:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800cc08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800cc0a:	683b      	ldr	r3, [r7, #0]
 800cc0c:	695b      	ldr	r3, [r3, #20]
 800cc0e:	011b      	lsls	r3, r3, #4
 800cc10:	693a      	ldr	r2, [r7, #16]
 800cc12:	4313      	orrs	r3, r2
 800cc14:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800cc16:	683b      	ldr	r3, [r7, #0]
 800cc18:	699b      	ldr	r3, [r3, #24]
 800cc1a:	011b      	lsls	r3, r3, #4
 800cc1c:	693a      	ldr	r2, [r7, #16]
 800cc1e:	4313      	orrs	r3, r2
 800cc20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	693a      	ldr	r2, [r7, #16]
 800cc26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	68fa      	ldr	r2, [r7, #12]
 800cc2c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800cc2e:	683b      	ldr	r3, [r7, #0]
 800cc30:	685a      	ldr	r2, [r3, #4]
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	697a      	ldr	r2, [r7, #20]
 800cc3a:	621a      	str	r2, [r3, #32]
}
 800cc3c:	bf00      	nop
 800cc3e:	371c      	adds	r7, #28
 800cc40:	46bd      	mov	sp, r7
 800cc42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc46:	4770      	bx	lr
 800cc48:	40010000 	.word	0x40010000
 800cc4c:	40010400 	.word	0x40010400

0800cc50 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cc50:	b480      	push	{r7}
 800cc52:	b087      	sub	sp, #28
 800cc54:	af00      	add	r7, sp, #0
 800cc56:	6078      	str	r0, [r7, #4]
 800cc58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	6a1b      	ldr	r3, [r3, #32]
 800cc5e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	6a1b      	ldr	r3, [r3, #32]
 800cc6a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	685b      	ldr	r3, [r3, #4]
 800cc70:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	69db      	ldr	r3, [r3, #28]
 800cc76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800cc7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800cc80:	68fb      	ldr	r3, [r7, #12]
 800cc82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cc86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cc88:	683b      	ldr	r3, [r7, #0]
 800cc8a:	681b      	ldr	r3, [r3, #0]
 800cc8c:	021b      	lsls	r3, r3, #8
 800cc8e:	68fa      	ldr	r2, [r7, #12]
 800cc90:	4313      	orrs	r3, r2
 800cc92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800cc94:	693b      	ldr	r3, [r7, #16]
 800cc96:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800cc9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800cc9c:	683b      	ldr	r3, [r7, #0]
 800cc9e:	689b      	ldr	r3, [r3, #8]
 800cca0:	031b      	lsls	r3, r3, #12
 800cca2:	693a      	ldr	r2, [r7, #16]
 800cca4:	4313      	orrs	r3, r2
 800cca6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	4a12      	ldr	r2, [pc, #72]	; (800ccf4 <TIM_OC4_SetConfig+0xa4>)
 800ccac:	4293      	cmp	r3, r2
 800ccae:	d003      	beq.n	800ccb8 <TIM_OC4_SetConfig+0x68>
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	4a11      	ldr	r2, [pc, #68]	; (800ccf8 <TIM_OC4_SetConfig+0xa8>)
 800ccb4:	4293      	cmp	r3, r2
 800ccb6:	d109      	bne.n	800cccc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ccb8:	697b      	ldr	r3, [r7, #20]
 800ccba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ccbe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ccc0:	683b      	ldr	r3, [r7, #0]
 800ccc2:	695b      	ldr	r3, [r3, #20]
 800ccc4:	019b      	lsls	r3, r3, #6
 800ccc6:	697a      	ldr	r2, [r7, #20]
 800ccc8:	4313      	orrs	r3, r2
 800ccca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	697a      	ldr	r2, [r7, #20]
 800ccd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	68fa      	ldr	r2, [r7, #12]
 800ccd6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ccd8:	683b      	ldr	r3, [r7, #0]
 800ccda:	685a      	ldr	r2, [r3, #4]
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	693a      	ldr	r2, [r7, #16]
 800cce4:	621a      	str	r2, [r3, #32]
}
 800cce6:	bf00      	nop
 800cce8:	371c      	adds	r7, #28
 800ccea:	46bd      	mov	sp, r7
 800ccec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccf0:	4770      	bx	lr
 800ccf2:	bf00      	nop
 800ccf4:	40010000 	.word	0x40010000
 800ccf8:	40010400 	.word	0x40010400

0800ccfc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ccfc:	b480      	push	{r7}
 800ccfe:	b087      	sub	sp, #28
 800cd00:	af00      	add	r7, sp, #0
 800cd02:	60f8      	str	r0, [r7, #12]
 800cd04:	60b9      	str	r1, [r7, #8]
 800cd06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800cd08:	68fb      	ldr	r3, [r7, #12]
 800cd0a:	6a1b      	ldr	r3, [r3, #32]
 800cd0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cd0e:	68fb      	ldr	r3, [r7, #12]
 800cd10:	6a1b      	ldr	r3, [r3, #32]
 800cd12:	f023 0201 	bic.w	r2, r3, #1
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	699b      	ldr	r3, [r3, #24]
 800cd1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800cd20:	693b      	ldr	r3, [r7, #16]
 800cd22:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800cd26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	011b      	lsls	r3, r3, #4
 800cd2c:	693a      	ldr	r2, [r7, #16]
 800cd2e:	4313      	orrs	r3, r2
 800cd30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800cd32:	697b      	ldr	r3, [r7, #20]
 800cd34:	f023 030a 	bic.w	r3, r3, #10
 800cd38:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800cd3a:	697a      	ldr	r2, [r7, #20]
 800cd3c:	68bb      	ldr	r3, [r7, #8]
 800cd3e:	4313      	orrs	r3, r2
 800cd40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	693a      	ldr	r2, [r7, #16]
 800cd46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	697a      	ldr	r2, [r7, #20]
 800cd4c:	621a      	str	r2, [r3, #32]
}
 800cd4e:	bf00      	nop
 800cd50:	371c      	adds	r7, #28
 800cd52:	46bd      	mov	sp, r7
 800cd54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd58:	4770      	bx	lr

0800cd5a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cd5a:	b480      	push	{r7}
 800cd5c:	b087      	sub	sp, #28
 800cd5e:	af00      	add	r7, sp, #0
 800cd60:	60f8      	str	r0, [r7, #12]
 800cd62:	60b9      	str	r1, [r7, #8]
 800cd64:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cd66:	68fb      	ldr	r3, [r7, #12]
 800cd68:	6a1b      	ldr	r3, [r3, #32]
 800cd6a:	f023 0210 	bic.w	r2, r3, #16
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	699b      	ldr	r3, [r3, #24]
 800cd76:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	6a1b      	ldr	r3, [r3, #32]
 800cd7c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800cd7e:	697b      	ldr	r3, [r7, #20]
 800cd80:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800cd84:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	031b      	lsls	r3, r3, #12
 800cd8a:	697a      	ldr	r2, [r7, #20]
 800cd8c:	4313      	orrs	r3, r2
 800cd8e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800cd90:	693b      	ldr	r3, [r7, #16]
 800cd92:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800cd96:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800cd98:	68bb      	ldr	r3, [r7, #8]
 800cd9a:	011b      	lsls	r3, r3, #4
 800cd9c:	693a      	ldr	r2, [r7, #16]
 800cd9e:	4313      	orrs	r3, r2
 800cda0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	697a      	ldr	r2, [r7, #20]
 800cda6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cda8:	68fb      	ldr	r3, [r7, #12]
 800cdaa:	693a      	ldr	r2, [r7, #16]
 800cdac:	621a      	str	r2, [r3, #32]
}
 800cdae:	bf00      	nop
 800cdb0:	371c      	adds	r7, #28
 800cdb2:	46bd      	mov	sp, r7
 800cdb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdb8:	4770      	bx	lr

0800cdba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800cdba:	b480      	push	{r7}
 800cdbc:	b085      	sub	sp, #20
 800cdbe:	af00      	add	r7, sp, #0
 800cdc0:	6078      	str	r0, [r7, #4]
 800cdc2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	689b      	ldr	r3, [r3, #8]
 800cdc8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800cdca:	68fb      	ldr	r3, [r7, #12]
 800cdcc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cdd0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800cdd2:	683a      	ldr	r2, [r7, #0]
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	4313      	orrs	r3, r2
 800cdd8:	f043 0307 	orr.w	r3, r3, #7
 800cddc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	68fa      	ldr	r2, [r7, #12]
 800cde2:	609a      	str	r2, [r3, #8]
}
 800cde4:	bf00      	nop
 800cde6:	3714      	adds	r7, #20
 800cde8:	46bd      	mov	sp, r7
 800cdea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdee:	4770      	bx	lr

0800cdf0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800cdf0:	b480      	push	{r7}
 800cdf2:	b087      	sub	sp, #28
 800cdf4:	af00      	add	r7, sp, #0
 800cdf6:	60f8      	str	r0, [r7, #12]
 800cdf8:	60b9      	str	r1, [r7, #8]
 800cdfa:	607a      	str	r2, [r7, #4]
 800cdfc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	689b      	ldr	r3, [r3, #8]
 800ce02:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ce04:	697b      	ldr	r3, [r7, #20]
 800ce06:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ce0a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ce0c:	683b      	ldr	r3, [r7, #0]
 800ce0e:	021a      	lsls	r2, r3, #8
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	431a      	orrs	r2, r3
 800ce14:	68bb      	ldr	r3, [r7, #8]
 800ce16:	4313      	orrs	r3, r2
 800ce18:	697a      	ldr	r2, [r7, #20]
 800ce1a:	4313      	orrs	r3, r2
 800ce1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	697a      	ldr	r2, [r7, #20]
 800ce22:	609a      	str	r2, [r3, #8]
}
 800ce24:	bf00      	nop
 800ce26:	371c      	adds	r7, #28
 800ce28:	46bd      	mov	sp, r7
 800ce2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce2e:	4770      	bx	lr

0800ce30 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800ce30:	b480      	push	{r7}
 800ce32:	b087      	sub	sp, #28
 800ce34:	af00      	add	r7, sp, #0
 800ce36:	60f8      	str	r0, [r7, #12]
 800ce38:	60b9      	str	r1, [r7, #8]
 800ce3a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ce3c:	68bb      	ldr	r3, [r7, #8]
 800ce3e:	f003 031f 	and.w	r3, r3, #31
 800ce42:	2201      	movs	r2, #1
 800ce44:	fa02 f303 	lsl.w	r3, r2, r3
 800ce48:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ce4a:	68fb      	ldr	r3, [r7, #12]
 800ce4c:	6a1a      	ldr	r2, [r3, #32]
 800ce4e:	697b      	ldr	r3, [r7, #20]
 800ce50:	43db      	mvns	r3, r3
 800ce52:	401a      	ands	r2, r3
 800ce54:	68fb      	ldr	r3, [r7, #12]
 800ce56:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ce58:	68fb      	ldr	r3, [r7, #12]
 800ce5a:	6a1a      	ldr	r2, [r3, #32]
 800ce5c:	68bb      	ldr	r3, [r7, #8]
 800ce5e:	f003 031f 	and.w	r3, r3, #31
 800ce62:	6879      	ldr	r1, [r7, #4]
 800ce64:	fa01 f303 	lsl.w	r3, r1, r3
 800ce68:	431a      	orrs	r2, r3
 800ce6a:	68fb      	ldr	r3, [r7, #12]
 800ce6c:	621a      	str	r2, [r3, #32]
}
 800ce6e:	bf00      	nop
 800ce70:	371c      	adds	r7, #28
 800ce72:	46bd      	mov	sp, r7
 800ce74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce78:	4770      	bx	lr
	...

0800ce7c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ce7c:	b480      	push	{r7}
 800ce7e:	b085      	sub	sp, #20
 800ce80:	af00      	add	r7, sp, #0
 800ce82:	6078      	str	r0, [r7, #4]
 800ce84:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ce8c:	2b01      	cmp	r3, #1
 800ce8e:	d101      	bne.n	800ce94 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ce90:	2302      	movs	r3, #2
 800ce92:	e05a      	b.n	800cf4a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	2201      	movs	r2, #1
 800ce98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	2202      	movs	r2, #2
 800cea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	681b      	ldr	r3, [r3, #0]
 800cea8:	685b      	ldr	r3, [r3, #4]
 800ceaa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	681b      	ldr	r3, [r3, #0]
 800ceb0:	689b      	ldr	r3, [r3, #8]
 800ceb2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ceb4:	68fb      	ldr	r3, [r7, #12]
 800ceb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ceba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800cebc:	683b      	ldr	r3, [r7, #0]
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	68fa      	ldr	r2, [r7, #12]
 800cec2:	4313      	orrs	r3, r2
 800cec4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	68fa      	ldr	r2, [r7, #12]
 800cecc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	681b      	ldr	r3, [r3, #0]
 800ced2:	4a21      	ldr	r2, [pc, #132]	; (800cf58 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800ced4:	4293      	cmp	r3, r2
 800ced6:	d022      	beq.n	800cf1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cee0:	d01d      	beq.n	800cf1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	4a1d      	ldr	r2, [pc, #116]	; (800cf5c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800cee8:	4293      	cmp	r3, r2
 800ceea:	d018      	beq.n	800cf1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	681b      	ldr	r3, [r3, #0]
 800cef0:	4a1b      	ldr	r2, [pc, #108]	; (800cf60 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800cef2:	4293      	cmp	r3, r2
 800cef4:	d013      	beq.n	800cf1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	4a1a      	ldr	r2, [pc, #104]	; (800cf64 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800cefc:	4293      	cmp	r3, r2
 800cefe:	d00e      	beq.n	800cf1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	4a18      	ldr	r2, [pc, #96]	; (800cf68 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800cf06:	4293      	cmp	r3, r2
 800cf08:	d009      	beq.n	800cf1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	681b      	ldr	r3, [r3, #0]
 800cf0e:	4a17      	ldr	r2, [pc, #92]	; (800cf6c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800cf10:	4293      	cmp	r3, r2
 800cf12:	d004      	beq.n	800cf1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	4a15      	ldr	r2, [pc, #84]	; (800cf70 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800cf1a:	4293      	cmp	r3, r2
 800cf1c:	d10c      	bne.n	800cf38 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800cf1e:	68bb      	ldr	r3, [r7, #8]
 800cf20:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cf24:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800cf26:	683b      	ldr	r3, [r7, #0]
 800cf28:	685b      	ldr	r3, [r3, #4]
 800cf2a:	68ba      	ldr	r2, [r7, #8]
 800cf2c:	4313      	orrs	r3, r2
 800cf2e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	68ba      	ldr	r2, [r7, #8]
 800cf36:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	2201      	movs	r2, #1
 800cf3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	2200      	movs	r2, #0
 800cf44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cf48:	2300      	movs	r3, #0
}
 800cf4a:	4618      	mov	r0, r3
 800cf4c:	3714      	adds	r7, #20
 800cf4e:	46bd      	mov	sp, r7
 800cf50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf54:	4770      	bx	lr
 800cf56:	bf00      	nop
 800cf58:	40010000 	.word	0x40010000
 800cf5c:	40000400 	.word	0x40000400
 800cf60:	40000800 	.word	0x40000800
 800cf64:	40000c00 	.word	0x40000c00
 800cf68:	40010400 	.word	0x40010400
 800cf6c:	40014000 	.word	0x40014000
 800cf70:	40001800 	.word	0x40001800

0800cf74 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800cf74:	b480      	push	{r7}
 800cf76:	b085      	sub	sp, #20
 800cf78:	af00      	add	r7, sp, #0
 800cf7a:	6078      	str	r0, [r7, #4]
 800cf7c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800cf7e:	2300      	movs	r3, #0
 800cf80:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cf88:	2b01      	cmp	r3, #1
 800cf8a:	d101      	bne.n	800cf90 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800cf8c:	2302      	movs	r3, #2
 800cf8e:	e03d      	b.n	800d00c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	2201      	movs	r2, #1
 800cf94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800cf98:	68fb      	ldr	r3, [r7, #12]
 800cf9a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800cf9e:	683b      	ldr	r3, [r7, #0]
 800cfa0:	68db      	ldr	r3, [r3, #12]
 800cfa2:	4313      	orrs	r3, r2
 800cfa4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800cfa6:	68fb      	ldr	r3, [r7, #12]
 800cfa8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800cfac:	683b      	ldr	r3, [r7, #0]
 800cfae:	689b      	ldr	r3, [r3, #8]
 800cfb0:	4313      	orrs	r3, r2
 800cfb2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800cfba:	683b      	ldr	r3, [r7, #0]
 800cfbc:	685b      	ldr	r3, [r3, #4]
 800cfbe:	4313      	orrs	r3, r2
 800cfc0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800cfc8:	683b      	ldr	r3, [r7, #0]
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	4313      	orrs	r3, r2
 800cfce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800cfd0:	68fb      	ldr	r3, [r7, #12]
 800cfd2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800cfd6:	683b      	ldr	r3, [r7, #0]
 800cfd8:	691b      	ldr	r3, [r3, #16]
 800cfda:	4313      	orrs	r3, r2
 800cfdc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800cfe4:	683b      	ldr	r3, [r7, #0]
 800cfe6:	695b      	ldr	r3, [r3, #20]
 800cfe8:	4313      	orrs	r3, r2
 800cfea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800cfec:	68fb      	ldr	r3, [r7, #12]
 800cfee:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800cff2:	683b      	ldr	r3, [r7, #0]
 800cff4:	69db      	ldr	r3, [r3, #28]
 800cff6:	4313      	orrs	r3, r2
 800cff8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	68fa      	ldr	r2, [r7, #12]
 800d000:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	2200      	movs	r2, #0
 800d006:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d00a:	2300      	movs	r3, #0
}
 800d00c:	4618      	mov	r0, r3
 800d00e:	3714      	adds	r7, #20
 800d010:	46bd      	mov	sp, r7
 800d012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d016:	4770      	bx	lr

0800d018 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d018:	b480      	push	{r7}
 800d01a:	b083      	sub	sp, #12
 800d01c:	af00      	add	r7, sp, #0
 800d01e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d020:	bf00      	nop
 800d022:	370c      	adds	r7, #12
 800d024:	46bd      	mov	sp, r7
 800d026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d02a:	4770      	bx	lr

0800d02c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d02c:	b480      	push	{r7}
 800d02e:	b083      	sub	sp, #12
 800d030:	af00      	add	r7, sp, #0
 800d032:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d034:	bf00      	nop
 800d036:	370c      	adds	r7, #12
 800d038:	46bd      	mov	sp, r7
 800d03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d03e:	4770      	bx	lr

0800d040 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d040:	b580      	push	{r7, lr}
 800d042:	b082      	sub	sp, #8
 800d044:	af00      	add	r7, sp, #0
 800d046:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d101      	bne.n	800d052 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d04e:	2301      	movs	r3, #1
 800d050:	e03f      	b.n	800d0d2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800d058:	b2db      	uxtb	r3, r3
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d106      	bne.n	800d06c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	2200      	movs	r2, #0
 800d062:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d066:	6878      	ldr	r0, [r7, #4]
 800d068:	f7f6 fe54 	bl	8003d14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	2224      	movs	r2, #36	; 0x24
 800d070:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	68da      	ldr	r2, [r3, #12]
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d082:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800d084:	6878      	ldr	r0, [r7, #4]
 800d086:	f000 f829 	bl	800d0dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	691a      	ldr	r2, [r3, #16]
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d098:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	695a      	ldr	r2, [r3, #20]
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	681b      	ldr	r3, [r3, #0]
 800d0a4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d0a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	681b      	ldr	r3, [r3, #0]
 800d0ae:	68da      	ldr	r2, [r3, #12]
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d0b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	2200      	movs	r2, #0
 800d0be:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	2220      	movs	r2, #32
 800d0c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	2220      	movs	r2, #32
 800d0cc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800d0d0:	2300      	movs	r3, #0
}
 800d0d2:	4618      	mov	r0, r3
 800d0d4:	3708      	adds	r7, #8
 800d0d6:	46bd      	mov	sp, r7
 800d0d8:	bd80      	pop	{r7, pc}
	...

0800d0dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d0dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0e0:	b0bd      	sub	sp, #244	; 0xf4
 800d0e2:	af00      	add	r7, sp, #0
 800d0e4:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d0e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	691b      	ldr	r3, [r3, #16]
 800d0f0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800d0f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d0f8:	68d9      	ldr	r1, [r3, #12]
 800d0fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d0fe:	681a      	ldr	r2, [r3, #0]
 800d100:	ea40 0301 	orr.w	r3, r0, r1
 800d104:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800d106:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d10a:	689a      	ldr	r2, [r3, #8]
 800d10c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d110:	691b      	ldr	r3, [r3, #16]
 800d112:	431a      	orrs	r2, r3
 800d114:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d118:	695b      	ldr	r3, [r3, #20]
 800d11a:	431a      	orrs	r2, r3
 800d11c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d120:	69db      	ldr	r3, [r3, #28]
 800d122:	4313      	orrs	r3, r2
 800d124:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 800d128:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	68db      	ldr	r3, [r3, #12]
 800d130:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800d134:	f021 010c 	bic.w	r1, r1, #12
 800d138:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d13c:	681a      	ldr	r2, [r3, #0]
 800d13e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800d142:	430b      	orrs	r3, r1
 800d144:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800d146:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d14a:	681b      	ldr	r3, [r3, #0]
 800d14c:	695b      	ldr	r3, [r3, #20]
 800d14e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800d152:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d156:	6999      	ldr	r1, [r3, #24]
 800d158:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d15c:	681a      	ldr	r2, [r3, #0]
 800d15e:	ea40 0301 	orr.w	r3, r0, r1
 800d162:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d164:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d168:	69db      	ldr	r3, [r3, #28]
 800d16a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d16e:	f040 81a5 	bne.w	800d4bc <UART_SetConfig+0x3e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800d172:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d176:	681a      	ldr	r2, [r3, #0]
 800d178:	4bcd      	ldr	r3, [pc, #820]	; (800d4b0 <UART_SetConfig+0x3d4>)
 800d17a:	429a      	cmp	r2, r3
 800d17c:	d006      	beq.n	800d18c <UART_SetConfig+0xb0>
 800d17e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d182:	681a      	ldr	r2, [r3, #0]
 800d184:	4bcb      	ldr	r3, [pc, #812]	; (800d4b4 <UART_SetConfig+0x3d8>)
 800d186:	429a      	cmp	r2, r3
 800d188:	f040 80cb 	bne.w	800d322 <UART_SetConfig+0x246>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800d18c:	f7fd f858 	bl	800a240 <HAL_RCC_GetPCLK2Freq>
 800d190:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800d194:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800d198:	461c      	mov	r4, r3
 800d19a:	f04f 0500 	mov.w	r5, #0
 800d19e:	4622      	mov	r2, r4
 800d1a0:	462b      	mov	r3, r5
 800d1a2:	1891      	adds	r1, r2, r2
 800d1a4:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 800d1a8:	415b      	adcs	r3, r3
 800d1aa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800d1ae:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800d1b2:	1912      	adds	r2, r2, r4
 800d1b4:	eb45 0303 	adc.w	r3, r5, r3
 800d1b8:	f04f 0000 	mov.w	r0, #0
 800d1bc:	f04f 0100 	mov.w	r1, #0
 800d1c0:	00d9      	lsls	r1, r3, #3
 800d1c2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800d1c6:	00d0      	lsls	r0, r2, #3
 800d1c8:	4602      	mov	r2, r0
 800d1ca:	460b      	mov	r3, r1
 800d1cc:	1911      	adds	r1, r2, r4
 800d1ce:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 800d1d2:	416b      	adcs	r3, r5
 800d1d4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800d1d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d1dc:	685b      	ldr	r3, [r3, #4]
 800d1de:	461a      	mov	r2, r3
 800d1e0:	f04f 0300 	mov.w	r3, #0
 800d1e4:	1891      	adds	r1, r2, r2
 800d1e6:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 800d1ea:	415b      	adcs	r3, r3
 800d1ec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800d1f0:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 800d1f4:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 800d1f8:	f7f3 fb48 	bl	800088c <__aeabi_uldivmod>
 800d1fc:	4602      	mov	r2, r0
 800d1fe:	460b      	mov	r3, r1
 800d200:	4bad      	ldr	r3, [pc, #692]	; (800d4b8 <UART_SetConfig+0x3dc>)
 800d202:	fba3 2302 	umull	r2, r3, r3, r2
 800d206:	095b      	lsrs	r3, r3, #5
 800d208:	011e      	lsls	r6, r3, #4
 800d20a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800d20e:	461c      	mov	r4, r3
 800d210:	f04f 0500 	mov.w	r5, #0
 800d214:	4622      	mov	r2, r4
 800d216:	462b      	mov	r3, r5
 800d218:	1891      	adds	r1, r2, r2
 800d21a:	67b9      	str	r1, [r7, #120]	; 0x78
 800d21c:	415b      	adcs	r3, r3
 800d21e:	67fb      	str	r3, [r7, #124]	; 0x7c
 800d220:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800d224:	1912      	adds	r2, r2, r4
 800d226:	eb45 0303 	adc.w	r3, r5, r3
 800d22a:	f04f 0000 	mov.w	r0, #0
 800d22e:	f04f 0100 	mov.w	r1, #0
 800d232:	00d9      	lsls	r1, r3, #3
 800d234:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800d238:	00d0      	lsls	r0, r2, #3
 800d23a:	4602      	mov	r2, r0
 800d23c:	460b      	mov	r3, r1
 800d23e:	1911      	adds	r1, r2, r4
 800d240:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 800d244:	416b      	adcs	r3, r5
 800d246:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800d24a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d24e:	685b      	ldr	r3, [r3, #4]
 800d250:	461a      	mov	r2, r3
 800d252:	f04f 0300 	mov.w	r3, #0
 800d256:	1891      	adds	r1, r2, r2
 800d258:	6739      	str	r1, [r7, #112]	; 0x70
 800d25a:	415b      	adcs	r3, r3
 800d25c:	677b      	str	r3, [r7, #116]	; 0x74
 800d25e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800d262:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 800d266:	f7f3 fb11 	bl	800088c <__aeabi_uldivmod>
 800d26a:	4602      	mov	r2, r0
 800d26c:	460b      	mov	r3, r1
 800d26e:	4b92      	ldr	r3, [pc, #584]	; (800d4b8 <UART_SetConfig+0x3dc>)
 800d270:	fba3 1302 	umull	r1, r3, r3, r2
 800d274:	095b      	lsrs	r3, r3, #5
 800d276:	2164      	movs	r1, #100	; 0x64
 800d278:	fb01 f303 	mul.w	r3, r1, r3
 800d27c:	1ad3      	subs	r3, r2, r3
 800d27e:	00db      	lsls	r3, r3, #3
 800d280:	3332      	adds	r3, #50	; 0x32
 800d282:	4a8d      	ldr	r2, [pc, #564]	; (800d4b8 <UART_SetConfig+0x3dc>)
 800d284:	fba2 2303 	umull	r2, r3, r2, r3
 800d288:	095b      	lsrs	r3, r3, #5
 800d28a:	005b      	lsls	r3, r3, #1
 800d28c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800d290:	441e      	add	r6, r3
 800d292:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800d296:	4618      	mov	r0, r3
 800d298:	f04f 0100 	mov.w	r1, #0
 800d29c:	4602      	mov	r2, r0
 800d29e:	460b      	mov	r3, r1
 800d2a0:	1894      	adds	r4, r2, r2
 800d2a2:	66bc      	str	r4, [r7, #104]	; 0x68
 800d2a4:	415b      	adcs	r3, r3
 800d2a6:	66fb      	str	r3, [r7, #108]	; 0x6c
 800d2a8:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800d2ac:	1812      	adds	r2, r2, r0
 800d2ae:	eb41 0303 	adc.w	r3, r1, r3
 800d2b2:	f04f 0400 	mov.w	r4, #0
 800d2b6:	f04f 0500 	mov.w	r5, #0
 800d2ba:	00dd      	lsls	r5, r3, #3
 800d2bc:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800d2c0:	00d4      	lsls	r4, r2, #3
 800d2c2:	4622      	mov	r2, r4
 800d2c4:	462b      	mov	r3, r5
 800d2c6:	1814      	adds	r4, r2, r0
 800d2c8:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 800d2cc:	414b      	adcs	r3, r1
 800d2ce:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800d2d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d2d6:	685b      	ldr	r3, [r3, #4]
 800d2d8:	461a      	mov	r2, r3
 800d2da:	f04f 0300 	mov.w	r3, #0
 800d2de:	1891      	adds	r1, r2, r2
 800d2e0:	6639      	str	r1, [r7, #96]	; 0x60
 800d2e2:	415b      	adcs	r3, r3
 800d2e4:	667b      	str	r3, [r7, #100]	; 0x64
 800d2e6:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800d2ea:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800d2ee:	f7f3 facd 	bl	800088c <__aeabi_uldivmod>
 800d2f2:	4602      	mov	r2, r0
 800d2f4:	460b      	mov	r3, r1
 800d2f6:	4b70      	ldr	r3, [pc, #448]	; (800d4b8 <UART_SetConfig+0x3dc>)
 800d2f8:	fba3 1302 	umull	r1, r3, r3, r2
 800d2fc:	095b      	lsrs	r3, r3, #5
 800d2fe:	2164      	movs	r1, #100	; 0x64
 800d300:	fb01 f303 	mul.w	r3, r1, r3
 800d304:	1ad3      	subs	r3, r2, r3
 800d306:	00db      	lsls	r3, r3, #3
 800d308:	3332      	adds	r3, #50	; 0x32
 800d30a:	4a6b      	ldr	r2, [pc, #428]	; (800d4b8 <UART_SetConfig+0x3dc>)
 800d30c:	fba2 2303 	umull	r2, r3, r2, r3
 800d310:	095b      	lsrs	r3, r3, #5
 800d312:	f003 0207 	and.w	r2, r3, #7
 800d316:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d31a:	681b      	ldr	r3, [r3, #0]
 800d31c:	4432      	add	r2, r6
 800d31e:	609a      	str	r2, [r3, #8]
 800d320:	e26d      	b.n	800d7fe <UART_SetConfig+0x722>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800d322:	f7fc ff79 	bl	800a218 <HAL_RCC_GetPCLK1Freq>
 800d326:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800d32a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800d32e:	461c      	mov	r4, r3
 800d330:	f04f 0500 	mov.w	r5, #0
 800d334:	4622      	mov	r2, r4
 800d336:	462b      	mov	r3, r5
 800d338:	1891      	adds	r1, r2, r2
 800d33a:	65b9      	str	r1, [r7, #88]	; 0x58
 800d33c:	415b      	adcs	r3, r3
 800d33e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800d340:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800d344:	1912      	adds	r2, r2, r4
 800d346:	eb45 0303 	adc.w	r3, r5, r3
 800d34a:	f04f 0000 	mov.w	r0, #0
 800d34e:	f04f 0100 	mov.w	r1, #0
 800d352:	00d9      	lsls	r1, r3, #3
 800d354:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800d358:	00d0      	lsls	r0, r2, #3
 800d35a:	4602      	mov	r2, r0
 800d35c:	460b      	mov	r3, r1
 800d35e:	1911      	adds	r1, r2, r4
 800d360:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 800d364:	416b      	adcs	r3, r5
 800d366:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800d36a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d36e:	685b      	ldr	r3, [r3, #4]
 800d370:	461a      	mov	r2, r3
 800d372:	f04f 0300 	mov.w	r3, #0
 800d376:	1891      	adds	r1, r2, r2
 800d378:	6539      	str	r1, [r7, #80]	; 0x50
 800d37a:	415b      	adcs	r3, r3
 800d37c:	657b      	str	r3, [r7, #84]	; 0x54
 800d37e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800d382:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 800d386:	f7f3 fa81 	bl	800088c <__aeabi_uldivmod>
 800d38a:	4602      	mov	r2, r0
 800d38c:	460b      	mov	r3, r1
 800d38e:	4b4a      	ldr	r3, [pc, #296]	; (800d4b8 <UART_SetConfig+0x3dc>)
 800d390:	fba3 2302 	umull	r2, r3, r3, r2
 800d394:	095b      	lsrs	r3, r3, #5
 800d396:	011e      	lsls	r6, r3, #4
 800d398:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800d39c:	461c      	mov	r4, r3
 800d39e:	f04f 0500 	mov.w	r5, #0
 800d3a2:	4622      	mov	r2, r4
 800d3a4:	462b      	mov	r3, r5
 800d3a6:	1891      	adds	r1, r2, r2
 800d3a8:	64b9      	str	r1, [r7, #72]	; 0x48
 800d3aa:	415b      	adcs	r3, r3
 800d3ac:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d3ae:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800d3b2:	1912      	adds	r2, r2, r4
 800d3b4:	eb45 0303 	adc.w	r3, r5, r3
 800d3b8:	f04f 0000 	mov.w	r0, #0
 800d3bc:	f04f 0100 	mov.w	r1, #0
 800d3c0:	00d9      	lsls	r1, r3, #3
 800d3c2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800d3c6:	00d0      	lsls	r0, r2, #3
 800d3c8:	4602      	mov	r2, r0
 800d3ca:	460b      	mov	r3, r1
 800d3cc:	1911      	adds	r1, r2, r4
 800d3ce:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 800d3d2:	416b      	adcs	r3, r5
 800d3d4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800d3d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d3dc:	685b      	ldr	r3, [r3, #4]
 800d3de:	461a      	mov	r2, r3
 800d3e0:	f04f 0300 	mov.w	r3, #0
 800d3e4:	1891      	adds	r1, r2, r2
 800d3e6:	6439      	str	r1, [r7, #64]	; 0x40
 800d3e8:	415b      	adcs	r3, r3
 800d3ea:	647b      	str	r3, [r7, #68]	; 0x44
 800d3ec:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800d3f0:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800d3f4:	f7f3 fa4a 	bl	800088c <__aeabi_uldivmod>
 800d3f8:	4602      	mov	r2, r0
 800d3fa:	460b      	mov	r3, r1
 800d3fc:	4b2e      	ldr	r3, [pc, #184]	; (800d4b8 <UART_SetConfig+0x3dc>)
 800d3fe:	fba3 1302 	umull	r1, r3, r3, r2
 800d402:	095b      	lsrs	r3, r3, #5
 800d404:	2164      	movs	r1, #100	; 0x64
 800d406:	fb01 f303 	mul.w	r3, r1, r3
 800d40a:	1ad3      	subs	r3, r2, r3
 800d40c:	00db      	lsls	r3, r3, #3
 800d40e:	3332      	adds	r3, #50	; 0x32
 800d410:	4a29      	ldr	r2, [pc, #164]	; (800d4b8 <UART_SetConfig+0x3dc>)
 800d412:	fba2 2303 	umull	r2, r3, r2, r3
 800d416:	095b      	lsrs	r3, r3, #5
 800d418:	005b      	lsls	r3, r3, #1
 800d41a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800d41e:	441e      	add	r6, r3
 800d420:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800d424:	4618      	mov	r0, r3
 800d426:	f04f 0100 	mov.w	r1, #0
 800d42a:	4602      	mov	r2, r0
 800d42c:	460b      	mov	r3, r1
 800d42e:	1894      	adds	r4, r2, r2
 800d430:	63bc      	str	r4, [r7, #56]	; 0x38
 800d432:	415b      	adcs	r3, r3
 800d434:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d436:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800d43a:	1812      	adds	r2, r2, r0
 800d43c:	eb41 0303 	adc.w	r3, r1, r3
 800d440:	f04f 0400 	mov.w	r4, #0
 800d444:	f04f 0500 	mov.w	r5, #0
 800d448:	00dd      	lsls	r5, r3, #3
 800d44a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800d44e:	00d4      	lsls	r4, r2, #3
 800d450:	4622      	mov	r2, r4
 800d452:	462b      	mov	r3, r5
 800d454:	1814      	adds	r4, r2, r0
 800d456:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 800d45a:	414b      	adcs	r3, r1
 800d45c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800d460:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d464:	685b      	ldr	r3, [r3, #4]
 800d466:	461a      	mov	r2, r3
 800d468:	f04f 0300 	mov.w	r3, #0
 800d46c:	1891      	adds	r1, r2, r2
 800d46e:	6339      	str	r1, [r7, #48]	; 0x30
 800d470:	415b      	adcs	r3, r3
 800d472:	637b      	str	r3, [r7, #52]	; 0x34
 800d474:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800d478:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800d47c:	f7f3 fa06 	bl	800088c <__aeabi_uldivmod>
 800d480:	4602      	mov	r2, r0
 800d482:	460b      	mov	r3, r1
 800d484:	4b0c      	ldr	r3, [pc, #48]	; (800d4b8 <UART_SetConfig+0x3dc>)
 800d486:	fba3 1302 	umull	r1, r3, r3, r2
 800d48a:	095b      	lsrs	r3, r3, #5
 800d48c:	2164      	movs	r1, #100	; 0x64
 800d48e:	fb01 f303 	mul.w	r3, r1, r3
 800d492:	1ad3      	subs	r3, r2, r3
 800d494:	00db      	lsls	r3, r3, #3
 800d496:	3332      	adds	r3, #50	; 0x32
 800d498:	4a07      	ldr	r2, [pc, #28]	; (800d4b8 <UART_SetConfig+0x3dc>)
 800d49a:	fba2 2303 	umull	r2, r3, r2, r3
 800d49e:	095b      	lsrs	r3, r3, #5
 800d4a0:	f003 0207 	and.w	r2, r3, #7
 800d4a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d4a8:	681b      	ldr	r3, [r3, #0]
 800d4aa:	4432      	add	r2, r6
 800d4ac:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800d4ae:	e1a6      	b.n	800d7fe <UART_SetConfig+0x722>
 800d4b0:	40011000 	.word	0x40011000
 800d4b4:	40011400 	.word	0x40011400
 800d4b8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800d4bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d4c0:	681a      	ldr	r2, [r3, #0]
 800d4c2:	4bd1      	ldr	r3, [pc, #836]	; (800d808 <UART_SetConfig+0x72c>)
 800d4c4:	429a      	cmp	r2, r3
 800d4c6:	d006      	beq.n	800d4d6 <UART_SetConfig+0x3fa>
 800d4c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d4cc:	681a      	ldr	r2, [r3, #0]
 800d4ce:	4bcf      	ldr	r3, [pc, #828]	; (800d80c <UART_SetConfig+0x730>)
 800d4d0:	429a      	cmp	r2, r3
 800d4d2:	f040 80ca 	bne.w	800d66a <UART_SetConfig+0x58e>
      pclk = HAL_RCC_GetPCLK2Freq();
 800d4d6:	f7fc feb3 	bl	800a240 <HAL_RCC_GetPCLK2Freq>
 800d4da:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800d4de:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800d4e2:	461c      	mov	r4, r3
 800d4e4:	f04f 0500 	mov.w	r5, #0
 800d4e8:	4622      	mov	r2, r4
 800d4ea:	462b      	mov	r3, r5
 800d4ec:	1891      	adds	r1, r2, r2
 800d4ee:	62b9      	str	r1, [r7, #40]	; 0x28
 800d4f0:	415b      	adcs	r3, r3
 800d4f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d4f4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800d4f8:	1912      	adds	r2, r2, r4
 800d4fa:	eb45 0303 	adc.w	r3, r5, r3
 800d4fe:	f04f 0000 	mov.w	r0, #0
 800d502:	f04f 0100 	mov.w	r1, #0
 800d506:	00d9      	lsls	r1, r3, #3
 800d508:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800d50c:	00d0      	lsls	r0, r2, #3
 800d50e:	4602      	mov	r2, r0
 800d510:	460b      	mov	r3, r1
 800d512:	eb12 0a04 	adds.w	sl, r2, r4
 800d516:	eb43 0b05 	adc.w	fp, r3, r5
 800d51a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d51e:	685b      	ldr	r3, [r3, #4]
 800d520:	4618      	mov	r0, r3
 800d522:	f04f 0100 	mov.w	r1, #0
 800d526:	f04f 0200 	mov.w	r2, #0
 800d52a:	f04f 0300 	mov.w	r3, #0
 800d52e:	008b      	lsls	r3, r1, #2
 800d530:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800d534:	0082      	lsls	r2, r0, #2
 800d536:	4650      	mov	r0, sl
 800d538:	4659      	mov	r1, fp
 800d53a:	f7f3 f9a7 	bl	800088c <__aeabi_uldivmod>
 800d53e:	4602      	mov	r2, r0
 800d540:	460b      	mov	r3, r1
 800d542:	4bb3      	ldr	r3, [pc, #716]	; (800d810 <UART_SetConfig+0x734>)
 800d544:	fba3 2302 	umull	r2, r3, r3, r2
 800d548:	095b      	lsrs	r3, r3, #5
 800d54a:	011e      	lsls	r6, r3, #4
 800d54c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800d550:	4618      	mov	r0, r3
 800d552:	f04f 0100 	mov.w	r1, #0
 800d556:	4602      	mov	r2, r0
 800d558:	460b      	mov	r3, r1
 800d55a:	1894      	adds	r4, r2, r2
 800d55c:	623c      	str	r4, [r7, #32]
 800d55e:	415b      	adcs	r3, r3
 800d560:	627b      	str	r3, [r7, #36]	; 0x24
 800d562:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800d566:	1812      	adds	r2, r2, r0
 800d568:	eb41 0303 	adc.w	r3, r1, r3
 800d56c:	f04f 0400 	mov.w	r4, #0
 800d570:	f04f 0500 	mov.w	r5, #0
 800d574:	00dd      	lsls	r5, r3, #3
 800d576:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800d57a:	00d4      	lsls	r4, r2, #3
 800d57c:	4622      	mov	r2, r4
 800d57e:	462b      	mov	r3, r5
 800d580:	1814      	adds	r4, r2, r0
 800d582:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 800d586:	414b      	adcs	r3, r1
 800d588:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800d58c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d590:	685b      	ldr	r3, [r3, #4]
 800d592:	4618      	mov	r0, r3
 800d594:	f04f 0100 	mov.w	r1, #0
 800d598:	f04f 0200 	mov.w	r2, #0
 800d59c:	f04f 0300 	mov.w	r3, #0
 800d5a0:	008b      	lsls	r3, r1, #2
 800d5a2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800d5a6:	0082      	lsls	r2, r0, #2
 800d5a8:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 800d5ac:	f7f3 f96e 	bl	800088c <__aeabi_uldivmod>
 800d5b0:	4602      	mov	r2, r0
 800d5b2:	460b      	mov	r3, r1
 800d5b4:	4b96      	ldr	r3, [pc, #600]	; (800d810 <UART_SetConfig+0x734>)
 800d5b6:	fba3 1302 	umull	r1, r3, r3, r2
 800d5ba:	095b      	lsrs	r3, r3, #5
 800d5bc:	2164      	movs	r1, #100	; 0x64
 800d5be:	fb01 f303 	mul.w	r3, r1, r3
 800d5c2:	1ad3      	subs	r3, r2, r3
 800d5c4:	011b      	lsls	r3, r3, #4
 800d5c6:	3332      	adds	r3, #50	; 0x32
 800d5c8:	4a91      	ldr	r2, [pc, #580]	; (800d810 <UART_SetConfig+0x734>)
 800d5ca:	fba2 2303 	umull	r2, r3, r2, r3
 800d5ce:	095b      	lsrs	r3, r3, #5
 800d5d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d5d4:	441e      	add	r6, r3
 800d5d6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800d5da:	4618      	mov	r0, r3
 800d5dc:	f04f 0100 	mov.w	r1, #0
 800d5e0:	4602      	mov	r2, r0
 800d5e2:	460b      	mov	r3, r1
 800d5e4:	1894      	adds	r4, r2, r2
 800d5e6:	61bc      	str	r4, [r7, #24]
 800d5e8:	415b      	adcs	r3, r3
 800d5ea:	61fb      	str	r3, [r7, #28]
 800d5ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d5f0:	1812      	adds	r2, r2, r0
 800d5f2:	eb41 0303 	adc.w	r3, r1, r3
 800d5f6:	f04f 0400 	mov.w	r4, #0
 800d5fa:	f04f 0500 	mov.w	r5, #0
 800d5fe:	00dd      	lsls	r5, r3, #3
 800d600:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800d604:	00d4      	lsls	r4, r2, #3
 800d606:	4622      	mov	r2, r4
 800d608:	462b      	mov	r3, r5
 800d60a:	1814      	adds	r4, r2, r0
 800d60c:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 800d610:	414b      	adcs	r3, r1
 800d612:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800d616:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d61a:	685b      	ldr	r3, [r3, #4]
 800d61c:	4618      	mov	r0, r3
 800d61e:	f04f 0100 	mov.w	r1, #0
 800d622:	f04f 0200 	mov.w	r2, #0
 800d626:	f04f 0300 	mov.w	r3, #0
 800d62a:	008b      	lsls	r3, r1, #2
 800d62c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800d630:	0082      	lsls	r2, r0, #2
 800d632:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 800d636:	f7f3 f929 	bl	800088c <__aeabi_uldivmod>
 800d63a:	4602      	mov	r2, r0
 800d63c:	460b      	mov	r3, r1
 800d63e:	4b74      	ldr	r3, [pc, #464]	; (800d810 <UART_SetConfig+0x734>)
 800d640:	fba3 1302 	umull	r1, r3, r3, r2
 800d644:	095b      	lsrs	r3, r3, #5
 800d646:	2164      	movs	r1, #100	; 0x64
 800d648:	fb01 f303 	mul.w	r3, r1, r3
 800d64c:	1ad3      	subs	r3, r2, r3
 800d64e:	011b      	lsls	r3, r3, #4
 800d650:	3332      	adds	r3, #50	; 0x32
 800d652:	4a6f      	ldr	r2, [pc, #444]	; (800d810 <UART_SetConfig+0x734>)
 800d654:	fba2 2303 	umull	r2, r3, r2, r3
 800d658:	095b      	lsrs	r3, r3, #5
 800d65a:	f003 020f 	and.w	r2, r3, #15
 800d65e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d662:	681b      	ldr	r3, [r3, #0]
 800d664:	4432      	add	r2, r6
 800d666:	609a      	str	r2, [r3, #8]
 800d668:	e0c9      	b.n	800d7fe <UART_SetConfig+0x722>
      pclk = HAL_RCC_GetPCLK1Freq();
 800d66a:	f7fc fdd5 	bl	800a218 <HAL_RCC_GetPCLK1Freq>
 800d66e:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800d672:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800d676:	461c      	mov	r4, r3
 800d678:	f04f 0500 	mov.w	r5, #0
 800d67c:	4622      	mov	r2, r4
 800d67e:	462b      	mov	r3, r5
 800d680:	1891      	adds	r1, r2, r2
 800d682:	6139      	str	r1, [r7, #16]
 800d684:	415b      	adcs	r3, r3
 800d686:	617b      	str	r3, [r7, #20]
 800d688:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800d68c:	1912      	adds	r2, r2, r4
 800d68e:	eb45 0303 	adc.w	r3, r5, r3
 800d692:	f04f 0000 	mov.w	r0, #0
 800d696:	f04f 0100 	mov.w	r1, #0
 800d69a:	00d9      	lsls	r1, r3, #3
 800d69c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800d6a0:	00d0      	lsls	r0, r2, #3
 800d6a2:	4602      	mov	r2, r0
 800d6a4:	460b      	mov	r3, r1
 800d6a6:	eb12 0804 	adds.w	r8, r2, r4
 800d6aa:	eb43 0905 	adc.w	r9, r3, r5
 800d6ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d6b2:	685b      	ldr	r3, [r3, #4]
 800d6b4:	4618      	mov	r0, r3
 800d6b6:	f04f 0100 	mov.w	r1, #0
 800d6ba:	f04f 0200 	mov.w	r2, #0
 800d6be:	f04f 0300 	mov.w	r3, #0
 800d6c2:	008b      	lsls	r3, r1, #2
 800d6c4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800d6c8:	0082      	lsls	r2, r0, #2
 800d6ca:	4640      	mov	r0, r8
 800d6cc:	4649      	mov	r1, r9
 800d6ce:	f7f3 f8dd 	bl	800088c <__aeabi_uldivmod>
 800d6d2:	4602      	mov	r2, r0
 800d6d4:	460b      	mov	r3, r1
 800d6d6:	4b4e      	ldr	r3, [pc, #312]	; (800d810 <UART_SetConfig+0x734>)
 800d6d8:	fba3 2302 	umull	r2, r3, r3, r2
 800d6dc:	095b      	lsrs	r3, r3, #5
 800d6de:	011e      	lsls	r6, r3, #4
 800d6e0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800d6e4:	4618      	mov	r0, r3
 800d6e6:	f04f 0100 	mov.w	r1, #0
 800d6ea:	4602      	mov	r2, r0
 800d6ec:	460b      	mov	r3, r1
 800d6ee:	1894      	adds	r4, r2, r2
 800d6f0:	60bc      	str	r4, [r7, #8]
 800d6f2:	415b      	adcs	r3, r3
 800d6f4:	60fb      	str	r3, [r7, #12]
 800d6f6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800d6fa:	1812      	adds	r2, r2, r0
 800d6fc:	eb41 0303 	adc.w	r3, r1, r3
 800d700:	f04f 0400 	mov.w	r4, #0
 800d704:	f04f 0500 	mov.w	r5, #0
 800d708:	00dd      	lsls	r5, r3, #3
 800d70a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800d70e:	00d4      	lsls	r4, r2, #3
 800d710:	4622      	mov	r2, r4
 800d712:	462b      	mov	r3, r5
 800d714:	1814      	adds	r4, r2, r0
 800d716:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 800d71a:	414b      	adcs	r3, r1
 800d71c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800d720:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d724:	685b      	ldr	r3, [r3, #4]
 800d726:	4618      	mov	r0, r3
 800d728:	f04f 0100 	mov.w	r1, #0
 800d72c:	f04f 0200 	mov.w	r2, #0
 800d730:	f04f 0300 	mov.w	r3, #0
 800d734:	008b      	lsls	r3, r1, #2
 800d736:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800d73a:	0082      	lsls	r2, r0, #2
 800d73c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800d740:	f7f3 f8a4 	bl	800088c <__aeabi_uldivmod>
 800d744:	4602      	mov	r2, r0
 800d746:	460b      	mov	r3, r1
 800d748:	4b31      	ldr	r3, [pc, #196]	; (800d810 <UART_SetConfig+0x734>)
 800d74a:	fba3 1302 	umull	r1, r3, r3, r2
 800d74e:	095b      	lsrs	r3, r3, #5
 800d750:	2164      	movs	r1, #100	; 0x64
 800d752:	fb01 f303 	mul.w	r3, r1, r3
 800d756:	1ad3      	subs	r3, r2, r3
 800d758:	011b      	lsls	r3, r3, #4
 800d75a:	3332      	adds	r3, #50	; 0x32
 800d75c:	4a2c      	ldr	r2, [pc, #176]	; (800d810 <UART_SetConfig+0x734>)
 800d75e:	fba2 2303 	umull	r2, r3, r2, r3
 800d762:	095b      	lsrs	r3, r3, #5
 800d764:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d768:	441e      	add	r6, r3
 800d76a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800d76e:	4618      	mov	r0, r3
 800d770:	f04f 0100 	mov.w	r1, #0
 800d774:	4602      	mov	r2, r0
 800d776:	460b      	mov	r3, r1
 800d778:	1894      	adds	r4, r2, r2
 800d77a:	603c      	str	r4, [r7, #0]
 800d77c:	415b      	adcs	r3, r3
 800d77e:	607b      	str	r3, [r7, #4]
 800d780:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d784:	1812      	adds	r2, r2, r0
 800d786:	eb41 0303 	adc.w	r3, r1, r3
 800d78a:	f04f 0400 	mov.w	r4, #0
 800d78e:	f04f 0500 	mov.w	r5, #0
 800d792:	00dd      	lsls	r5, r3, #3
 800d794:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800d798:	00d4      	lsls	r4, r2, #3
 800d79a:	4622      	mov	r2, r4
 800d79c:	462b      	mov	r3, r5
 800d79e:	1814      	adds	r4, r2, r0
 800d7a0:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 800d7a4:	414b      	adcs	r3, r1
 800d7a6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800d7aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d7ae:	685b      	ldr	r3, [r3, #4]
 800d7b0:	4618      	mov	r0, r3
 800d7b2:	f04f 0100 	mov.w	r1, #0
 800d7b6:	f04f 0200 	mov.w	r2, #0
 800d7ba:	f04f 0300 	mov.w	r3, #0
 800d7be:	008b      	lsls	r3, r1, #2
 800d7c0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800d7c4:	0082      	lsls	r2, r0, #2
 800d7c6:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 800d7ca:	f7f3 f85f 	bl	800088c <__aeabi_uldivmod>
 800d7ce:	4602      	mov	r2, r0
 800d7d0:	460b      	mov	r3, r1
 800d7d2:	4b0f      	ldr	r3, [pc, #60]	; (800d810 <UART_SetConfig+0x734>)
 800d7d4:	fba3 1302 	umull	r1, r3, r3, r2
 800d7d8:	095b      	lsrs	r3, r3, #5
 800d7da:	2164      	movs	r1, #100	; 0x64
 800d7dc:	fb01 f303 	mul.w	r3, r1, r3
 800d7e0:	1ad3      	subs	r3, r2, r3
 800d7e2:	011b      	lsls	r3, r3, #4
 800d7e4:	3332      	adds	r3, #50	; 0x32
 800d7e6:	4a0a      	ldr	r2, [pc, #40]	; (800d810 <UART_SetConfig+0x734>)
 800d7e8:	fba2 2303 	umull	r2, r3, r2, r3
 800d7ec:	095b      	lsrs	r3, r3, #5
 800d7ee:	f003 020f 	and.w	r2, r3, #15
 800d7f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	4432      	add	r2, r6
 800d7fa:	609a      	str	r2, [r3, #8]
}
 800d7fc:	e7ff      	b.n	800d7fe <UART_SetConfig+0x722>
 800d7fe:	bf00      	nop
 800d800:	37f4      	adds	r7, #244	; 0xf4
 800d802:	46bd      	mov	sp, r7
 800d804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d808:	40011000 	.word	0x40011000
 800d80c:	40011400 	.word	0x40011400
 800d810:	51eb851f 	.word	0x51eb851f

0800d814 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800d814:	b084      	sub	sp, #16
 800d816:	b580      	push	{r7, lr}
 800d818:	b084      	sub	sp, #16
 800d81a:	af00      	add	r7, sp, #0
 800d81c:	6078      	str	r0, [r7, #4]
 800d81e:	f107 001c 	add.w	r0, r7, #28
 800d822:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800d826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d828:	2b01      	cmp	r3, #1
 800d82a:	d122      	bne.n	800d872 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d830:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	68db      	ldr	r3, [r3, #12]
 800d83c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800d840:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d844:	687a      	ldr	r2, [r7, #4]
 800d846:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	68db      	ldr	r3, [r3, #12]
 800d84c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800d854:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d856:	2b01      	cmp	r3, #1
 800d858:	d105      	bne.n	800d866 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	68db      	ldr	r3, [r3, #12]
 800d85e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800d866:	6878      	ldr	r0, [r7, #4]
 800d868:	f001 fac6 	bl	800edf8 <USB_CoreReset>
 800d86c:	4603      	mov	r3, r0
 800d86e:	73fb      	strb	r3, [r7, #15]
 800d870:	e01a      	b.n	800d8a8 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	68db      	ldr	r3, [r3, #12]
 800d876:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800d87e:	6878      	ldr	r0, [r7, #4]
 800d880:	f001 faba 	bl	800edf8 <USB_CoreReset>
 800d884:	4603      	mov	r3, r0
 800d886:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800d888:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d88a:	2b00      	cmp	r3, #0
 800d88c:	d106      	bne.n	800d89c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d892:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	639a      	str	r2, [r3, #56]	; 0x38
 800d89a:	e005      	b.n	800d8a8 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d8a0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800d8a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8aa:	2b01      	cmp	r3, #1
 800d8ac:	d10b      	bne.n	800d8c6 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	689b      	ldr	r3, [r3, #8]
 800d8b2:	f043 0206 	orr.w	r2, r3, #6
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	689b      	ldr	r3, [r3, #8]
 800d8be:	f043 0220 	orr.w	r2, r3, #32
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800d8c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8c8:	4618      	mov	r0, r3
 800d8ca:	3710      	adds	r7, #16
 800d8cc:	46bd      	mov	sp, r7
 800d8ce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d8d2:	b004      	add	sp, #16
 800d8d4:	4770      	bx	lr
	...

0800d8d8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800d8d8:	b480      	push	{r7}
 800d8da:	b087      	sub	sp, #28
 800d8dc:	af00      	add	r7, sp, #0
 800d8de:	60f8      	str	r0, [r7, #12]
 800d8e0:	60b9      	str	r1, [r7, #8]
 800d8e2:	4613      	mov	r3, r2
 800d8e4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800d8e6:	79fb      	ldrb	r3, [r7, #7]
 800d8e8:	2b02      	cmp	r3, #2
 800d8ea:	d165      	bne.n	800d9b8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800d8ec:	68bb      	ldr	r3, [r7, #8]
 800d8ee:	4a41      	ldr	r2, [pc, #260]	; (800d9f4 <USB_SetTurnaroundTime+0x11c>)
 800d8f0:	4293      	cmp	r3, r2
 800d8f2:	d906      	bls.n	800d902 <USB_SetTurnaroundTime+0x2a>
 800d8f4:	68bb      	ldr	r3, [r7, #8]
 800d8f6:	4a40      	ldr	r2, [pc, #256]	; (800d9f8 <USB_SetTurnaroundTime+0x120>)
 800d8f8:	4293      	cmp	r3, r2
 800d8fa:	d202      	bcs.n	800d902 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800d8fc:	230f      	movs	r3, #15
 800d8fe:	617b      	str	r3, [r7, #20]
 800d900:	e062      	b.n	800d9c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800d902:	68bb      	ldr	r3, [r7, #8]
 800d904:	4a3c      	ldr	r2, [pc, #240]	; (800d9f8 <USB_SetTurnaroundTime+0x120>)
 800d906:	4293      	cmp	r3, r2
 800d908:	d306      	bcc.n	800d918 <USB_SetTurnaroundTime+0x40>
 800d90a:	68bb      	ldr	r3, [r7, #8]
 800d90c:	4a3b      	ldr	r2, [pc, #236]	; (800d9fc <USB_SetTurnaroundTime+0x124>)
 800d90e:	4293      	cmp	r3, r2
 800d910:	d202      	bcs.n	800d918 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800d912:	230e      	movs	r3, #14
 800d914:	617b      	str	r3, [r7, #20]
 800d916:	e057      	b.n	800d9c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800d918:	68bb      	ldr	r3, [r7, #8]
 800d91a:	4a38      	ldr	r2, [pc, #224]	; (800d9fc <USB_SetTurnaroundTime+0x124>)
 800d91c:	4293      	cmp	r3, r2
 800d91e:	d306      	bcc.n	800d92e <USB_SetTurnaroundTime+0x56>
 800d920:	68bb      	ldr	r3, [r7, #8]
 800d922:	4a37      	ldr	r2, [pc, #220]	; (800da00 <USB_SetTurnaroundTime+0x128>)
 800d924:	4293      	cmp	r3, r2
 800d926:	d202      	bcs.n	800d92e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800d928:	230d      	movs	r3, #13
 800d92a:	617b      	str	r3, [r7, #20]
 800d92c:	e04c      	b.n	800d9c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800d92e:	68bb      	ldr	r3, [r7, #8]
 800d930:	4a33      	ldr	r2, [pc, #204]	; (800da00 <USB_SetTurnaroundTime+0x128>)
 800d932:	4293      	cmp	r3, r2
 800d934:	d306      	bcc.n	800d944 <USB_SetTurnaroundTime+0x6c>
 800d936:	68bb      	ldr	r3, [r7, #8]
 800d938:	4a32      	ldr	r2, [pc, #200]	; (800da04 <USB_SetTurnaroundTime+0x12c>)
 800d93a:	4293      	cmp	r3, r2
 800d93c:	d802      	bhi.n	800d944 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800d93e:	230c      	movs	r3, #12
 800d940:	617b      	str	r3, [r7, #20]
 800d942:	e041      	b.n	800d9c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800d944:	68bb      	ldr	r3, [r7, #8]
 800d946:	4a2f      	ldr	r2, [pc, #188]	; (800da04 <USB_SetTurnaroundTime+0x12c>)
 800d948:	4293      	cmp	r3, r2
 800d94a:	d906      	bls.n	800d95a <USB_SetTurnaroundTime+0x82>
 800d94c:	68bb      	ldr	r3, [r7, #8]
 800d94e:	4a2e      	ldr	r2, [pc, #184]	; (800da08 <USB_SetTurnaroundTime+0x130>)
 800d950:	4293      	cmp	r3, r2
 800d952:	d802      	bhi.n	800d95a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800d954:	230b      	movs	r3, #11
 800d956:	617b      	str	r3, [r7, #20]
 800d958:	e036      	b.n	800d9c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800d95a:	68bb      	ldr	r3, [r7, #8]
 800d95c:	4a2a      	ldr	r2, [pc, #168]	; (800da08 <USB_SetTurnaroundTime+0x130>)
 800d95e:	4293      	cmp	r3, r2
 800d960:	d906      	bls.n	800d970 <USB_SetTurnaroundTime+0x98>
 800d962:	68bb      	ldr	r3, [r7, #8]
 800d964:	4a29      	ldr	r2, [pc, #164]	; (800da0c <USB_SetTurnaroundTime+0x134>)
 800d966:	4293      	cmp	r3, r2
 800d968:	d802      	bhi.n	800d970 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800d96a:	230a      	movs	r3, #10
 800d96c:	617b      	str	r3, [r7, #20]
 800d96e:	e02b      	b.n	800d9c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800d970:	68bb      	ldr	r3, [r7, #8]
 800d972:	4a26      	ldr	r2, [pc, #152]	; (800da0c <USB_SetTurnaroundTime+0x134>)
 800d974:	4293      	cmp	r3, r2
 800d976:	d906      	bls.n	800d986 <USB_SetTurnaroundTime+0xae>
 800d978:	68bb      	ldr	r3, [r7, #8]
 800d97a:	4a25      	ldr	r2, [pc, #148]	; (800da10 <USB_SetTurnaroundTime+0x138>)
 800d97c:	4293      	cmp	r3, r2
 800d97e:	d202      	bcs.n	800d986 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800d980:	2309      	movs	r3, #9
 800d982:	617b      	str	r3, [r7, #20]
 800d984:	e020      	b.n	800d9c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800d986:	68bb      	ldr	r3, [r7, #8]
 800d988:	4a21      	ldr	r2, [pc, #132]	; (800da10 <USB_SetTurnaroundTime+0x138>)
 800d98a:	4293      	cmp	r3, r2
 800d98c:	d306      	bcc.n	800d99c <USB_SetTurnaroundTime+0xc4>
 800d98e:	68bb      	ldr	r3, [r7, #8]
 800d990:	4a20      	ldr	r2, [pc, #128]	; (800da14 <USB_SetTurnaroundTime+0x13c>)
 800d992:	4293      	cmp	r3, r2
 800d994:	d802      	bhi.n	800d99c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800d996:	2308      	movs	r3, #8
 800d998:	617b      	str	r3, [r7, #20]
 800d99a:	e015      	b.n	800d9c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800d99c:	68bb      	ldr	r3, [r7, #8]
 800d99e:	4a1d      	ldr	r2, [pc, #116]	; (800da14 <USB_SetTurnaroundTime+0x13c>)
 800d9a0:	4293      	cmp	r3, r2
 800d9a2:	d906      	bls.n	800d9b2 <USB_SetTurnaroundTime+0xda>
 800d9a4:	68bb      	ldr	r3, [r7, #8]
 800d9a6:	4a1c      	ldr	r2, [pc, #112]	; (800da18 <USB_SetTurnaroundTime+0x140>)
 800d9a8:	4293      	cmp	r3, r2
 800d9aa:	d202      	bcs.n	800d9b2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800d9ac:	2307      	movs	r3, #7
 800d9ae:	617b      	str	r3, [r7, #20]
 800d9b0:	e00a      	b.n	800d9c8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800d9b2:	2306      	movs	r3, #6
 800d9b4:	617b      	str	r3, [r7, #20]
 800d9b6:	e007      	b.n	800d9c8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800d9b8:	79fb      	ldrb	r3, [r7, #7]
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d102      	bne.n	800d9c4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800d9be:	2309      	movs	r3, #9
 800d9c0:	617b      	str	r3, [r7, #20]
 800d9c2:	e001      	b.n	800d9c8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800d9c4:	2309      	movs	r3, #9
 800d9c6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800d9c8:	68fb      	ldr	r3, [r7, #12]
 800d9ca:	68db      	ldr	r3, [r3, #12]
 800d9cc:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800d9d0:	68fb      	ldr	r3, [r7, #12]
 800d9d2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800d9d4:	68fb      	ldr	r3, [r7, #12]
 800d9d6:	68da      	ldr	r2, [r3, #12]
 800d9d8:	697b      	ldr	r3, [r7, #20]
 800d9da:	029b      	lsls	r3, r3, #10
 800d9dc:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800d9e0:	431a      	orrs	r2, r3
 800d9e2:	68fb      	ldr	r3, [r7, #12]
 800d9e4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800d9e6:	2300      	movs	r3, #0
}
 800d9e8:	4618      	mov	r0, r3
 800d9ea:	371c      	adds	r7, #28
 800d9ec:	46bd      	mov	sp, r7
 800d9ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9f2:	4770      	bx	lr
 800d9f4:	00d8acbf 	.word	0x00d8acbf
 800d9f8:	00e4e1c0 	.word	0x00e4e1c0
 800d9fc:	00f42400 	.word	0x00f42400
 800da00:	01067380 	.word	0x01067380
 800da04:	011a499f 	.word	0x011a499f
 800da08:	01312cff 	.word	0x01312cff
 800da0c:	014ca43f 	.word	0x014ca43f
 800da10:	016e3600 	.word	0x016e3600
 800da14:	01a6ab1f 	.word	0x01a6ab1f
 800da18:	01e84800 	.word	0x01e84800

0800da1c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800da1c:	b480      	push	{r7}
 800da1e:	b083      	sub	sp, #12
 800da20:	af00      	add	r7, sp, #0
 800da22:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	689b      	ldr	r3, [r3, #8]
 800da28:	f043 0201 	orr.w	r2, r3, #1
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800da30:	2300      	movs	r3, #0
}
 800da32:	4618      	mov	r0, r3
 800da34:	370c      	adds	r7, #12
 800da36:	46bd      	mov	sp, r7
 800da38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da3c:	4770      	bx	lr

0800da3e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800da3e:	b480      	push	{r7}
 800da40:	b083      	sub	sp, #12
 800da42:	af00      	add	r7, sp, #0
 800da44:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	689b      	ldr	r3, [r3, #8]
 800da4a:	f023 0201 	bic.w	r2, r3, #1
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800da52:	2300      	movs	r3, #0
}
 800da54:	4618      	mov	r0, r3
 800da56:	370c      	adds	r7, #12
 800da58:	46bd      	mov	sp, r7
 800da5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da5e:	4770      	bx	lr

0800da60 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800da60:	b580      	push	{r7, lr}
 800da62:	b082      	sub	sp, #8
 800da64:	af00      	add	r7, sp, #0
 800da66:	6078      	str	r0, [r7, #4]
 800da68:	460b      	mov	r3, r1
 800da6a:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	68db      	ldr	r3, [r3, #12]
 800da70:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800da78:	78fb      	ldrb	r3, [r7, #3]
 800da7a:	2b01      	cmp	r3, #1
 800da7c:	d106      	bne.n	800da8c <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	68db      	ldr	r3, [r3, #12]
 800da82:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	60da      	str	r2, [r3, #12]
 800da8a:	e00b      	b.n	800daa4 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800da8c:	78fb      	ldrb	r3, [r7, #3]
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d106      	bne.n	800daa0 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	68db      	ldr	r3, [r3, #12]
 800da96:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	60da      	str	r2, [r3, #12]
 800da9e:	e001      	b.n	800daa4 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800daa0:	2301      	movs	r3, #1
 800daa2:	e003      	b.n	800daac <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800daa4:	2032      	movs	r0, #50	; 0x32
 800daa6:	f7f6 fbe3 	bl	8004270 <HAL_Delay>

  return HAL_OK;
 800daaa:	2300      	movs	r3, #0
}
 800daac:	4618      	mov	r0, r3
 800daae:	3708      	adds	r7, #8
 800dab0:	46bd      	mov	sp, r7
 800dab2:	bd80      	pop	{r7, pc}

0800dab4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800dab4:	b084      	sub	sp, #16
 800dab6:	b580      	push	{r7, lr}
 800dab8:	b086      	sub	sp, #24
 800daba:	af00      	add	r7, sp, #0
 800dabc:	6078      	str	r0, [r7, #4]
 800dabe:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800dac2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800dac6:	2300      	movs	r3, #0
 800dac8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800dace:	2300      	movs	r3, #0
 800dad0:	613b      	str	r3, [r7, #16]
 800dad2:	e009      	b.n	800dae8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800dad4:	687a      	ldr	r2, [r7, #4]
 800dad6:	693b      	ldr	r3, [r7, #16]
 800dad8:	3340      	adds	r3, #64	; 0x40
 800dada:	009b      	lsls	r3, r3, #2
 800dadc:	4413      	add	r3, r2
 800dade:	2200      	movs	r2, #0
 800dae0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800dae2:	693b      	ldr	r3, [r7, #16]
 800dae4:	3301      	adds	r3, #1
 800dae6:	613b      	str	r3, [r7, #16]
 800dae8:	693b      	ldr	r3, [r7, #16]
 800daea:	2b0e      	cmp	r3, #14
 800daec:	d9f2      	bls.n	800dad4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800daee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	d11c      	bne.n	800db2e <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800daf4:	68fb      	ldr	r3, [r7, #12]
 800daf6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800dafa:	685b      	ldr	r3, [r3, #4]
 800dafc:	68fa      	ldr	r2, [r7, #12]
 800dafe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800db02:	f043 0302 	orr.w	r3, r3, #2
 800db06:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db0c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db18:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db24:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	639a      	str	r2, [r3, #56]	; 0x38
 800db2c:	e00b      	b.n	800db46 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db32:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db3e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800db46:	68fb      	ldr	r3, [r7, #12]
 800db48:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800db4c:	461a      	mov	r2, r3
 800db4e:	2300      	movs	r3, #0
 800db50:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800db58:	4619      	mov	r1, r3
 800db5a:	68fb      	ldr	r3, [r7, #12]
 800db5c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800db60:	461a      	mov	r2, r3
 800db62:	680b      	ldr	r3, [r1, #0]
 800db64:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800db66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db68:	2b01      	cmp	r3, #1
 800db6a:	d10c      	bne.n	800db86 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800db6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d104      	bne.n	800db7c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800db72:	2100      	movs	r1, #0
 800db74:	6878      	ldr	r0, [r7, #4]
 800db76:	f000 f949 	bl	800de0c <USB_SetDevSpeed>
 800db7a:	e008      	b.n	800db8e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800db7c:	2101      	movs	r1, #1
 800db7e:	6878      	ldr	r0, [r7, #4]
 800db80:	f000 f944 	bl	800de0c <USB_SetDevSpeed>
 800db84:	e003      	b.n	800db8e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800db86:	2103      	movs	r1, #3
 800db88:	6878      	ldr	r0, [r7, #4]
 800db8a:	f000 f93f 	bl	800de0c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800db8e:	2110      	movs	r1, #16
 800db90:	6878      	ldr	r0, [r7, #4]
 800db92:	f000 f8f3 	bl	800dd7c <USB_FlushTxFifo>
 800db96:	4603      	mov	r3, r0
 800db98:	2b00      	cmp	r3, #0
 800db9a:	d001      	beq.n	800dba0 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800db9c:	2301      	movs	r3, #1
 800db9e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800dba0:	6878      	ldr	r0, [r7, #4]
 800dba2:	f000 f911 	bl	800ddc8 <USB_FlushRxFifo>
 800dba6:	4603      	mov	r3, r0
 800dba8:	2b00      	cmp	r3, #0
 800dbaa:	d001      	beq.n	800dbb0 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800dbac:	2301      	movs	r3, #1
 800dbae:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800dbb0:	68fb      	ldr	r3, [r7, #12]
 800dbb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800dbb6:	461a      	mov	r2, r3
 800dbb8:	2300      	movs	r3, #0
 800dbba:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800dbbc:	68fb      	ldr	r3, [r7, #12]
 800dbbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800dbc2:	461a      	mov	r2, r3
 800dbc4:	2300      	movs	r3, #0
 800dbc6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800dbc8:	68fb      	ldr	r3, [r7, #12]
 800dbca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800dbce:	461a      	mov	r2, r3
 800dbd0:	2300      	movs	r3, #0
 800dbd2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800dbd4:	2300      	movs	r3, #0
 800dbd6:	613b      	str	r3, [r7, #16]
 800dbd8:	e043      	b.n	800dc62 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800dbda:	693b      	ldr	r3, [r7, #16]
 800dbdc:	015a      	lsls	r2, r3, #5
 800dbde:	68fb      	ldr	r3, [r7, #12]
 800dbe0:	4413      	add	r3, r2
 800dbe2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dbe6:	681b      	ldr	r3, [r3, #0]
 800dbe8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800dbec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800dbf0:	d118      	bne.n	800dc24 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800dbf2:	693b      	ldr	r3, [r7, #16]
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d10a      	bne.n	800dc0e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800dbf8:	693b      	ldr	r3, [r7, #16]
 800dbfa:	015a      	lsls	r2, r3, #5
 800dbfc:	68fb      	ldr	r3, [r7, #12]
 800dbfe:	4413      	add	r3, r2
 800dc00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dc04:	461a      	mov	r2, r3
 800dc06:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800dc0a:	6013      	str	r3, [r2, #0]
 800dc0c:	e013      	b.n	800dc36 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800dc0e:	693b      	ldr	r3, [r7, #16]
 800dc10:	015a      	lsls	r2, r3, #5
 800dc12:	68fb      	ldr	r3, [r7, #12]
 800dc14:	4413      	add	r3, r2
 800dc16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dc1a:	461a      	mov	r2, r3
 800dc1c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800dc20:	6013      	str	r3, [r2, #0]
 800dc22:	e008      	b.n	800dc36 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800dc24:	693b      	ldr	r3, [r7, #16]
 800dc26:	015a      	lsls	r2, r3, #5
 800dc28:	68fb      	ldr	r3, [r7, #12]
 800dc2a:	4413      	add	r3, r2
 800dc2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dc30:	461a      	mov	r2, r3
 800dc32:	2300      	movs	r3, #0
 800dc34:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800dc36:	693b      	ldr	r3, [r7, #16]
 800dc38:	015a      	lsls	r2, r3, #5
 800dc3a:	68fb      	ldr	r3, [r7, #12]
 800dc3c:	4413      	add	r3, r2
 800dc3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dc42:	461a      	mov	r2, r3
 800dc44:	2300      	movs	r3, #0
 800dc46:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800dc48:	693b      	ldr	r3, [r7, #16]
 800dc4a:	015a      	lsls	r2, r3, #5
 800dc4c:	68fb      	ldr	r3, [r7, #12]
 800dc4e:	4413      	add	r3, r2
 800dc50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dc54:	461a      	mov	r2, r3
 800dc56:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800dc5a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800dc5c:	693b      	ldr	r3, [r7, #16]
 800dc5e:	3301      	adds	r3, #1
 800dc60:	613b      	str	r3, [r7, #16]
 800dc62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc64:	693a      	ldr	r2, [r7, #16]
 800dc66:	429a      	cmp	r2, r3
 800dc68:	d3b7      	bcc.n	800dbda <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800dc6a:	2300      	movs	r3, #0
 800dc6c:	613b      	str	r3, [r7, #16]
 800dc6e:	e043      	b.n	800dcf8 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800dc70:	693b      	ldr	r3, [r7, #16]
 800dc72:	015a      	lsls	r2, r3, #5
 800dc74:	68fb      	ldr	r3, [r7, #12]
 800dc76:	4413      	add	r3, r2
 800dc78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dc7c:	681b      	ldr	r3, [r3, #0]
 800dc7e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800dc82:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800dc86:	d118      	bne.n	800dcba <USB_DevInit+0x206>
    {
      if (i == 0U)
 800dc88:	693b      	ldr	r3, [r7, #16]
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	d10a      	bne.n	800dca4 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800dc8e:	693b      	ldr	r3, [r7, #16]
 800dc90:	015a      	lsls	r2, r3, #5
 800dc92:	68fb      	ldr	r3, [r7, #12]
 800dc94:	4413      	add	r3, r2
 800dc96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dc9a:	461a      	mov	r2, r3
 800dc9c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800dca0:	6013      	str	r3, [r2, #0]
 800dca2:	e013      	b.n	800dccc <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800dca4:	693b      	ldr	r3, [r7, #16]
 800dca6:	015a      	lsls	r2, r3, #5
 800dca8:	68fb      	ldr	r3, [r7, #12]
 800dcaa:	4413      	add	r3, r2
 800dcac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dcb0:	461a      	mov	r2, r3
 800dcb2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800dcb6:	6013      	str	r3, [r2, #0]
 800dcb8:	e008      	b.n	800dccc <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800dcba:	693b      	ldr	r3, [r7, #16]
 800dcbc:	015a      	lsls	r2, r3, #5
 800dcbe:	68fb      	ldr	r3, [r7, #12]
 800dcc0:	4413      	add	r3, r2
 800dcc2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dcc6:	461a      	mov	r2, r3
 800dcc8:	2300      	movs	r3, #0
 800dcca:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800dccc:	693b      	ldr	r3, [r7, #16]
 800dcce:	015a      	lsls	r2, r3, #5
 800dcd0:	68fb      	ldr	r3, [r7, #12]
 800dcd2:	4413      	add	r3, r2
 800dcd4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dcd8:	461a      	mov	r2, r3
 800dcda:	2300      	movs	r3, #0
 800dcdc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800dcde:	693b      	ldr	r3, [r7, #16]
 800dce0:	015a      	lsls	r2, r3, #5
 800dce2:	68fb      	ldr	r3, [r7, #12]
 800dce4:	4413      	add	r3, r2
 800dce6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dcea:	461a      	mov	r2, r3
 800dcec:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800dcf0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800dcf2:	693b      	ldr	r3, [r7, #16]
 800dcf4:	3301      	adds	r3, #1
 800dcf6:	613b      	str	r3, [r7, #16]
 800dcf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcfa:	693a      	ldr	r2, [r7, #16]
 800dcfc:	429a      	cmp	r2, r3
 800dcfe:	d3b7      	bcc.n	800dc70 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800dd00:	68fb      	ldr	r3, [r7, #12]
 800dd02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800dd06:	691b      	ldr	r3, [r3, #16]
 800dd08:	68fa      	ldr	r2, [r7, #12]
 800dd0a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800dd0e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800dd12:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	2200      	movs	r2, #0
 800dd18:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800dd20:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800dd22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d105      	bne.n	800dd34 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	699b      	ldr	r3, [r3, #24]
 800dd2c:	f043 0210 	orr.w	r2, r3, #16
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	699a      	ldr	r2, [r3, #24]
 800dd38:	4b0f      	ldr	r3, [pc, #60]	; (800dd78 <USB_DevInit+0x2c4>)
 800dd3a:	4313      	orrs	r3, r2
 800dd3c:	687a      	ldr	r2, [r7, #4]
 800dd3e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800dd40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	d005      	beq.n	800dd52 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	699b      	ldr	r3, [r3, #24]
 800dd4a:	f043 0208 	orr.w	r2, r3, #8
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800dd52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dd54:	2b01      	cmp	r3, #1
 800dd56:	d107      	bne.n	800dd68 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	699b      	ldr	r3, [r3, #24]
 800dd5c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800dd60:	f043 0304 	orr.w	r3, r3, #4
 800dd64:	687a      	ldr	r2, [r7, #4]
 800dd66:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800dd68:	7dfb      	ldrb	r3, [r7, #23]
}
 800dd6a:	4618      	mov	r0, r3
 800dd6c:	3718      	adds	r7, #24
 800dd6e:	46bd      	mov	sp, r7
 800dd70:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800dd74:	b004      	add	sp, #16
 800dd76:	4770      	bx	lr
 800dd78:	803c3800 	.word	0x803c3800

0800dd7c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800dd7c:	b480      	push	{r7}
 800dd7e:	b085      	sub	sp, #20
 800dd80:	af00      	add	r7, sp, #0
 800dd82:	6078      	str	r0, [r7, #4]
 800dd84:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800dd86:	2300      	movs	r3, #0
 800dd88:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800dd8a:	683b      	ldr	r3, [r7, #0]
 800dd8c:	019b      	lsls	r3, r3, #6
 800dd8e:	f043 0220 	orr.w	r2, r3, #32
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800dd96:	68fb      	ldr	r3, [r7, #12]
 800dd98:	3301      	adds	r3, #1
 800dd9a:	60fb      	str	r3, [r7, #12]
 800dd9c:	68fb      	ldr	r3, [r7, #12]
 800dd9e:	4a09      	ldr	r2, [pc, #36]	; (800ddc4 <USB_FlushTxFifo+0x48>)
 800dda0:	4293      	cmp	r3, r2
 800dda2:	d901      	bls.n	800dda8 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800dda4:	2303      	movs	r3, #3
 800dda6:	e006      	b.n	800ddb6 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	691b      	ldr	r3, [r3, #16]
 800ddac:	f003 0320 	and.w	r3, r3, #32
 800ddb0:	2b20      	cmp	r3, #32
 800ddb2:	d0f0      	beq.n	800dd96 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800ddb4:	2300      	movs	r3, #0
}
 800ddb6:	4618      	mov	r0, r3
 800ddb8:	3714      	adds	r7, #20
 800ddba:	46bd      	mov	sp, r7
 800ddbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddc0:	4770      	bx	lr
 800ddc2:	bf00      	nop
 800ddc4:	00030d40 	.word	0x00030d40

0800ddc8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800ddc8:	b480      	push	{r7}
 800ddca:	b085      	sub	sp, #20
 800ddcc:	af00      	add	r7, sp, #0
 800ddce:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800ddd0:	2300      	movs	r3, #0
 800ddd2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	2210      	movs	r2, #16
 800ddd8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	3301      	adds	r3, #1
 800ddde:	60fb      	str	r3, [r7, #12]
 800dde0:	68fb      	ldr	r3, [r7, #12]
 800dde2:	4a09      	ldr	r2, [pc, #36]	; (800de08 <USB_FlushRxFifo+0x40>)
 800dde4:	4293      	cmp	r3, r2
 800dde6:	d901      	bls.n	800ddec <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800dde8:	2303      	movs	r3, #3
 800ddea:	e006      	b.n	800ddfa <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	691b      	ldr	r3, [r3, #16]
 800ddf0:	f003 0310 	and.w	r3, r3, #16
 800ddf4:	2b10      	cmp	r3, #16
 800ddf6:	d0f0      	beq.n	800ddda <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800ddf8:	2300      	movs	r3, #0
}
 800ddfa:	4618      	mov	r0, r3
 800ddfc:	3714      	adds	r7, #20
 800ddfe:	46bd      	mov	sp, r7
 800de00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de04:	4770      	bx	lr
 800de06:	bf00      	nop
 800de08:	00030d40 	.word	0x00030d40

0800de0c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800de0c:	b480      	push	{r7}
 800de0e:	b085      	sub	sp, #20
 800de10:	af00      	add	r7, sp, #0
 800de12:	6078      	str	r0, [r7, #4]
 800de14:	460b      	mov	r3, r1
 800de16:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800de1c:	68fb      	ldr	r3, [r7, #12]
 800de1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800de22:	681a      	ldr	r2, [r3, #0]
 800de24:	78fb      	ldrb	r3, [r7, #3]
 800de26:	68f9      	ldr	r1, [r7, #12]
 800de28:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800de2c:	4313      	orrs	r3, r2
 800de2e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800de30:	2300      	movs	r3, #0
}
 800de32:	4618      	mov	r0, r3
 800de34:	3714      	adds	r7, #20
 800de36:	46bd      	mov	sp, r7
 800de38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de3c:	4770      	bx	lr

0800de3e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800de3e:	b480      	push	{r7}
 800de40:	b087      	sub	sp, #28
 800de42:	af00      	add	r7, sp, #0
 800de44:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800de4a:	693b      	ldr	r3, [r7, #16]
 800de4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800de50:	689b      	ldr	r3, [r3, #8]
 800de52:	f003 0306 	and.w	r3, r3, #6
 800de56:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800de58:	68fb      	ldr	r3, [r7, #12]
 800de5a:	2b00      	cmp	r3, #0
 800de5c:	d102      	bne.n	800de64 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800de5e:	2300      	movs	r3, #0
 800de60:	75fb      	strb	r3, [r7, #23]
 800de62:	e00a      	b.n	800de7a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800de64:	68fb      	ldr	r3, [r7, #12]
 800de66:	2b02      	cmp	r3, #2
 800de68:	d002      	beq.n	800de70 <USB_GetDevSpeed+0x32>
 800de6a:	68fb      	ldr	r3, [r7, #12]
 800de6c:	2b06      	cmp	r3, #6
 800de6e:	d102      	bne.n	800de76 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800de70:	2302      	movs	r3, #2
 800de72:	75fb      	strb	r3, [r7, #23]
 800de74:	e001      	b.n	800de7a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800de76:	230f      	movs	r3, #15
 800de78:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800de7a:	7dfb      	ldrb	r3, [r7, #23]
}
 800de7c:	4618      	mov	r0, r3
 800de7e:	371c      	adds	r7, #28
 800de80:	46bd      	mov	sp, r7
 800de82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de86:	4770      	bx	lr

0800de88 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800de88:	b480      	push	{r7}
 800de8a:	b085      	sub	sp, #20
 800de8c:	af00      	add	r7, sp, #0
 800de8e:	6078      	str	r0, [r7, #4]
 800de90:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800de96:	683b      	ldr	r3, [r7, #0]
 800de98:	781b      	ldrb	r3, [r3, #0]
 800de9a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800de9c:	683b      	ldr	r3, [r7, #0]
 800de9e:	785b      	ldrb	r3, [r3, #1]
 800dea0:	2b01      	cmp	r3, #1
 800dea2:	d13a      	bne.n	800df1a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800dea4:	68fb      	ldr	r3, [r7, #12]
 800dea6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800deaa:	69da      	ldr	r2, [r3, #28]
 800deac:	683b      	ldr	r3, [r7, #0]
 800deae:	781b      	ldrb	r3, [r3, #0]
 800deb0:	f003 030f 	and.w	r3, r3, #15
 800deb4:	2101      	movs	r1, #1
 800deb6:	fa01 f303 	lsl.w	r3, r1, r3
 800deba:	b29b      	uxth	r3, r3
 800debc:	68f9      	ldr	r1, [r7, #12]
 800debe:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800dec2:	4313      	orrs	r3, r2
 800dec4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800dec6:	68bb      	ldr	r3, [r7, #8]
 800dec8:	015a      	lsls	r2, r3, #5
 800deca:	68fb      	ldr	r3, [r7, #12]
 800decc:	4413      	add	r3, r2
 800dece:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ded2:	681b      	ldr	r3, [r3, #0]
 800ded4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ded8:	2b00      	cmp	r3, #0
 800deda:	d155      	bne.n	800df88 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800dedc:	68bb      	ldr	r3, [r7, #8]
 800dede:	015a      	lsls	r2, r3, #5
 800dee0:	68fb      	ldr	r3, [r7, #12]
 800dee2:	4413      	add	r3, r2
 800dee4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dee8:	681a      	ldr	r2, [r3, #0]
 800deea:	683b      	ldr	r3, [r7, #0]
 800deec:	689b      	ldr	r3, [r3, #8]
 800deee:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800def2:	683b      	ldr	r3, [r7, #0]
 800def4:	78db      	ldrb	r3, [r3, #3]
 800def6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800def8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800defa:	68bb      	ldr	r3, [r7, #8]
 800defc:	059b      	lsls	r3, r3, #22
 800defe:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800df00:	4313      	orrs	r3, r2
 800df02:	68ba      	ldr	r2, [r7, #8]
 800df04:	0151      	lsls	r1, r2, #5
 800df06:	68fa      	ldr	r2, [r7, #12]
 800df08:	440a      	add	r2, r1
 800df0a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800df0e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800df12:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800df16:	6013      	str	r3, [r2, #0]
 800df18:	e036      	b.n	800df88 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800df1a:	68fb      	ldr	r3, [r7, #12]
 800df1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800df20:	69da      	ldr	r2, [r3, #28]
 800df22:	683b      	ldr	r3, [r7, #0]
 800df24:	781b      	ldrb	r3, [r3, #0]
 800df26:	f003 030f 	and.w	r3, r3, #15
 800df2a:	2101      	movs	r1, #1
 800df2c:	fa01 f303 	lsl.w	r3, r1, r3
 800df30:	041b      	lsls	r3, r3, #16
 800df32:	68f9      	ldr	r1, [r7, #12]
 800df34:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800df38:	4313      	orrs	r3, r2
 800df3a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800df3c:	68bb      	ldr	r3, [r7, #8]
 800df3e:	015a      	lsls	r2, r3, #5
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	4413      	add	r3, r2
 800df44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800df4e:	2b00      	cmp	r3, #0
 800df50:	d11a      	bne.n	800df88 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800df52:	68bb      	ldr	r3, [r7, #8]
 800df54:	015a      	lsls	r2, r3, #5
 800df56:	68fb      	ldr	r3, [r7, #12]
 800df58:	4413      	add	r3, r2
 800df5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800df5e:	681a      	ldr	r2, [r3, #0]
 800df60:	683b      	ldr	r3, [r7, #0]
 800df62:	689b      	ldr	r3, [r3, #8]
 800df64:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800df68:	683b      	ldr	r3, [r7, #0]
 800df6a:	78db      	ldrb	r3, [r3, #3]
 800df6c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800df6e:	430b      	orrs	r3, r1
 800df70:	4313      	orrs	r3, r2
 800df72:	68ba      	ldr	r2, [r7, #8]
 800df74:	0151      	lsls	r1, r2, #5
 800df76:	68fa      	ldr	r2, [r7, #12]
 800df78:	440a      	add	r2, r1
 800df7a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800df7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800df82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800df86:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800df88:	2300      	movs	r3, #0
}
 800df8a:	4618      	mov	r0, r3
 800df8c:	3714      	adds	r7, #20
 800df8e:	46bd      	mov	sp, r7
 800df90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df94:	4770      	bx	lr
	...

0800df98 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800df98:	b480      	push	{r7}
 800df9a:	b085      	sub	sp, #20
 800df9c:	af00      	add	r7, sp, #0
 800df9e:	6078      	str	r0, [r7, #4]
 800dfa0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800dfa6:	683b      	ldr	r3, [r7, #0]
 800dfa8:	781b      	ldrb	r3, [r3, #0]
 800dfaa:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800dfac:	683b      	ldr	r3, [r7, #0]
 800dfae:	785b      	ldrb	r3, [r3, #1]
 800dfb0:	2b01      	cmp	r3, #1
 800dfb2:	d161      	bne.n	800e078 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800dfb4:	68bb      	ldr	r3, [r7, #8]
 800dfb6:	015a      	lsls	r2, r3, #5
 800dfb8:	68fb      	ldr	r3, [r7, #12]
 800dfba:	4413      	add	r3, r2
 800dfbc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dfc0:	681b      	ldr	r3, [r3, #0]
 800dfc2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800dfc6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800dfca:	d11f      	bne.n	800e00c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800dfcc:	68bb      	ldr	r3, [r7, #8]
 800dfce:	015a      	lsls	r2, r3, #5
 800dfd0:	68fb      	ldr	r3, [r7, #12]
 800dfd2:	4413      	add	r3, r2
 800dfd4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dfd8:	681b      	ldr	r3, [r3, #0]
 800dfda:	68ba      	ldr	r2, [r7, #8]
 800dfdc:	0151      	lsls	r1, r2, #5
 800dfde:	68fa      	ldr	r2, [r7, #12]
 800dfe0:	440a      	add	r2, r1
 800dfe2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800dfe6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800dfea:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800dfec:	68bb      	ldr	r3, [r7, #8]
 800dfee:	015a      	lsls	r2, r3, #5
 800dff0:	68fb      	ldr	r3, [r7, #12]
 800dff2:	4413      	add	r3, r2
 800dff4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dff8:	681b      	ldr	r3, [r3, #0]
 800dffa:	68ba      	ldr	r2, [r7, #8]
 800dffc:	0151      	lsls	r1, r2, #5
 800dffe:	68fa      	ldr	r2, [r7, #12]
 800e000:	440a      	add	r2, r1
 800e002:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e006:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e00a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e012:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e014:	683b      	ldr	r3, [r7, #0]
 800e016:	781b      	ldrb	r3, [r3, #0]
 800e018:	f003 030f 	and.w	r3, r3, #15
 800e01c:	2101      	movs	r1, #1
 800e01e:	fa01 f303 	lsl.w	r3, r1, r3
 800e022:	b29b      	uxth	r3, r3
 800e024:	43db      	mvns	r3, r3
 800e026:	68f9      	ldr	r1, [r7, #12]
 800e028:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e02c:	4013      	ands	r3, r2
 800e02e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800e030:	68fb      	ldr	r3, [r7, #12]
 800e032:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e036:	69da      	ldr	r2, [r3, #28]
 800e038:	683b      	ldr	r3, [r7, #0]
 800e03a:	781b      	ldrb	r3, [r3, #0]
 800e03c:	f003 030f 	and.w	r3, r3, #15
 800e040:	2101      	movs	r1, #1
 800e042:	fa01 f303 	lsl.w	r3, r1, r3
 800e046:	b29b      	uxth	r3, r3
 800e048:	43db      	mvns	r3, r3
 800e04a:	68f9      	ldr	r1, [r7, #12]
 800e04c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e050:	4013      	ands	r3, r2
 800e052:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800e054:	68bb      	ldr	r3, [r7, #8]
 800e056:	015a      	lsls	r2, r3, #5
 800e058:	68fb      	ldr	r3, [r7, #12]
 800e05a:	4413      	add	r3, r2
 800e05c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e060:	681a      	ldr	r2, [r3, #0]
 800e062:	68bb      	ldr	r3, [r7, #8]
 800e064:	0159      	lsls	r1, r3, #5
 800e066:	68fb      	ldr	r3, [r7, #12]
 800e068:	440b      	add	r3, r1
 800e06a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e06e:	4619      	mov	r1, r3
 800e070:	4b35      	ldr	r3, [pc, #212]	; (800e148 <USB_DeactivateEndpoint+0x1b0>)
 800e072:	4013      	ands	r3, r2
 800e074:	600b      	str	r3, [r1, #0]
 800e076:	e060      	b.n	800e13a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e078:	68bb      	ldr	r3, [r7, #8]
 800e07a:	015a      	lsls	r2, r3, #5
 800e07c:	68fb      	ldr	r3, [r7, #12]
 800e07e:	4413      	add	r3, r2
 800e080:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e084:	681b      	ldr	r3, [r3, #0]
 800e086:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e08a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e08e:	d11f      	bne.n	800e0d0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800e090:	68bb      	ldr	r3, [r7, #8]
 800e092:	015a      	lsls	r2, r3, #5
 800e094:	68fb      	ldr	r3, [r7, #12]
 800e096:	4413      	add	r3, r2
 800e098:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e09c:	681b      	ldr	r3, [r3, #0]
 800e09e:	68ba      	ldr	r2, [r7, #8]
 800e0a0:	0151      	lsls	r1, r2, #5
 800e0a2:	68fa      	ldr	r2, [r7, #12]
 800e0a4:	440a      	add	r2, r1
 800e0a6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e0aa:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800e0ae:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800e0b0:	68bb      	ldr	r3, [r7, #8]
 800e0b2:	015a      	lsls	r2, r3, #5
 800e0b4:	68fb      	ldr	r3, [r7, #12]
 800e0b6:	4413      	add	r3, r2
 800e0b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e0bc:	681b      	ldr	r3, [r3, #0]
 800e0be:	68ba      	ldr	r2, [r7, #8]
 800e0c0:	0151      	lsls	r1, r2, #5
 800e0c2:	68fa      	ldr	r2, [r7, #12]
 800e0c4:	440a      	add	r2, r1
 800e0c6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e0ca:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e0ce:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800e0d0:	68fb      	ldr	r3, [r7, #12]
 800e0d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e0d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e0d8:	683b      	ldr	r3, [r7, #0]
 800e0da:	781b      	ldrb	r3, [r3, #0]
 800e0dc:	f003 030f 	and.w	r3, r3, #15
 800e0e0:	2101      	movs	r1, #1
 800e0e2:	fa01 f303 	lsl.w	r3, r1, r3
 800e0e6:	041b      	lsls	r3, r3, #16
 800e0e8:	43db      	mvns	r3, r3
 800e0ea:	68f9      	ldr	r1, [r7, #12]
 800e0ec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e0f0:	4013      	ands	r3, r2
 800e0f2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800e0f4:	68fb      	ldr	r3, [r7, #12]
 800e0f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e0fa:	69da      	ldr	r2, [r3, #28]
 800e0fc:	683b      	ldr	r3, [r7, #0]
 800e0fe:	781b      	ldrb	r3, [r3, #0]
 800e100:	f003 030f 	and.w	r3, r3, #15
 800e104:	2101      	movs	r1, #1
 800e106:	fa01 f303 	lsl.w	r3, r1, r3
 800e10a:	041b      	lsls	r3, r3, #16
 800e10c:	43db      	mvns	r3, r3
 800e10e:	68f9      	ldr	r1, [r7, #12]
 800e110:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e114:	4013      	ands	r3, r2
 800e116:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800e118:	68bb      	ldr	r3, [r7, #8]
 800e11a:	015a      	lsls	r2, r3, #5
 800e11c:	68fb      	ldr	r3, [r7, #12]
 800e11e:	4413      	add	r3, r2
 800e120:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e124:	681a      	ldr	r2, [r3, #0]
 800e126:	68bb      	ldr	r3, [r7, #8]
 800e128:	0159      	lsls	r1, r3, #5
 800e12a:	68fb      	ldr	r3, [r7, #12]
 800e12c:	440b      	add	r3, r1
 800e12e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e132:	4619      	mov	r1, r3
 800e134:	4b05      	ldr	r3, [pc, #20]	; (800e14c <USB_DeactivateEndpoint+0x1b4>)
 800e136:	4013      	ands	r3, r2
 800e138:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800e13a:	2300      	movs	r3, #0
}
 800e13c:	4618      	mov	r0, r3
 800e13e:	3714      	adds	r7, #20
 800e140:	46bd      	mov	sp, r7
 800e142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e146:	4770      	bx	lr
 800e148:	ec337800 	.word	0xec337800
 800e14c:	eff37800 	.word	0xeff37800

0800e150 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800e150:	b580      	push	{r7, lr}
 800e152:	b08a      	sub	sp, #40	; 0x28
 800e154:	af02      	add	r7, sp, #8
 800e156:	60f8      	str	r0, [r7, #12]
 800e158:	60b9      	str	r1, [r7, #8]
 800e15a:	4613      	mov	r3, r2
 800e15c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e15e:	68fb      	ldr	r3, [r7, #12]
 800e160:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800e162:	68bb      	ldr	r3, [r7, #8]
 800e164:	781b      	ldrb	r3, [r3, #0]
 800e166:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800e168:	68bb      	ldr	r3, [r7, #8]
 800e16a:	785b      	ldrb	r3, [r3, #1]
 800e16c:	2b01      	cmp	r3, #1
 800e16e:	f040 815c 	bne.w	800e42a <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800e172:	68bb      	ldr	r3, [r7, #8]
 800e174:	695b      	ldr	r3, [r3, #20]
 800e176:	2b00      	cmp	r3, #0
 800e178:	d132      	bne.n	800e1e0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e17a:	69bb      	ldr	r3, [r7, #24]
 800e17c:	015a      	lsls	r2, r3, #5
 800e17e:	69fb      	ldr	r3, [r7, #28]
 800e180:	4413      	add	r3, r2
 800e182:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e186:	691b      	ldr	r3, [r3, #16]
 800e188:	69ba      	ldr	r2, [r7, #24]
 800e18a:	0151      	lsls	r1, r2, #5
 800e18c:	69fa      	ldr	r2, [r7, #28]
 800e18e:	440a      	add	r2, r1
 800e190:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e194:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800e198:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800e19c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800e19e:	69bb      	ldr	r3, [r7, #24]
 800e1a0:	015a      	lsls	r2, r3, #5
 800e1a2:	69fb      	ldr	r3, [r7, #28]
 800e1a4:	4413      	add	r3, r2
 800e1a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e1aa:	691b      	ldr	r3, [r3, #16]
 800e1ac:	69ba      	ldr	r2, [r7, #24]
 800e1ae:	0151      	lsls	r1, r2, #5
 800e1b0:	69fa      	ldr	r2, [r7, #28]
 800e1b2:	440a      	add	r2, r1
 800e1b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e1b8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800e1bc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e1be:	69bb      	ldr	r3, [r7, #24]
 800e1c0:	015a      	lsls	r2, r3, #5
 800e1c2:	69fb      	ldr	r3, [r7, #28]
 800e1c4:	4413      	add	r3, r2
 800e1c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e1ca:	691b      	ldr	r3, [r3, #16]
 800e1cc:	69ba      	ldr	r2, [r7, #24]
 800e1ce:	0151      	lsls	r1, r2, #5
 800e1d0:	69fa      	ldr	r2, [r7, #28]
 800e1d2:	440a      	add	r2, r1
 800e1d4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e1d8:	0cdb      	lsrs	r3, r3, #19
 800e1da:	04db      	lsls	r3, r3, #19
 800e1dc:	6113      	str	r3, [r2, #16]
 800e1de:	e074      	b.n	800e2ca <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e1e0:	69bb      	ldr	r3, [r7, #24]
 800e1e2:	015a      	lsls	r2, r3, #5
 800e1e4:	69fb      	ldr	r3, [r7, #28]
 800e1e6:	4413      	add	r3, r2
 800e1e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e1ec:	691b      	ldr	r3, [r3, #16]
 800e1ee:	69ba      	ldr	r2, [r7, #24]
 800e1f0:	0151      	lsls	r1, r2, #5
 800e1f2:	69fa      	ldr	r2, [r7, #28]
 800e1f4:	440a      	add	r2, r1
 800e1f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e1fa:	0cdb      	lsrs	r3, r3, #19
 800e1fc:	04db      	lsls	r3, r3, #19
 800e1fe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e200:	69bb      	ldr	r3, [r7, #24]
 800e202:	015a      	lsls	r2, r3, #5
 800e204:	69fb      	ldr	r3, [r7, #28]
 800e206:	4413      	add	r3, r2
 800e208:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e20c:	691b      	ldr	r3, [r3, #16]
 800e20e:	69ba      	ldr	r2, [r7, #24]
 800e210:	0151      	lsls	r1, r2, #5
 800e212:	69fa      	ldr	r2, [r7, #28]
 800e214:	440a      	add	r2, r1
 800e216:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e21a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800e21e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800e222:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800e224:	69bb      	ldr	r3, [r7, #24]
 800e226:	015a      	lsls	r2, r3, #5
 800e228:	69fb      	ldr	r3, [r7, #28]
 800e22a:	4413      	add	r3, r2
 800e22c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e230:	691a      	ldr	r2, [r3, #16]
 800e232:	68bb      	ldr	r3, [r7, #8]
 800e234:	6959      	ldr	r1, [r3, #20]
 800e236:	68bb      	ldr	r3, [r7, #8]
 800e238:	689b      	ldr	r3, [r3, #8]
 800e23a:	440b      	add	r3, r1
 800e23c:	1e59      	subs	r1, r3, #1
 800e23e:	68bb      	ldr	r3, [r7, #8]
 800e240:	689b      	ldr	r3, [r3, #8]
 800e242:	fbb1 f3f3 	udiv	r3, r1, r3
 800e246:	04d9      	lsls	r1, r3, #19
 800e248:	4b9d      	ldr	r3, [pc, #628]	; (800e4c0 <USB_EPStartXfer+0x370>)
 800e24a:	400b      	ands	r3, r1
 800e24c:	69b9      	ldr	r1, [r7, #24]
 800e24e:	0148      	lsls	r0, r1, #5
 800e250:	69f9      	ldr	r1, [r7, #28]
 800e252:	4401      	add	r1, r0
 800e254:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800e258:	4313      	orrs	r3, r2
 800e25a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800e25c:	69bb      	ldr	r3, [r7, #24]
 800e25e:	015a      	lsls	r2, r3, #5
 800e260:	69fb      	ldr	r3, [r7, #28]
 800e262:	4413      	add	r3, r2
 800e264:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e268:	691a      	ldr	r2, [r3, #16]
 800e26a:	68bb      	ldr	r3, [r7, #8]
 800e26c:	695b      	ldr	r3, [r3, #20]
 800e26e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e272:	69b9      	ldr	r1, [r7, #24]
 800e274:	0148      	lsls	r0, r1, #5
 800e276:	69f9      	ldr	r1, [r7, #28]
 800e278:	4401      	add	r1, r0
 800e27a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800e27e:	4313      	orrs	r3, r2
 800e280:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800e282:	68bb      	ldr	r3, [r7, #8]
 800e284:	78db      	ldrb	r3, [r3, #3]
 800e286:	2b01      	cmp	r3, #1
 800e288:	d11f      	bne.n	800e2ca <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800e28a:	69bb      	ldr	r3, [r7, #24]
 800e28c:	015a      	lsls	r2, r3, #5
 800e28e:	69fb      	ldr	r3, [r7, #28]
 800e290:	4413      	add	r3, r2
 800e292:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e296:	691b      	ldr	r3, [r3, #16]
 800e298:	69ba      	ldr	r2, [r7, #24]
 800e29a:	0151      	lsls	r1, r2, #5
 800e29c:	69fa      	ldr	r2, [r7, #28]
 800e29e:	440a      	add	r2, r1
 800e2a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e2a4:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800e2a8:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800e2aa:	69bb      	ldr	r3, [r7, #24]
 800e2ac:	015a      	lsls	r2, r3, #5
 800e2ae:	69fb      	ldr	r3, [r7, #28]
 800e2b0:	4413      	add	r3, r2
 800e2b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e2b6:	691b      	ldr	r3, [r3, #16]
 800e2b8:	69ba      	ldr	r2, [r7, #24]
 800e2ba:	0151      	lsls	r1, r2, #5
 800e2bc:	69fa      	ldr	r2, [r7, #28]
 800e2be:	440a      	add	r2, r1
 800e2c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e2c4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800e2c8:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800e2ca:	79fb      	ldrb	r3, [r7, #7]
 800e2cc:	2b01      	cmp	r3, #1
 800e2ce:	d14b      	bne.n	800e368 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800e2d0:	68bb      	ldr	r3, [r7, #8]
 800e2d2:	691b      	ldr	r3, [r3, #16]
 800e2d4:	2b00      	cmp	r3, #0
 800e2d6:	d009      	beq.n	800e2ec <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800e2d8:	69bb      	ldr	r3, [r7, #24]
 800e2da:	015a      	lsls	r2, r3, #5
 800e2dc:	69fb      	ldr	r3, [r7, #28]
 800e2de:	4413      	add	r3, r2
 800e2e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e2e4:	461a      	mov	r2, r3
 800e2e6:	68bb      	ldr	r3, [r7, #8]
 800e2e8:	691b      	ldr	r3, [r3, #16]
 800e2ea:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800e2ec:	68bb      	ldr	r3, [r7, #8]
 800e2ee:	78db      	ldrb	r3, [r3, #3]
 800e2f0:	2b01      	cmp	r3, #1
 800e2f2:	d128      	bne.n	800e346 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800e2f4:	69fb      	ldr	r3, [r7, #28]
 800e2f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e2fa:	689b      	ldr	r3, [r3, #8]
 800e2fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e300:	2b00      	cmp	r3, #0
 800e302:	d110      	bne.n	800e326 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800e304:	69bb      	ldr	r3, [r7, #24]
 800e306:	015a      	lsls	r2, r3, #5
 800e308:	69fb      	ldr	r3, [r7, #28]
 800e30a:	4413      	add	r3, r2
 800e30c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e310:	681b      	ldr	r3, [r3, #0]
 800e312:	69ba      	ldr	r2, [r7, #24]
 800e314:	0151      	lsls	r1, r2, #5
 800e316:	69fa      	ldr	r2, [r7, #28]
 800e318:	440a      	add	r2, r1
 800e31a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e31e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800e322:	6013      	str	r3, [r2, #0]
 800e324:	e00f      	b.n	800e346 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800e326:	69bb      	ldr	r3, [r7, #24]
 800e328:	015a      	lsls	r2, r3, #5
 800e32a:	69fb      	ldr	r3, [r7, #28]
 800e32c:	4413      	add	r3, r2
 800e32e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e332:	681b      	ldr	r3, [r3, #0]
 800e334:	69ba      	ldr	r2, [r7, #24]
 800e336:	0151      	lsls	r1, r2, #5
 800e338:	69fa      	ldr	r2, [r7, #28]
 800e33a:	440a      	add	r2, r1
 800e33c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e340:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e344:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e346:	69bb      	ldr	r3, [r7, #24]
 800e348:	015a      	lsls	r2, r3, #5
 800e34a:	69fb      	ldr	r3, [r7, #28]
 800e34c:	4413      	add	r3, r2
 800e34e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e352:	681b      	ldr	r3, [r3, #0]
 800e354:	69ba      	ldr	r2, [r7, #24]
 800e356:	0151      	lsls	r1, r2, #5
 800e358:	69fa      	ldr	r2, [r7, #28]
 800e35a:	440a      	add	r2, r1
 800e35c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e360:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800e364:	6013      	str	r3, [r2, #0]
 800e366:	e12f      	b.n	800e5c8 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e368:	69bb      	ldr	r3, [r7, #24]
 800e36a:	015a      	lsls	r2, r3, #5
 800e36c:	69fb      	ldr	r3, [r7, #28]
 800e36e:	4413      	add	r3, r2
 800e370:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e374:	681b      	ldr	r3, [r3, #0]
 800e376:	69ba      	ldr	r2, [r7, #24]
 800e378:	0151      	lsls	r1, r2, #5
 800e37a:	69fa      	ldr	r2, [r7, #28]
 800e37c:	440a      	add	r2, r1
 800e37e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e382:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800e386:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800e388:	68bb      	ldr	r3, [r7, #8]
 800e38a:	78db      	ldrb	r3, [r3, #3]
 800e38c:	2b01      	cmp	r3, #1
 800e38e:	d015      	beq.n	800e3bc <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800e390:	68bb      	ldr	r3, [r7, #8]
 800e392:	695b      	ldr	r3, [r3, #20]
 800e394:	2b00      	cmp	r3, #0
 800e396:	f000 8117 	beq.w	800e5c8 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800e39a:	69fb      	ldr	r3, [r7, #28]
 800e39c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e3a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e3a2:	68bb      	ldr	r3, [r7, #8]
 800e3a4:	781b      	ldrb	r3, [r3, #0]
 800e3a6:	f003 030f 	and.w	r3, r3, #15
 800e3aa:	2101      	movs	r1, #1
 800e3ac:	fa01 f303 	lsl.w	r3, r1, r3
 800e3b0:	69f9      	ldr	r1, [r7, #28]
 800e3b2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e3b6:	4313      	orrs	r3, r2
 800e3b8:	634b      	str	r3, [r1, #52]	; 0x34
 800e3ba:	e105      	b.n	800e5c8 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800e3bc:	69fb      	ldr	r3, [r7, #28]
 800e3be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e3c2:	689b      	ldr	r3, [r3, #8]
 800e3c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	d110      	bne.n	800e3ee <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800e3cc:	69bb      	ldr	r3, [r7, #24]
 800e3ce:	015a      	lsls	r2, r3, #5
 800e3d0:	69fb      	ldr	r3, [r7, #28]
 800e3d2:	4413      	add	r3, r2
 800e3d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e3d8:	681b      	ldr	r3, [r3, #0]
 800e3da:	69ba      	ldr	r2, [r7, #24]
 800e3dc:	0151      	lsls	r1, r2, #5
 800e3de:	69fa      	ldr	r2, [r7, #28]
 800e3e0:	440a      	add	r2, r1
 800e3e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e3e6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800e3ea:	6013      	str	r3, [r2, #0]
 800e3ec:	e00f      	b.n	800e40e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800e3ee:	69bb      	ldr	r3, [r7, #24]
 800e3f0:	015a      	lsls	r2, r3, #5
 800e3f2:	69fb      	ldr	r3, [r7, #28]
 800e3f4:	4413      	add	r3, r2
 800e3f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e3fa:	681b      	ldr	r3, [r3, #0]
 800e3fc:	69ba      	ldr	r2, [r7, #24]
 800e3fe:	0151      	lsls	r1, r2, #5
 800e400:	69fa      	ldr	r2, [r7, #28]
 800e402:	440a      	add	r2, r1
 800e404:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e408:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e40c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800e40e:	68bb      	ldr	r3, [r7, #8]
 800e410:	68d9      	ldr	r1, [r3, #12]
 800e412:	68bb      	ldr	r3, [r7, #8]
 800e414:	781a      	ldrb	r2, [r3, #0]
 800e416:	68bb      	ldr	r3, [r7, #8]
 800e418:	695b      	ldr	r3, [r3, #20]
 800e41a:	b298      	uxth	r0, r3
 800e41c:	79fb      	ldrb	r3, [r7, #7]
 800e41e:	9300      	str	r3, [sp, #0]
 800e420:	4603      	mov	r3, r0
 800e422:	68f8      	ldr	r0, [r7, #12]
 800e424:	f000 fa2b 	bl	800e87e <USB_WritePacket>
 800e428:	e0ce      	b.n	800e5c8 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800e42a:	69bb      	ldr	r3, [r7, #24]
 800e42c:	015a      	lsls	r2, r3, #5
 800e42e:	69fb      	ldr	r3, [r7, #28]
 800e430:	4413      	add	r3, r2
 800e432:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e436:	691b      	ldr	r3, [r3, #16]
 800e438:	69ba      	ldr	r2, [r7, #24]
 800e43a:	0151      	lsls	r1, r2, #5
 800e43c:	69fa      	ldr	r2, [r7, #28]
 800e43e:	440a      	add	r2, r1
 800e440:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e444:	0cdb      	lsrs	r3, r3, #19
 800e446:	04db      	lsls	r3, r3, #19
 800e448:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800e44a:	69bb      	ldr	r3, [r7, #24]
 800e44c:	015a      	lsls	r2, r3, #5
 800e44e:	69fb      	ldr	r3, [r7, #28]
 800e450:	4413      	add	r3, r2
 800e452:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e456:	691b      	ldr	r3, [r3, #16]
 800e458:	69ba      	ldr	r2, [r7, #24]
 800e45a:	0151      	lsls	r1, r2, #5
 800e45c:	69fa      	ldr	r2, [r7, #28]
 800e45e:	440a      	add	r2, r1
 800e460:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e464:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800e468:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800e46c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800e46e:	68bb      	ldr	r3, [r7, #8]
 800e470:	695b      	ldr	r3, [r3, #20]
 800e472:	2b00      	cmp	r3, #0
 800e474:	d126      	bne.n	800e4c4 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800e476:	69bb      	ldr	r3, [r7, #24]
 800e478:	015a      	lsls	r2, r3, #5
 800e47a:	69fb      	ldr	r3, [r7, #28]
 800e47c:	4413      	add	r3, r2
 800e47e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e482:	691a      	ldr	r2, [r3, #16]
 800e484:	68bb      	ldr	r3, [r7, #8]
 800e486:	689b      	ldr	r3, [r3, #8]
 800e488:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e48c:	69b9      	ldr	r1, [r7, #24]
 800e48e:	0148      	lsls	r0, r1, #5
 800e490:	69f9      	ldr	r1, [r7, #28]
 800e492:	4401      	add	r1, r0
 800e494:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800e498:	4313      	orrs	r3, r2
 800e49a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800e49c:	69bb      	ldr	r3, [r7, #24]
 800e49e:	015a      	lsls	r2, r3, #5
 800e4a0:	69fb      	ldr	r3, [r7, #28]
 800e4a2:	4413      	add	r3, r2
 800e4a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e4a8:	691b      	ldr	r3, [r3, #16]
 800e4aa:	69ba      	ldr	r2, [r7, #24]
 800e4ac:	0151      	lsls	r1, r2, #5
 800e4ae:	69fa      	ldr	r2, [r7, #28]
 800e4b0:	440a      	add	r2, r1
 800e4b2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e4b6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800e4ba:	6113      	str	r3, [r2, #16]
 800e4bc:	e036      	b.n	800e52c <USB_EPStartXfer+0x3dc>
 800e4be:	bf00      	nop
 800e4c0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800e4c4:	68bb      	ldr	r3, [r7, #8]
 800e4c6:	695a      	ldr	r2, [r3, #20]
 800e4c8:	68bb      	ldr	r3, [r7, #8]
 800e4ca:	689b      	ldr	r3, [r3, #8]
 800e4cc:	4413      	add	r3, r2
 800e4ce:	1e5a      	subs	r2, r3, #1
 800e4d0:	68bb      	ldr	r3, [r7, #8]
 800e4d2:	689b      	ldr	r3, [r3, #8]
 800e4d4:	fbb2 f3f3 	udiv	r3, r2, r3
 800e4d8:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800e4da:	69bb      	ldr	r3, [r7, #24]
 800e4dc:	015a      	lsls	r2, r3, #5
 800e4de:	69fb      	ldr	r3, [r7, #28]
 800e4e0:	4413      	add	r3, r2
 800e4e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e4e6:	691a      	ldr	r2, [r3, #16]
 800e4e8:	8afb      	ldrh	r3, [r7, #22]
 800e4ea:	04d9      	lsls	r1, r3, #19
 800e4ec:	4b39      	ldr	r3, [pc, #228]	; (800e5d4 <USB_EPStartXfer+0x484>)
 800e4ee:	400b      	ands	r3, r1
 800e4f0:	69b9      	ldr	r1, [r7, #24]
 800e4f2:	0148      	lsls	r0, r1, #5
 800e4f4:	69f9      	ldr	r1, [r7, #28]
 800e4f6:	4401      	add	r1, r0
 800e4f8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800e4fc:	4313      	orrs	r3, r2
 800e4fe:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800e500:	69bb      	ldr	r3, [r7, #24]
 800e502:	015a      	lsls	r2, r3, #5
 800e504:	69fb      	ldr	r3, [r7, #28]
 800e506:	4413      	add	r3, r2
 800e508:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e50c:	691a      	ldr	r2, [r3, #16]
 800e50e:	68bb      	ldr	r3, [r7, #8]
 800e510:	689b      	ldr	r3, [r3, #8]
 800e512:	8af9      	ldrh	r1, [r7, #22]
 800e514:	fb01 f303 	mul.w	r3, r1, r3
 800e518:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e51c:	69b9      	ldr	r1, [r7, #24]
 800e51e:	0148      	lsls	r0, r1, #5
 800e520:	69f9      	ldr	r1, [r7, #28]
 800e522:	4401      	add	r1, r0
 800e524:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800e528:	4313      	orrs	r3, r2
 800e52a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800e52c:	79fb      	ldrb	r3, [r7, #7]
 800e52e:	2b01      	cmp	r3, #1
 800e530:	d10d      	bne.n	800e54e <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800e532:	68bb      	ldr	r3, [r7, #8]
 800e534:	68db      	ldr	r3, [r3, #12]
 800e536:	2b00      	cmp	r3, #0
 800e538:	d009      	beq.n	800e54e <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800e53a:	68bb      	ldr	r3, [r7, #8]
 800e53c:	68d9      	ldr	r1, [r3, #12]
 800e53e:	69bb      	ldr	r3, [r7, #24]
 800e540:	015a      	lsls	r2, r3, #5
 800e542:	69fb      	ldr	r3, [r7, #28]
 800e544:	4413      	add	r3, r2
 800e546:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e54a:	460a      	mov	r2, r1
 800e54c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800e54e:	68bb      	ldr	r3, [r7, #8]
 800e550:	78db      	ldrb	r3, [r3, #3]
 800e552:	2b01      	cmp	r3, #1
 800e554:	d128      	bne.n	800e5a8 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800e556:	69fb      	ldr	r3, [r7, #28]
 800e558:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e55c:	689b      	ldr	r3, [r3, #8]
 800e55e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e562:	2b00      	cmp	r3, #0
 800e564:	d110      	bne.n	800e588 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800e566:	69bb      	ldr	r3, [r7, #24]
 800e568:	015a      	lsls	r2, r3, #5
 800e56a:	69fb      	ldr	r3, [r7, #28]
 800e56c:	4413      	add	r3, r2
 800e56e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e572:	681b      	ldr	r3, [r3, #0]
 800e574:	69ba      	ldr	r2, [r7, #24]
 800e576:	0151      	lsls	r1, r2, #5
 800e578:	69fa      	ldr	r2, [r7, #28]
 800e57a:	440a      	add	r2, r1
 800e57c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e580:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800e584:	6013      	str	r3, [r2, #0]
 800e586:	e00f      	b.n	800e5a8 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800e588:	69bb      	ldr	r3, [r7, #24]
 800e58a:	015a      	lsls	r2, r3, #5
 800e58c:	69fb      	ldr	r3, [r7, #28]
 800e58e:	4413      	add	r3, r2
 800e590:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e594:	681b      	ldr	r3, [r3, #0]
 800e596:	69ba      	ldr	r2, [r7, #24]
 800e598:	0151      	lsls	r1, r2, #5
 800e59a:	69fa      	ldr	r2, [r7, #28]
 800e59c:	440a      	add	r2, r1
 800e59e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e5a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e5a6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800e5a8:	69bb      	ldr	r3, [r7, #24]
 800e5aa:	015a      	lsls	r2, r3, #5
 800e5ac:	69fb      	ldr	r3, [r7, #28]
 800e5ae:	4413      	add	r3, r2
 800e5b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e5b4:	681b      	ldr	r3, [r3, #0]
 800e5b6:	69ba      	ldr	r2, [r7, #24]
 800e5b8:	0151      	lsls	r1, r2, #5
 800e5ba:	69fa      	ldr	r2, [r7, #28]
 800e5bc:	440a      	add	r2, r1
 800e5be:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e5c2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800e5c6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800e5c8:	2300      	movs	r3, #0
}
 800e5ca:	4618      	mov	r0, r3
 800e5cc:	3720      	adds	r7, #32
 800e5ce:	46bd      	mov	sp, r7
 800e5d0:	bd80      	pop	{r7, pc}
 800e5d2:	bf00      	nop
 800e5d4:	1ff80000 	.word	0x1ff80000

0800e5d8 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800e5d8:	b480      	push	{r7}
 800e5da:	b087      	sub	sp, #28
 800e5dc:	af00      	add	r7, sp, #0
 800e5de:	60f8      	str	r0, [r7, #12]
 800e5e0:	60b9      	str	r1, [r7, #8]
 800e5e2:	4613      	mov	r3, r2
 800e5e4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e5e6:	68fb      	ldr	r3, [r7, #12]
 800e5e8:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800e5ea:	68bb      	ldr	r3, [r7, #8]
 800e5ec:	781b      	ldrb	r3, [r3, #0]
 800e5ee:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800e5f0:	68bb      	ldr	r3, [r7, #8]
 800e5f2:	785b      	ldrb	r3, [r3, #1]
 800e5f4:	2b01      	cmp	r3, #1
 800e5f6:	f040 80cd 	bne.w	800e794 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800e5fa:	68bb      	ldr	r3, [r7, #8]
 800e5fc:	695b      	ldr	r3, [r3, #20]
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	d132      	bne.n	800e668 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e602:	693b      	ldr	r3, [r7, #16]
 800e604:	015a      	lsls	r2, r3, #5
 800e606:	697b      	ldr	r3, [r7, #20]
 800e608:	4413      	add	r3, r2
 800e60a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e60e:	691b      	ldr	r3, [r3, #16]
 800e610:	693a      	ldr	r2, [r7, #16]
 800e612:	0151      	lsls	r1, r2, #5
 800e614:	697a      	ldr	r2, [r7, #20]
 800e616:	440a      	add	r2, r1
 800e618:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e61c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800e620:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800e624:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800e626:	693b      	ldr	r3, [r7, #16]
 800e628:	015a      	lsls	r2, r3, #5
 800e62a:	697b      	ldr	r3, [r7, #20]
 800e62c:	4413      	add	r3, r2
 800e62e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e632:	691b      	ldr	r3, [r3, #16]
 800e634:	693a      	ldr	r2, [r7, #16]
 800e636:	0151      	lsls	r1, r2, #5
 800e638:	697a      	ldr	r2, [r7, #20]
 800e63a:	440a      	add	r2, r1
 800e63c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e640:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800e644:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e646:	693b      	ldr	r3, [r7, #16]
 800e648:	015a      	lsls	r2, r3, #5
 800e64a:	697b      	ldr	r3, [r7, #20]
 800e64c:	4413      	add	r3, r2
 800e64e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e652:	691b      	ldr	r3, [r3, #16]
 800e654:	693a      	ldr	r2, [r7, #16]
 800e656:	0151      	lsls	r1, r2, #5
 800e658:	697a      	ldr	r2, [r7, #20]
 800e65a:	440a      	add	r2, r1
 800e65c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e660:	0cdb      	lsrs	r3, r3, #19
 800e662:	04db      	lsls	r3, r3, #19
 800e664:	6113      	str	r3, [r2, #16]
 800e666:	e04e      	b.n	800e706 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e668:	693b      	ldr	r3, [r7, #16]
 800e66a:	015a      	lsls	r2, r3, #5
 800e66c:	697b      	ldr	r3, [r7, #20]
 800e66e:	4413      	add	r3, r2
 800e670:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e674:	691b      	ldr	r3, [r3, #16]
 800e676:	693a      	ldr	r2, [r7, #16]
 800e678:	0151      	lsls	r1, r2, #5
 800e67a:	697a      	ldr	r2, [r7, #20]
 800e67c:	440a      	add	r2, r1
 800e67e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e682:	0cdb      	lsrs	r3, r3, #19
 800e684:	04db      	lsls	r3, r3, #19
 800e686:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e688:	693b      	ldr	r3, [r7, #16]
 800e68a:	015a      	lsls	r2, r3, #5
 800e68c:	697b      	ldr	r3, [r7, #20]
 800e68e:	4413      	add	r3, r2
 800e690:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e694:	691b      	ldr	r3, [r3, #16]
 800e696:	693a      	ldr	r2, [r7, #16]
 800e698:	0151      	lsls	r1, r2, #5
 800e69a:	697a      	ldr	r2, [r7, #20]
 800e69c:	440a      	add	r2, r1
 800e69e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e6a2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800e6a6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800e6aa:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800e6ac:	68bb      	ldr	r3, [r7, #8]
 800e6ae:	695a      	ldr	r2, [r3, #20]
 800e6b0:	68bb      	ldr	r3, [r7, #8]
 800e6b2:	689b      	ldr	r3, [r3, #8]
 800e6b4:	429a      	cmp	r2, r3
 800e6b6:	d903      	bls.n	800e6c0 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800e6b8:	68bb      	ldr	r3, [r7, #8]
 800e6ba:	689a      	ldr	r2, [r3, #8]
 800e6bc:	68bb      	ldr	r3, [r7, #8]
 800e6be:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800e6c0:	693b      	ldr	r3, [r7, #16]
 800e6c2:	015a      	lsls	r2, r3, #5
 800e6c4:	697b      	ldr	r3, [r7, #20]
 800e6c6:	4413      	add	r3, r2
 800e6c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e6cc:	691b      	ldr	r3, [r3, #16]
 800e6ce:	693a      	ldr	r2, [r7, #16]
 800e6d0:	0151      	lsls	r1, r2, #5
 800e6d2:	697a      	ldr	r2, [r7, #20]
 800e6d4:	440a      	add	r2, r1
 800e6d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e6da:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800e6de:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800e6e0:	693b      	ldr	r3, [r7, #16]
 800e6e2:	015a      	lsls	r2, r3, #5
 800e6e4:	697b      	ldr	r3, [r7, #20]
 800e6e6:	4413      	add	r3, r2
 800e6e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e6ec:	691a      	ldr	r2, [r3, #16]
 800e6ee:	68bb      	ldr	r3, [r7, #8]
 800e6f0:	695b      	ldr	r3, [r3, #20]
 800e6f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e6f6:	6939      	ldr	r1, [r7, #16]
 800e6f8:	0148      	lsls	r0, r1, #5
 800e6fa:	6979      	ldr	r1, [r7, #20]
 800e6fc:	4401      	add	r1, r0
 800e6fe:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800e702:	4313      	orrs	r3, r2
 800e704:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800e706:	79fb      	ldrb	r3, [r7, #7]
 800e708:	2b01      	cmp	r3, #1
 800e70a:	d11e      	bne.n	800e74a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800e70c:	68bb      	ldr	r3, [r7, #8]
 800e70e:	691b      	ldr	r3, [r3, #16]
 800e710:	2b00      	cmp	r3, #0
 800e712:	d009      	beq.n	800e728 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800e714:	693b      	ldr	r3, [r7, #16]
 800e716:	015a      	lsls	r2, r3, #5
 800e718:	697b      	ldr	r3, [r7, #20]
 800e71a:	4413      	add	r3, r2
 800e71c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e720:	461a      	mov	r2, r3
 800e722:	68bb      	ldr	r3, [r7, #8]
 800e724:	691b      	ldr	r3, [r3, #16]
 800e726:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e728:	693b      	ldr	r3, [r7, #16]
 800e72a:	015a      	lsls	r2, r3, #5
 800e72c:	697b      	ldr	r3, [r7, #20]
 800e72e:	4413      	add	r3, r2
 800e730:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e734:	681b      	ldr	r3, [r3, #0]
 800e736:	693a      	ldr	r2, [r7, #16]
 800e738:	0151      	lsls	r1, r2, #5
 800e73a:	697a      	ldr	r2, [r7, #20]
 800e73c:	440a      	add	r2, r1
 800e73e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e742:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800e746:	6013      	str	r3, [r2, #0]
 800e748:	e092      	b.n	800e870 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e74a:	693b      	ldr	r3, [r7, #16]
 800e74c:	015a      	lsls	r2, r3, #5
 800e74e:	697b      	ldr	r3, [r7, #20]
 800e750:	4413      	add	r3, r2
 800e752:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e756:	681b      	ldr	r3, [r3, #0]
 800e758:	693a      	ldr	r2, [r7, #16]
 800e75a:	0151      	lsls	r1, r2, #5
 800e75c:	697a      	ldr	r2, [r7, #20]
 800e75e:	440a      	add	r2, r1
 800e760:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e764:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800e768:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800e76a:	68bb      	ldr	r3, [r7, #8]
 800e76c:	695b      	ldr	r3, [r3, #20]
 800e76e:	2b00      	cmp	r3, #0
 800e770:	d07e      	beq.n	800e870 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800e772:	697b      	ldr	r3, [r7, #20]
 800e774:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e778:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e77a:	68bb      	ldr	r3, [r7, #8]
 800e77c:	781b      	ldrb	r3, [r3, #0]
 800e77e:	f003 030f 	and.w	r3, r3, #15
 800e782:	2101      	movs	r1, #1
 800e784:	fa01 f303 	lsl.w	r3, r1, r3
 800e788:	6979      	ldr	r1, [r7, #20]
 800e78a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e78e:	4313      	orrs	r3, r2
 800e790:	634b      	str	r3, [r1, #52]	; 0x34
 800e792:	e06d      	b.n	800e870 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800e794:	693b      	ldr	r3, [r7, #16]
 800e796:	015a      	lsls	r2, r3, #5
 800e798:	697b      	ldr	r3, [r7, #20]
 800e79a:	4413      	add	r3, r2
 800e79c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e7a0:	691b      	ldr	r3, [r3, #16]
 800e7a2:	693a      	ldr	r2, [r7, #16]
 800e7a4:	0151      	lsls	r1, r2, #5
 800e7a6:	697a      	ldr	r2, [r7, #20]
 800e7a8:	440a      	add	r2, r1
 800e7aa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e7ae:	0cdb      	lsrs	r3, r3, #19
 800e7b0:	04db      	lsls	r3, r3, #19
 800e7b2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800e7b4:	693b      	ldr	r3, [r7, #16]
 800e7b6:	015a      	lsls	r2, r3, #5
 800e7b8:	697b      	ldr	r3, [r7, #20]
 800e7ba:	4413      	add	r3, r2
 800e7bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e7c0:	691b      	ldr	r3, [r3, #16]
 800e7c2:	693a      	ldr	r2, [r7, #16]
 800e7c4:	0151      	lsls	r1, r2, #5
 800e7c6:	697a      	ldr	r2, [r7, #20]
 800e7c8:	440a      	add	r2, r1
 800e7ca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e7ce:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800e7d2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800e7d6:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800e7d8:	68bb      	ldr	r3, [r7, #8]
 800e7da:	695b      	ldr	r3, [r3, #20]
 800e7dc:	2b00      	cmp	r3, #0
 800e7de:	d003      	beq.n	800e7e8 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800e7e0:	68bb      	ldr	r3, [r7, #8]
 800e7e2:	689a      	ldr	r2, [r3, #8]
 800e7e4:	68bb      	ldr	r3, [r7, #8]
 800e7e6:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800e7e8:	693b      	ldr	r3, [r7, #16]
 800e7ea:	015a      	lsls	r2, r3, #5
 800e7ec:	697b      	ldr	r3, [r7, #20]
 800e7ee:	4413      	add	r3, r2
 800e7f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e7f4:	691b      	ldr	r3, [r3, #16]
 800e7f6:	693a      	ldr	r2, [r7, #16]
 800e7f8:	0151      	lsls	r1, r2, #5
 800e7fa:	697a      	ldr	r2, [r7, #20]
 800e7fc:	440a      	add	r2, r1
 800e7fe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e802:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800e806:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800e808:	693b      	ldr	r3, [r7, #16]
 800e80a:	015a      	lsls	r2, r3, #5
 800e80c:	697b      	ldr	r3, [r7, #20]
 800e80e:	4413      	add	r3, r2
 800e810:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e814:	691a      	ldr	r2, [r3, #16]
 800e816:	68bb      	ldr	r3, [r7, #8]
 800e818:	689b      	ldr	r3, [r3, #8]
 800e81a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e81e:	6939      	ldr	r1, [r7, #16]
 800e820:	0148      	lsls	r0, r1, #5
 800e822:	6979      	ldr	r1, [r7, #20]
 800e824:	4401      	add	r1, r0
 800e826:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800e82a:	4313      	orrs	r3, r2
 800e82c:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800e82e:	79fb      	ldrb	r3, [r7, #7]
 800e830:	2b01      	cmp	r3, #1
 800e832:	d10d      	bne.n	800e850 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800e834:	68bb      	ldr	r3, [r7, #8]
 800e836:	68db      	ldr	r3, [r3, #12]
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d009      	beq.n	800e850 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800e83c:	68bb      	ldr	r3, [r7, #8]
 800e83e:	68d9      	ldr	r1, [r3, #12]
 800e840:	693b      	ldr	r3, [r7, #16]
 800e842:	015a      	lsls	r2, r3, #5
 800e844:	697b      	ldr	r3, [r7, #20]
 800e846:	4413      	add	r3, r2
 800e848:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e84c:	460a      	mov	r2, r1
 800e84e:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800e850:	693b      	ldr	r3, [r7, #16]
 800e852:	015a      	lsls	r2, r3, #5
 800e854:	697b      	ldr	r3, [r7, #20]
 800e856:	4413      	add	r3, r2
 800e858:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e85c:	681b      	ldr	r3, [r3, #0]
 800e85e:	693a      	ldr	r2, [r7, #16]
 800e860:	0151      	lsls	r1, r2, #5
 800e862:	697a      	ldr	r2, [r7, #20]
 800e864:	440a      	add	r2, r1
 800e866:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e86a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800e86e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800e870:	2300      	movs	r3, #0
}
 800e872:	4618      	mov	r0, r3
 800e874:	371c      	adds	r7, #28
 800e876:	46bd      	mov	sp, r7
 800e878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e87c:	4770      	bx	lr

0800e87e <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800e87e:	b480      	push	{r7}
 800e880:	b089      	sub	sp, #36	; 0x24
 800e882:	af00      	add	r7, sp, #0
 800e884:	60f8      	str	r0, [r7, #12]
 800e886:	60b9      	str	r1, [r7, #8]
 800e888:	4611      	mov	r1, r2
 800e88a:	461a      	mov	r2, r3
 800e88c:	460b      	mov	r3, r1
 800e88e:	71fb      	strb	r3, [r7, #7]
 800e890:	4613      	mov	r3, r2
 800e892:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e894:	68fb      	ldr	r3, [r7, #12]
 800e896:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800e898:	68bb      	ldr	r3, [r7, #8]
 800e89a:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800e89c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800e8a0:	2b00      	cmp	r3, #0
 800e8a2:	d11a      	bne.n	800e8da <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800e8a4:	88bb      	ldrh	r3, [r7, #4]
 800e8a6:	3303      	adds	r3, #3
 800e8a8:	089b      	lsrs	r3, r3, #2
 800e8aa:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800e8ac:	2300      	movs	r3, #0
 800e8ae:	61bb      	str	r3, [r7, #24]
 800e8b0:	e00f      	b.n	800e8d2 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800e8b2:	79fb      	ldrb	r3, [r7, #7]
 800e8b4:	031a      	lsls	r2, r3, #12
 800e8b6:	697b      	ldr	r3, [r7, #20]
 800e8b8:	4413      	add	r3, r2
 800e8ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e8be:	461a      	mov	r2, r3
 800e8c0:	69fb      	ldr	r3, [r7, #28]
 800e8c2:	681b      	ldr	r3, [r3, #0]
 800e8c4:	6013      	str	r3, [r2, #0]
      pSrc++;
 800e8c6:	69fb      	ldr	r3, [r7, #28]
 800e8c8:	3304      	adds	r3, #4
 800e8ca:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800e8cc:	69bb      	ldr	r3, [r7, #24]
 800e8ce:	3301      	adds	r3, #1
 800e8d0:	61bb      	str	r3, [r7, #24]
 800e8d2:	69ba      	ldr	r2, [r7, #24]
 800e8d4:	693b      	ldr	r3, [r7, #16]
 800e8d6:	429a      	cmp	r2, r3
 800e8d8:	d3eb      	bcc.n	800e8b2 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800e8da:	2300      	movs	r3, #0
}
 800e8dc:	4618      	mov	r0, r3
 800e8de:	3724      	adds	r7, #36	; 0x24
 800e8e0:	46bd      	mov	sp, r7
 800e8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8e6:	4770      	bx	lr

0800e8e8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800e8e8:	b480      	push	{r7}
 800e8ea:	b089      	sub	sp, #36	; 0x24
 800e8ec:	af00      	add	r7, sp, #0
 800e8ee:	60f8      	str	r0, [r7, #12]
 800e8f0:	60b9      	str	r1, [r7, #8]
 800e8f2:	4613      	mov	r3, r2
 800e8f4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e8f6:	68fb      	ldr	r3, [r7, #12]
 800e8f8:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800e8fa:	68bb      	ldr	r3, [r7, #8]
 800e8fc:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800e8fe:	88fb      	ldrh	r3, [r7, #6]
 800e900:	3303      	adds	r3, #3
 800e902:	089b      	lsrs	r3, r3, #2
 800e904:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800e906:	2300      	movs	r3, #0
 800e908:	61bb      	str	r3, [r7, #24]
 800e90a:	e00b      	b.n	800e924 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800e90c:	697b      	ldr	r3, [r7, #20]
 800e90e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e912:	681a      	ldr	r2, [r3, #0]
 800e914:	69fb      	ldr	r3, [r7, #28]
 800e916:	601a      	str	r2, [r3, #0]
    pDest++;
 800e918:	69fb      	ldr	r3, [r7, #28]
 800e91a:	3304      	adds	r3, #4
 800e91c:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800e91e:	69bb      	ldr	r3, [r7, #24]
 800e920:	3301      	adds	r3, #1
 800e922:	61bb      	str	r3, [r7, #24]
 800e924:	69ba      	ldr	r2, [r7, #24]
 800e926:	693b      	ldr	r3, [r7, #16]
 800e928:	429a      	cmp	r2, r3
 800e92a:	d3ef      	bcc.n	800e90c <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800e92c:	69fb      	ldr	r3, [r7, #28]
}
 800e92e:	4618      	mov	r0, r3
 800e930:	3724      	adds	r7, #36	; 0x24
 800e932:	46bd      	mov	sp, r7
 800e934:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e938:	4770      	bx	lr

0800e93a <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800e93a:	b480      	push	{r7}
 800e93c:	b085      	sub	sp, #20
 800e93e:	af00      	add	r7, sp, #0
 800e940:	6078      	str	r0, [r7, #4]
 800e942:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800e948:	683b      	ldr	r3, [r7, #0]
 800e94a:	781b      	ldrb	r3, [r3, #0]
 800e94c:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800e94e:	683b      	ldr	r3, [r7, #0]
 800e950:	785b      	ldrb	r3, [r3, #1]
 800e952:	2b01      	cmp	r3, #1
 800e954:	d12c      	bne.n	800e9b0 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800e956:	68bb      	ldr	r3, [r7, #8]
 800e958:	015a      	lsls	r2, r3, #5
 800e95a:	68fb      	ldr	r3, [r7, #12]
 800e95c:	4413      	add	r3, r2
 800e95e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e962:	681b      	ldr	r3, [r3, #0]
 800e964:	2b00      	cmp	r3, #0
 800e966:	db12      	blt.n	800e98e <USB_EPSetStall+0x54>
 800e968:	68bb      	ldr	r3, [r7, #8]
 800e96a:	2b00      	cmp	r3, #0
 800e96c:	d00f      	beq.n	800e98e <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800e96e:	68bb      	ldr	r3, [r7, #8]
 800e970:	015a      	lsls	r2, r3, #5
 800e972:	68fb      	ldr	r3, [r7, #12]
 800e974:	4413      	add	r3, r2
 800e976:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e97a:	681b      	ldr	r3, [r3, #0]
 800e97c:	68ba      	ldr	r2, [r7, #8]
 800e97e:	0151      	lsls	r1, r2, #5
 800e980:	68fa      	ldr	r2, [r7, #12]
 800e982:	440a      	add	r2, r1
 800e984:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e988:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800e98c:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800e98e:	68bb      	ldr	r3, [r7, #8]
 800e990:	015a      	lsls	r2, r3, #5
 800e992:	68fb      	ldr	r3, [r7, #12]
 800e994:	4413      	add	r3, r2
 800e996:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e99a:	681b      	ldr	r3, [r3, #0]
 800e99c:	68ba      	ldr	r2, [r7, #8]
 800e99e:	0151      	lsls	r1, r2, #5
 800e9a0:	68fa      	ldr	r2, [r7, #12]
 800e9a2:	440a      	add	r2, r1
 800e9a4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e9a8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800e9ac:	6013      	str	r3, [r2, #0]
 800e9ae:	e02b      	b.n	800ea08 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800e9b0:	68bb      	ldr	r3, [r7, #8]
 800e9b2:	015a      	lsls	r2, r3, #5
 800e9b4:	68fb      	ldr	r3, [r7, #12]
 800e9b6:	4413      	add	r3, r2
 800e9b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e9bc:	681b      	ldr	r3, [r3, #0]
 800e9be:	2b00      	cmp	r3, #0
 800e9c0:	db12      	blt.n	800e9e8 <USB_EPSetStall+0xae>
 800e9c2:	68bb      	ldr	r3, [r7, #8]
 800e9c4:	2b00      	cmp	r3, #0
 800e9c6:	d00f      	beq.n	800e9e8 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800e9c8:	68bb      	ldr	r3, [r7, #8]
 800e9ca:	015a      	lsls	r2, r3, #5
 800e9cc:	68fb      	ldr	r3, [r7, #12]
 800e9ce:	4413      	add	r3, r2
 800e9d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e9d4:	681b      	ldr	r3, [r3, #0]
 800e9d6:	68ba      	ldr	r2, [r7, #8]
 800e9d8:	0151      	lsls	r1, r2, #5
 800e9da:	68fa      	ldr	r2, [r7, #12]
 800e9dc:	440a      	add	r2, r1
 800e9de:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e9e2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800e9e6:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800e9e8:	68bb      	ldr	r3, [r7, #8]
 800e9ea:	015a      	lsls	r2, r3, #5
 800e9ec:	68fb      	ldr	r3, [r7, #12]
 800e9ee:	4413      	add	r3, r2
 800e9f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e9f4:	681b      	ldr	r3, [r3, #0]
 800e9f6:	68ba      	ldr	r2, [r7, #8]
 800e9f8:	0151      	lsls	r1, r2, #5
 800e9fa:	68fa      	ldr	r2, [r7, #12]
 800e9fc:	440a      	add	r2, r1
 800e9fe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ea02:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ea06:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ea08:	2300      	movs	r3, #0
}
 800ea0a:	4618      	mov	r0, r3
 800ea0c:	3714      	adds	r7, #20
 800ea0e:	46bd      	mov	sp, r7
 800ea10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea14:	4770      	bx	lr

0800ea16 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ea16:	b480      	push	{r7}
 800ea18:	b085      	sub	sp, #20
 800ea1a:	af00      	add	r7, sp, #0
 800ea1c:	6078      	str	r0, [r7, #4]
 800ea1e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ea20:	687b      	ldr	r3, [r7, #4]
 800ea22:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ea24:	683b      	ldr	r3, [r7, #0]
 800ea26:	781b      	ldrb	r3, [r3, #0]
 800ea28:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ea2a:	683b      	ldr	r3, [r7, #0]
 800ea2c:	785b      	ldrb	r3, [r3, #1]
 800ea2e:	2b01      	cmp	r3, #1
 800ea30:	d128      	bne.n	800ea84 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800ea32:	68bb      	ldr	r3, [r7, #8]
 800ea34:	015a      	lsls	r2, r3, #5
 800ea36:	68fb      	ldr	r3, [r7, #12]
 800ea38:	4413      	add	r3, r2
 800ea3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ea3e:	681b      	ldr	r3, [r3, #0]
 800ea40:	68ba      	ldr	r2, [r7, #8]
 800ea42:	0151      	lsls	r1, r2, #5
 800ea44:	68fa      	ldr	r2, [r7, #12]
 800ea46:	440a      	add	r2, r1
 800ea48:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ea4c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800ea50:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ea52:	683b      	ldr	r3, [r7, #0]
 800ea54:	78db      	ldrb	r3, [r3, #3]
 800ea56:	2b03      	cmp	r3, #3
 800ea58:	d003      	beq.n	800ea62 <USB_EPClearStall+0x4c>
 800ea5a:	683b      	ldr	r3, [r7, #0]
 800ea5c:	78db      	ldrb	r3, [r3, #3]
 800ea5e:	2b02      	cmp	r3, #2
 800ea60:	d138      	bne.n	800ead4 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ea62:	68bb      	ldr	r3, [r7, #8]
 800ea64:	015a      	lsls	r2, r3, #5
 800ea66:	68fb      	ldr	r3, [r7, #12]
 800ea68:	4413      	add	r3, r2
 800ea6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ea6e:	681b      	ldr	r3, [r3, #0]
 800ea70:	68ba      	ldr	r2, [r7, #8]
 800ea72:	0151      	lsls	r1, r2, #5
 800ea74:	68fa      	ldr	r2, [r7, #12]
 800ea76:	440a      	add	r2, r1
 800ea78:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ea7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ea80:	6013      	str	r3, [r2, #0]
 800ea82:	e027      	b.n	800ead4 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800ea84:	68bb      	ldr	r3, [r7, #8]
 800ea86:	015a      	lsls	r2, r3, #5
 800ea88:	68fb      	ldr	r3, [r7, #12]
 800ea8a:	4413      	add	r3, r2
 800ea8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ea90:	681b      	ldr	r3, [r3, #0]
 800ea92:	68ba      	ldr	r2, [r7, #8]
 800ea94:	0151      	lsls	r1, r2, #5
 800ea96:	68fa      	ldr	r2, [r7, #12]
 800ea98:	440a      	add	r2, r1
 800ea9a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ea9e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800eaa2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800eaa4:	683b      	ldr	r3, [r7, #0]
 800eaa6:	78db      	ldrb	r3, [r3, #3]
 800eaa8:	2b03      	cmp	r3, #3
 800eaaa:	d003      	beq.n	800eab4 <USB_EPClearStall+0x9e>
 800eaac:	683b      	ldr	r3, [r7, #0]
 800eaae:	78db      	ldrb	r3, [r3, #3]
 800eab0:	2b02      	cmp	r3, #2
 800eab2:	d10f      	bne.n	800ead4 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800eab4:	68bb      	ldr	r3, [r7, #8]
 800eab6:	015a      	lsls	r2, r3, #5
 800eab8:	68fb      	ldr	r3, [r7, #12]
 800eaba:	4413      	add	r3, r2
 800eabc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eac0:	681b      	ldr	r3, [r3, #0]
 800eac2:	68ba      	ldr	r2, [r7, #8]
 800eac4:	0151      	lsls	r1, r2, #5
 800eac6:	68fa      	ldr	r2, [r7, #12]
 800eac8:	440a      	add	r2, r1
 800eaca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800eace:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ead2:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800ead4:	2300      	movs	r3, #0
}
 800ead6:	4618      	mov	r0, r3
 800ead8:	3714      	adds	r7, #20
 800eada:	46bd      	mov	sp, r7
 800eadc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eae0:	4770      	bx	lr

0800eae2 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800eae2:	b480      	push	{r7}
 800eae4:	b085      	sub	sp, #20
 800eae6:	af00      	add	r7, sp, #0
 800eae8:	6078      	str	r0, [r7, #4]
 800eaea:	460b      	mov	r3, r1
 800eaec:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800eaf2:	68fb      	ldr	r3, [r7, #12]
 800eaf4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800eaf8:	681b      	ldr	r3, [r3, #0]
 800eafa:	68fa      	ldr	r2, [r7, #12]
 800eafc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800eb00:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800eb04:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800eb06:	68fb      	ldr	r3, [r7, #12]
 800eb08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800eb0c:	681a      	ldr	r2, [r3, #0]
 800eb0e:	78fb      	ldrb	r3, [r7, #3]
 800eb10:	011b      	lsls	r3, r3, #4
 800eb12:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800eb16:	68f9      	ldr	r1, [r7, #12]
 800eb18:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800eb1c:	4313      	orrs	r3, r2
 800eb1e:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800eb20:	2300      	movs	r3, #0
}
 800eb22:	4618      	mov	r0, r3
 800eb24:	3714      	adds	r7, #20
 800eb26:	46bd      	mov	sp, r7
 800eb28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb2c:	4770      	bx	lr

0800eb2e <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800eb2e:	b480      	push	{r7}
 800eb30:	b085      	sub	sp, #20
 800eb32:	af00      	add	r7, sp, #0
 800eb34:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800eb3a:	68fb      	ldr	r3, [r7, #12]
 800eb3c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800eb40:	681b      	ldr	r3, [r3, #0]
 800eb42:	68fa      	ldr	r2, [r7, #12]
 800eb44:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800eb48:	f023 0303 	bic.w	r3, r3, #3
 800eb4c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800eb4e:	68fb      	ldr	r3, [r7, #12]
 800eb50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800eb54:	685b      	ldr	r3, [r3, #4]
 800eb56:	68fa      	ldr	r2, [r7, #12]
 800eb58:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800eb5c:	f023 0302 	bic.w	r3, r3, #2
 800eb60:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800eb62:	2300      	movs	r3, #0
}
 800eb64:	4618      	mov	r0, r3
 800eb66:	3714      	adds	r7, #20
 800eb68:	46bd      	mov	sp, r7
 800eb6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb6e:	4770      	bx	lr

0800eb70 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800eb70:	b480      	push	{r7}
 800eb72:	b085      	sub	sp, #20
 800eb74:	af00      	add	r7, sp, #0
 800eb76:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800eb7c:	68fb      	ldr	r3, [r7, #12]
 800eb7e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800eb82:	681b      	ldr	r3, [r3, #0]
 800eb84:	68fa      	ldr	r2, [r7, #12]
 800eb86:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800eb8a:	f023 0303 	bic.w	r3, r3, #3
 800eb8e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800eb96:	685b      	ldr	r3, [r3, #4]
 800eb98:	68fa      	ldr	r2, [r7, #12]
 800eb9a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800eb9e:	f043 0302 	orr.w	r3, r3, #2
 800eba2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800eba4:	2300      	movs	r3, #0
}
 800eba6:	4618      	mov	r0, r3
 800eba8:	3714      	adds	r7, #20
 800ebaa:	46bd      	mov	sp, r7
 800ebac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebb0:	4770      	bx	lr

0800ebb2 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800ebb2:	b480      	push	{r7}
 800ebb4:	b085      	sub	sp, #20
 800ebb6:	af00      	add	r7, sp, #0
 800ebb8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800ebba:	687b      	ldr	r3, [r7, #4]
 800ebbc:	695b      	ldr	r3, [r3, #20]
 800ebbe:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	699b      	ldr	r3, [r3, #24]
 800ebc4:	68fa      	ldr	r2, [r7, #12]
 800ebc6:	4013      	ands	r3, r2
 800ebc8:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800ebca:	68fb      	ldr	r3, [r7, #12]
}
 800ebcc:	4618      	mov	r0, r3
 800ebce:	3714      	adds	r7, #20
 800ebd0:	46bd      	mov	sp, r7
 800ebd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebd6:	4770      	bx	lr

0800ebd8 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800ebd8:	b480      	push	{r7}
 800ebda:	b085      	sub	sp, #20
 800ebdc:	af00      	add	r7, sp, #0
 800ebde:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ebe0:	687b      	ldr	r3, [r7, #4]
 800ebe2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800ebe4:	68fb      	ldr	r3, [r7, #12]
 800ebe6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ebea:	699b      	ldr	r3, [r3, #24]
 800ebec:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800ebee:	68fb      	ldr	r3, [r7, #12]
 800ebf0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ebf4:	69db      	ldr	r3, [r3, #28]
 800ebf6:	68ba      	ldr	r2, [r7, #8]
 800ebf8:	4013      	ands	r3, r2
 800ebfa:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800ebfc:	68bb      	ldr	r3, [r7, #8]
 800ebfe:	0c1b      	lsrs	r3, r3, #16
}
 800ec00:	4618      	mov	r0, r3
 800ec02:	3714      	adds	r7, #20
 800ec04:	46bd      	mov	sp, r7
 800ec06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec0a:	4770      	bx	lr

0800ec0c <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800ec0c:	b480      	push	{r7}
 800ec0e:	b085      	sub	sp, #20
 800ec10:	af00      	add	r7, sp, #0
 800ec12:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800ec18:	68fb      	ldr	r3, [r7, #12]
 800ec1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ec1e:	699b      	ldr	r3, [r3, #24]
 800ec20:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800ec22:	68fb      	ldr	r3, [r7, #12]
 800ec24:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ec28:	69db      	ldr	r3, [r3, #28]
 800ec2a:	68ba      	ldr	r2, [r7, #8]
 800ec2c:	4013      	ands	r3, r2
 800ec2e:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800ec30:	68bb      	ldr	r3, [r7, #8]
 800ec32:	b29b      	uxth	r3, r3
}
 800ec34:	4618      	mov	r0, r3
 800ec36:	3714      	adds	r7, #20
 800ec38:	46bd      	mov	sp, r7
 800ec3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec3e:	4770      	bx	lr

0800ec40 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800ec40:	b480      	push	{r7}
 800ec42:	b085      	sub	sp, #20
 800ec44:	af00      	add	r7, sp, #0
 800ec46:	6078      	str	r0, [r7, #4]
 800ec48:	460b      	mov	r3, r1
 800ec4a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800ec50:	78fb      	ldrb	r3, [r7, #3]
 800ec52:	015a      	lsls	r2, r3, #5
 800ec54:	68fb      	ldr	r3, [r7, #12]
 800ec56:	4413      	add	r3, r2
 800ec58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ec5c:	689b      	ldr	r3, [r3, #8]
 800ec5e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800ec60:	68fb      	ldr	r3, [r7, #12]
 800ec62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ec66:	695b      	ldr	r3, [r3, #20]
 800ec68:	68ba      	ldr	r2, [r7, #8]
 800ec6a:	4013      	ands	r3, r2
 800ec6c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800ec6e:	68bb      	ldr	r3, [r7, #8]
}
 800ec70:	4618      	mov	r0, r3
 800ec72:	3714      	adds	r7, #20
 800ec74:	46bd      	mov	sp, r7
 800ec76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec7a:	4770      	bx	lr

0800ec7c <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800ec7c:	b480      	push	{r7}
 800ec7e:	b087      	sub	sp, #28
 800ec80:	af00      	add	r7, sp, #0
 800ec82:	6078      	str	r0, [r7, #4]
 800ec84:	460b      	mov	r3, r1
 800ec86:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800ec8c:	697b      	ldr	r3, [r7, #20]
 800ec8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ec92:	691b      	ldr	r3, [r3, #16]
 800ec94:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800ec96:	697b      	ldr	r3, [r7, #20]
 800ec98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ec9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ec9e:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800eca0:	78fb      	ldrb	r3, [r7, #3]
 800eca2:	f003 030f 	and.w	r3, r3, #15
 800eca6:	68fa      	ldr	r2, [r7, #12]
 800eca8:	fa22 f303 	lsr.w	r3, r2, r3
 800ecac:	01db      	lsls	r3, r3, #7
 800ecae:	b2db      	uxtb	r3, r3
 800ecb0:	693a      	ldr	r2, [r7, #16]
 800ecb2:	4313      	orrs	r3, r2
 800ecb4:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800ecb6:	78fb      	ldrb	r3, [r7, #3]
 800ecb8:	015a      	lsls	r2, r3, #5
 800ecba:	697b      	ldr	r3, [r7, #20]
 800ecbc:	4413      	add	r3, r2
 800ecbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ecc2:	689b      	ldr	r3, [r3, #8]
 800ecc4:	693a      	ldr	r2, [r7, #16]
 800ecc6:	4013      	ands	r3, r2
 800ecc8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800ecca:	68bb      	ldr	r3, [r7, #8]
}
 800eccc:	4618      	mov	r0, r3
 800ecce:	371c      	adds	r7, #28
 800ecd0:	46bd      	mov	sp, r7
 800ecd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecd6:	4770      	bx	lr

0800ecd8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800ecd8:	b480      	push	{r7}
 800ecda:	b083      	sub	sp, #12
 800ecdc:	af00      	add	r7, sp, #0
 800ecde:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	695b      	ldr	r3, [r3, #20]
 800ece4:	f003 0301 	and.w	r3, r3, #1
}
 800ece8:	4618      	mov	r0, r3
 800ecea:	370c      	adds	r7, #12
 800ecec:	46bd      	mov	sp, r7
 800ecee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecf2:	4770      	bx	lr

0800ecf4 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800ecf4:	b480      	push	{r7}
 800ecf6:	b085      	sub	sp, #20
 800ecf8:	af00      	add	r7, sp, #0
 800ecfa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800ed00:	68fb      	ldr	r3, [r7, #12]
 800ed02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ed06:	681b      	ldr	r3, [r3, #0]
 800ed08:	68fa      	ldr	r2, [r7, #12]
 800ed0a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ed0e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800ed12:	f023 0307 	bic.w	r3, r3, #7
 800ed16:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800ed18:	68fb      	ldr	r3, [r7, #12]
 800ed1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ed1e:	685b      	ldr	r3, [r3, #4]
 800ed20:	68fa      	ldr	r2, [r7, #12]
 800ed22:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ed26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ed2a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ed2c:	2300      	movs	r3, #0
}
 800ed2e:	4618      	mov	r0, r3
 800ed30:	3714      	adds	r7, #20
 800ed32:	46bd      	mov	sp, r7
 800ed34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed38:	4770      	bx	lr
	...

0800ed3c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800ed3c:	b480      	push	{r7}
 800ed3e:	b087      	sub	sp, #28
 800ed40:	af00      	add	r7, sp, #0
 800ed42:	60f8      	str	r0, [r7, #12]
 800ed44:	460b      	mov	r3, r1
 800ed46:	607a      	str	r2, [r7, #4]
 800ed48:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ed4a:	68fb      	ldr	r3, [r7, #12]
 800ed4c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800ed4e:	68fb      	ldr	r3, [r7, #12]
 800ed50:	333c      	adds	r3, #60	; 0x3c
 800ed52:	3304      	adds	r3, #4
 800ed54:	681b      	ldr	r3, [r3, #0]
 800ed56:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800ed58:	693b      	ldr	r3, [r7, #16]
 800ed5a:	4a26      	ldr	r2, [pc, #152]	; (800edf4 <USB_EP0_OutStart+0xb8>)
 800ed5c:	4293      	cmp	r3, r2
 800ed5e:	d90a      	bls.n	800ed76 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ed60:	697b      	ldr	r3, [r7, #20]
 800ed62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ed66:	681b      	ldr	r3, [r3, #0]
 800ed68:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ed6c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ed70:	d101      	bne.n	800ed76 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800ed72:	2300      	movs	r3, #0
 800ed74:	e037      	b.n	800ede6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800ed76:	697b      	ldr	r3, [r7, #20]
 800ed78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ed7c:	461a      	mov	r2, r3
 800ed7e:	2300      	movs	r3, #0
 800ed80:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ed82:	697b      	ldr	r3, [r7, #20]
 800ed84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ed88:	691b      	ldr	r3, [r3, #16]
 800ed8a:	697a      	ldr	r2, [r7, #20]
 800ed8c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ed90:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ed94:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800ed96:	697b      	ldr	r3, [r7, #20]
 800ed98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ed9c:	691b      	ldr	r3, [r3, #16]
 800ed9e:	697a      	ldr	r2, [r7, #20]
 800eda0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800eda4:	f043 0318 	orr.w	r3, r3, #24
 800eda8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800edaa:	697b      	ldr	r3, [r7, #20]
 800edac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800edb0:	691b      	ldr	r3, [r3, #16]
 800edb2:	697a      	ldr	r2, [r7, #20]
 800edb4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800edb8:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800edbc:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800edbe:	7afb      	ldrb	r3, [r7, #11]
 800edc0:	2b01      	cmp	r3, #1
 800edc2:	d10f      	bne.n	800ede4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800edc4:	697b      	ldr	r3, [r7, #20]
 800edc6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800edca:	461a      	mov	r2, r3
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800edd0:	697b      	ldr	r3, [r7, #20]
 800edd2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800edd6:	681b      	ldr	r3, [r3, #0]
 800edd8:	697a      	ldr	r2, [r7, #20]
 800edda:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800edde:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800ede2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ede4:	2300      	movs	r3, #0
}
 800ede6:	4618      	mov	r0, r3
 800ede8:	371c      	adds	r7, #28
 800edea:	46bd      	mov	sp, r7
 800edec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edf0:	4770      	bx	lr
 800edf2:	bf00      	nop
 800edf4:	4f54300a 	.word	0x4f54300a

0800edf8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800edf8:	b480      	push	{r7}
 800edfa:	b085      	sub	sp, #20
 800edfc:	af00      	add	r7, sp, #0
 800edfe:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800ee00:	2300      	movs	r3, #0
 800ee02:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800ee04:	68fb      	ldr	r3, [r7, #12]
 800ee06:	3301      	adds	r3, #1
 800ee08:	60fb      	str	r3, [r7, #12]
 800ee0a:	68fb      	ldr	r3, [r7, #12]
 800ee0c:	4a13      	ldr	r2, [pc, #76]	; (800ee5c <USB_CoreReset+0x64>)
 800ee0e:	4293      	cmp	r3, r2
 800ee10:	d901      	bls.n	800ee16 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800ee12:	2303      	movs	r3, #3
 800ee14:	e01b      	b.n	800ee4e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	691b      	ldr	r3, [r3, #16]
 800ee1a:	2b00      	cmp	r3, #0
 800ee1c:	daf2      	bge.n	800ee04 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800ee1e:	2300      	movs	r3, #0
 800ee20:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	691b      	ldr	r3, [r3, #16]
 800ee26:	f043 0201 	orr.w	r2, r3, #1
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800ee2e:	68fb      	ldr	r3, [r7, #12]
 800ee30:	3301      	adds	r3, #1
 800ee32:	60fb      	str	r3, [r7, #12]
 800ee34:	68fb      	ldr	r3, [r7, #12]
 800ee36:	4a09      	ldr	r2, [pc, #36]	; (800ee5c <USB_CoreReset+0x64>)
 800ee38:	4293      	cmp	r3, r2
 800ee3a:	d901      	bls.n	800ee40 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800ee3c:	2303      	movs	r3, #3
 800ee3e:	e006      	b.n	800ee4e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	691b      	ldr	r3, [r3, #16]
 800ee44:	f003 0301 	and.w	r3, r3, #1
 800ee48:	2b01      	cmp	r3, #1
 800ee4a:	d0f0      	beq.n	800ee2e <USB_CoreReset+0x36>

  return HAL_OK;
 800ee4c:	2300      	movs	r3, #0
}
 800ee4e:	4618      	mov	r0, r3
 800ee50:	3714      	adds	r7, #20
 800ee52:	46bd      	mov	sp, r7
 800ee54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee58:	4770      	bx	lr
 800ee5a:	bf00      	nop
 800ee5c:	00030d40 	.word	0x00030d40

0800ee60 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ee60:	b580      	push	{r7, lr}
 800ee62:	b084      	sub	sp, #16
 800ee64:	af00      	add	r7, sp, #0
 800ee66:	6078      	str	r0, [r7, #4]
 800ee68:	460b      	mov	r3, r1
 800ee6a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800ee6c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800ee70:	f002 fa0c 	bl	801128c <malloc>
 800ee74:	4603      	mov	r3, r0
 800ee76:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800ee78:	68fb      	ldr	r3, [r7, #12]
 800ee7a:	2b00      	cmp	r3, #0
 800ee7c:	d105      	bne.n	800ee8a <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	2200      	movs	r2, #0
 800ee82:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800ee86:	2302      	movs	r3, #2
 800ee88:	e066      	b.n	800ef58 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	68fa      	ldr	r2, [r7, #12]
 800ee8e:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ee92:	687b      	ldr	r3, [r7, #4]
 800ee94:	7c1b      	ldrb	r3, [r3, #16]
 800ee96:	2b00      	cmp	r3, #0
 800ee98:	d119      	bne.n	800eece <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800ee9a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ee9e:	2202      	movs	r2, #2
 800eea0:	2181      	movs	r1, #129	; 0x81
 800eea2:	6878      	ldr	r0, [r7, #4]
 800eea4:	f002 f849 	bl	8010f3a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	2201      	movs	r2, #1
 800eeac:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800eeae:	f44f 7300 	mov.w	r3, #512	; 0x200
 800eeb2:	2202      	movs	r2, #2
 800eeb4:	2101      	movs	r1, #1
 800eeb6:	6878      	ldr	r0, [r7, #4]
 800eeb8:	f002 f83f 	bl	8010f3a <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	2201      	movs	r2, #1
 800eec0:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	2210      	movs	r2, #16
 800eec8:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800eecc:	e016      	b.n	800eefc <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800eece:	2340      	movs	r3, #64	; 0x40
 800eed0:	2202      	movs	r2, #2
 800eed2:	2181      	movs	r1, #129	; 0x81
 800eed4:	6878      	ldr	r0, [r7, #4]
 800eed6:	f002 f830 	bl	8010f3a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	2201      	movs	r2, #1
 800eede:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800eee0:	2340      	movs	r3, #64	; 0x40
 800eee2:	2202      	movs	r2, #2
 800eee4:	2101      	movs	r1, #1
 800eee6:	6878      	ldr	r0, [r7, #4]
 800eee8:	f002 f827 	bl	8010f3a <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	2201      	movs	r2, #1
 800eef0:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	2210      	movs	r2, #16
 800eef8:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800eefc:	2308      	movs	r3, #8
 800eefe:	2203      	movs	r2, #3
 800ef00:	2182      	movs	r1, #130	; 0x82
 800ef02:	6878      	ldr	r0, [r7, #4]
 800ef04:	f002 f819 	bl	8010f3a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	2201      	movs	r2, #1
 800ef0c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800ef10:	687b      	ldr	r3, [r7, #4]
 800ef12:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ef16:	681b      	ldr	r3, [r3, #0]
 800ef18:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800ef1a:	68fb      	ldr	r3, [r7, #12]
 800ef1c:	2200      	movs	r2, #0
 800ef1e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800ef22:	68fb      	ldr	r3, [r7, #12]
 800ef24:	2200      	movs	r2, #0
 800ef26:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	7c1b      	ldrb	r3, [r3, #16]
 800ef2e:	2b00      	cmp	r3, #0
 800ef30:	d109      	bne.n	800ef46 <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ef32:	68fb      	ldr	r3, [r7, #12]
 800ef34:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ef38:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ef3c:	2101      	movs	r1, #1
 800ef3e:	6878      	ldr	r0, [r7, #4]
 800ef40:	f002 f8ea 	bl	8011118 <USBD_LL_PrepareReceive>
 800ef44:	e007      	b.n	800ef56 <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ef46:	68fb      	ldr	r3, [r7, #12]
 800ef48:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ef4c:	2340      	movs	r3, #64	; 0x40
 800ef4e:	2101      	movs	r1, #1
 800ef50:	6878      	ldr	r0, [r7, #4]
 800ef52:	f002 f8e1 	bl	8011118 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ef56:	2300      	movs	r3, #0
}
 800ef58:	4618      	mov	r0, r3
 800ef5a:	3710      	adds	r7, #16
 800ef5c:	46bd      	mov	sp, r7
 800ef5e:	bd80      	pop	{r7, pc}

0800ef60 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ef60:	b580      	push	{r7, lr}
 800ef62:	b084      	sub	sp, #16
 800ef64:	af00      	add	r7, sp, #0
 800ef66:	6078      	str	r0, [r7, #4]
 800ef68:	460b      	mov	r3, r1
 800ef6a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 800ef6c:	2300      	movs	r3, #0
 800ef6e:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800ef70:	2181      	movs	r1, #129	; 0x81
 800ef72:	6878      	ldr	r0, [r7, #4]
 800ef74:	f002 f807 	bl	8010f86 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800ef78:	687b      	ldr	r3, [r7, #4]
 800ef7a:	2200      	movs	r2, #0
 800ef7c:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800ef7e:	2101      	movs	r1, #1
 800ef80:	6878      	ldr	r0, [r7, #4]
 800ef82:	f002 f800 	bl	8010f86 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	2200      	movs	r2, #0
 800ef8a:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800ef8e:	2182      	movs	r1, #130	; 0x82
 800ef90:	6878      	ldr	r0, [r7, #4]
 800ef92:	f001 fff8 	bl	8010f86 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	2200      	movs	r2, #0
 800ef9a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800ef9e:	687b      	ldr	r3, [r7, #4]
 800efa0:	2200      	movs	r2, #0
 800efa2:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800efac:	2b00      	cmp	r3, #0
 800efae:	d00e      	beq.n	800efce <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800efb6:	685b      	ldr	r3, [r3, #4]
 800efb8:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800efba:	687b      	ldr	r3, [r7, #4]
 800efbc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800efc0:	4618      	mov	r0, r3
 800efc2:	f002 f96b 	bl	801129c <free>
    pdev->pClassData = NULL;
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	2200      	movs	r2, #0
 800efca:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 800efce:	7bfb      	ldrb	r3, [r7, #15]
}
 800efd0:	4618      	mov	r0, r3
 800efd2:	3710      	adds	r7, #16
 800efd4:	46bd      	mov	sp, r7
 800efd6:	bd80      	pop	{r7, pc}

0800efd8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800efd8:	b580      	push	{r7, lr}
 800efda:	b086      	sub	sp, #24
 800efdc:	af00      	add	r7, sp, #0
 800efde:	6078      	str	r0, [r7, #4]
 800efe0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800efe8:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800efea:	2300      	movs	r3, #0
 800efec:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800efee:	2300      	movs	r3, #0
 800eff0:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 800eff2:	2300      	movs	r3, #0
 800eff4:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800eff6:	683b      	ldr	r3, [r7, #0]
 800eff8:	781b      	ldrb	r3, [r3, #0]
 800effa:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800effe:	2b00      	cmp	r3, #0
 800f000:	d03a      	beq.n	800f078 <USBD_CDC_Setup+0xa0>
 800f002:	2b20      	cmp	r3, #32
 800f004:	f040 8097 	bne.w	800f136 <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 800f008:	683b      	ldr	r3, [r7, #0]
 800f00a:	88db      	ldrh	r3, [r3, #6]
 800f00c:	2b00      	cmp	r3, #0
 800f00e:	d029      	beq.n	800f064 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 800f010:	683b      	ldr	r3, [r7, #0]
 800f012:	781b      	ldrb	r3, [r3, #0]
 800f014:	b25b      	sxtb	r3, r3
 800f016:	2b00      	cmp	r3, #0
 800f018:	da11      	bge.n	800f03e <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800f01a:	687b      	ldr	r3, [r7, #4]
 800f01c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f020:	689b      	ldr	r3, [r3, #8]
 800f022:	683a      	ldr	r2, [r7, #0]
 800f024:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 800f026:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800f028:	683a      	ldr	r2, [r7, #0]
 800f02a:	88d2      	ldrh	r2, [r2, #6]
 800f02c:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800f02e:	6939      	ldr	r1, [r7, #16]
 800f030:	683b      	ldr	r3, [r7, #0]
 800f032:	88db      	ldrh	r3, [r3, #6]
 800f034:	461a      	mov	r2, r3
 800f036:	6878      	ldr	r0, [r7, #4]
 800f038:	f001 faac 	bl	8010594 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 800f03c:	e082      	b.n	800f144 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 800f03e:	683b      	ldr	r3, [r7, #0]
 800f040:	785a      	ldrb	r2, [r3, #1]
 800f042:	693b      	ldr	r3, [r7, #16]
 800f044:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800f048:	683b      	ldr	r3, [r7, #0]
 800f04a:	88db      	ldrh	r3, [r3, #6]
 800f04c:	b2da      	uxtb	r2, r3
 800f04e:	693b      	ldr	r3, [r7, #16]
 800f050:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800f054:	6939      	ldr	r1, [r7, #16]
 800f056:	683b      	ldr	r3, [r7, #0]
 800f058:	88db      	ldrh	r3, [r3, #6]
 800f05a:	461a      	mov	r2, r3
 800f05c:	6878      	ldr	r0, [r7, #4]
 800f05e:	f001 fac5 	bl	80105ec <USBD_CtlPrepareRx>
    break;
 800f062:	e06f      	b.n	800f144 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f06a:	689b      	ldr	r3, [r3, #8]
 800f06c:	683a      	ldr	r2, [r7, #0]
 800f06e:	7850      	ldrb	r0, [r2, #1]
 800f070:	2200      	movs	r2, #0
 800f072:	6839      	ldr	r1, [r7, #0]
 800f074:	4798      	blx	r3
    break;
 800f076:	e065      	b.n	800f144 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800f078:	683b      	ldr	r3, [r7, #0]
 800f07a:	785b      	ldrb	r3, [r3, #1]
 800f07c:	2b0b      	cmp	r3, #11
 800f07e:	d84f      	bhi.n	800f120 <USBD_CDC_Setup+0x148>
 800f080:	a201      	add	r2, pc, #4	; (adr r2, 800f088 <USBD_CDC_Setup+0xb0>)
 800f082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f086:	bf00      	nop
 800f088:	0800f0b9 	.word	0x0800f0b9
 800f08c:	0800f12f 	.word	0x0800f12f
 800f090:	0800f121 	.word	0x0800f121
 800f094:	0800f121 	.word	0x0800f121
 800f098:	0800f121 	.word	0x0800f121
 800f09c:	0800f121 	.word	0x0800f121
 800f0a0:	0800f121 	.word	0x0800f121
 800f0a4:	0800f121 	.word	0x0800f121
 800f0a8:	0800f121 	.word	0x0800f121
 800f0ac:	0800f121 	.word	0x0800f121
 800f0b0:	0800f0e1 	.word	0x0800f0e1
 800f0b4:	0800f109 	.word	0x0800f109
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f0be:	2b03      	cmp	r3, #3
 800f0c0:	d107      	bne.n	800f0d2 <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800f0c2:	f107 030c 	add.w	r3, r7, #12
 800f0c6:	2202      	movs	r2, #2
 800f0c8:	4619      	mov	r1, r3
 800f0ca:	6878      	ldr	r0, [r7, #4]
 800f0cc:	f001 fa62 	bl	8010594 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800f0d0:	e030      	b.n	800f134 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800f0d2:	6839      	ldr	r1, [r7, #0]
 800f0d4:	6878      	ldr	r0, [r7, #4]
 800f0d6:	f001 f9ec 	bl	80104b2 <USBD_CtlError>
        ret = USBD_FAIL;
 800f0da:	2303      	movs	r3, #3
 800f0dc:	75fb      	strb	r3, [r7, #23]
      break;
 800f0de:	e029      	b.n	800f134 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f0e6:	2b03      	cmp	r3, #3
 800f0e8:	d107      	bne.n	800f0fa <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800f0ea:	f107 030f 	add.w	r3, r7, #15
 800f0ee:	2201      	movs	r2, #1
 800f0f0:	4619      	mov	r1, r3
 800f0f2:	6878      	ldr	r0, [r7, #4]
 800f0f4:	f001 fa4e 	bl	8010594 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800f0f8:	e01c      	b.n	800f134 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800f0fa:	6839      	ldr	r1, [r7, #0]
 800f0fc:	6878      	ldr	r0, [r7, #4]
 800f0fe:	f001 f9d8 	bl	80104b2 <USBD_CtlError>
        ret = USBD_FAIL;
 800f102:	2303      	movs	r3, #3
 800f104:	75fb      	strb	r3, [r7, #23]
      break;
 800f106:	e015      	b.n	800f134 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f10e:	2b03      	cmp	r3, #3
 800f110:	d00f      	beq.n	800f132 <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 800f112:	6839      	ldr	r1, [r7, #0]
 800f114:	6878      	ldr	r0, [r7, #4]
 800f116:	f001 f9cc 	bl	80104b2 <USBD_CtlError>
        ret = USBD_FAIL;
 800f11a:	2303      	movs	r3, #3
 800f11c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800f11e:	e008      	b.n	800f132 <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800f120:	6839      	ldr	r1, [r7, #0]
 800f122:	6878      	ldr	r0, [r7, #4]
 800f124:	f001 f9c5 	bl	80104b2 <USBD_CtlError>
      ret = USBD_FAIL;
 800f128:	2303      	movs	r3, #3
 800f12a:	75fb      	strb	r3, [r7, #23]
      break;
 800f12c:	e002      	b.n	800f134 <USBD_CDC_Setup+0x15c>
      break;
 800f12e:	bf00      	nop
 800f130:	e008      	b.n	800f144 <USBD_CDC_Setup+0x16c>
      break;
 800f132:	bf00      	nop
    }
    break;
 800f134:	e006      	b.n	800f144 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 800f136:	6839      	ldr	r1, [r7, #0]
 800f138:	6878      	ldr	r0, [r7, #4]
 800f13a:	f001 f9ba 	bl	80104b2 <USBD_CtlError>
    ret = USBD_FAIL;
 800f13e:	2303      	movs	r3, #3
 800f140:	75fb      	strb	r3, [r7, #23]
    break;
 800f142:	bf00      	nop
  }

  return (uint8_t)ret;
 800f144:	7dfb      	ldrb	r3, [r7, #23]
}
 800f146:	4618      	mov	r0, r3
 800f148:	3718      	adds	r7, #24
 800f14a:	46bd      	mov	sp, r7
 800f14c:	bd80      	pop	{r7, pc}
 800f14e:	bf00      	nop

0800f150 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800f150:	b580      	push	{r7, lr}
 800f152:	b084      	sub	sp, #16
 800f154:	af00      	add	r7, sp, #0
 800f156:	6078      	str	r0, [r7, #4]
 800f158:	460b      	mov	r3, r1
 800f15a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f162:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800f164:	687b      	ldr	r3, [r7, #4]
 800f166:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f16a:	2b00      	cmp	r3, #0
 800f16c:	d101      	bne.n	800f172 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800f16e:	2303      	movs	r3, #3
 800f170:	e049      	b.n	800f206 <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f178:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800f17a:	78fa      	ldrb	r2, [r7, #3]
 800f17c:	6879      	ldr	r1, [r7, #4]
 800f17e:	4613      	mov	r3, r2
 800f180:	009b      	lsls	r3, r3, #2
 800f182:	4413      	add	r3, r2
 800f184:	009b      	lsls	r3, r3, #2
 800f186:	440b      	add	r3, r1
 800f188:	3318      	adds	r3, #24
 800f18a:	681b      	ldr	r3, [r3, #0]
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d029      	beq.n	800f1e4 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800f190:	78fa      	ldrb	r2, [r7, #3]
 800f192:	6879      	ldr	r1, [r7, #4]
 800f194:	4613      	mov	r3, r2
 800f196:	009b      	lsls	r3, r3, #2
 800f198:	4413      	add	r3, r2
 800f19a:	009b      	lsls	r3, r3, #2
 800f19c:	440b      	add	r3, r1
 800f19e:	3318      	adds	r3, #24
 800f1a0:	681a      	ldr	r2, [r3, #0]
 800f1a2:	78f9      	ldrb	r1, [r7, #3]
 800f1a4:	68f8      	ldr	r0, [r7, #12]
 800f1a6:	460b      	mov	r3, r1
 800f1a8:	00db      	lsls	r3, r3, #3
 800f1aa:	1a5b      	subs	r3, r3, r1
 800f1ac:	009b      	lsls	r3, r3, #2
 800f1ae:	4403      	add	r3, r0
 800f1b0:	3344      	adds	r3, #68	; 0x44
 800f1b2:	681b      	ldr	r3, [r3, #0]
 800f1b4:	fbb2 f1f3 	udiv	r1, r2, r3
 800f1b8:	fb03 f301 	mul.w	r3, r3, r1
 800f1bc:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800f1be:	2b00      	cmp	r3, #0
 800f1c0:	d110      	bne.n	800f1e4 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800f1c2:	78fa      	ldrb	r2, [r7, #3]
 800f1c4:	6879      	ldr	r1, [r7, #4]
 800f1c6:	4613      	mov	r3, r2
 800f1c8:	009b      	lsls	r3, r3, #2
 800f1ca:	4413      	add	r3, r2
 800f1cc:	009b      	lsls	r3, r3, #2
 800f1ce:	440b      	add	r3, r1
 800f1d0:	3318      	adds	r3, #24
 800f1d2:	2200      	movs	r2, #0
 800f1d4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800f1d6:	78f9      	ldrb	r1, [r7, #3]
 800f1d8:	2300      	movs	r3, #0
 800f1da:	2200      	movs	r2, #0
 800f1dc:	6878      	ldr	r0, [r7, #4]
 800f1de:	f001 ff7a 	bl	80110d6 <USBD_LL_Transmit>
 800f1e2:	e00f      	b.n	800f204 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 800f1e4:	68bb      	ldr	r3, [r7, #8]
 800f1e6:	2200      	movs	r2, #0
 800f1e8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f1f2:	691b      	ldr	r3, [r3, #16]
 800f1f4:	68ba      	ldr	r2, [r7, #8]
 800f1f6:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800f1fa:	68ba      	ldr	r2, [r7, #8]
 800f1fc:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800f200:	78fa      	ldrb	r2, [r7, #3]
 800f202:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 800f204:	2300      	movs	r3, #0
}
 800f206:	4618      	mov	r0, r3
 800f208:	3710      	adds	r7, #16
 800f20a:	46bd      	mov	sp, r7
 800f20c:	bd80      	pop	{r7, pc}

0800f20e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800f20e:	b580      	push	{r7, lr}
 800f210:	b084      	sub	sp, #16
 800f212:	af00      	add	r7, sp, #0
 800f214:	6078      	str	r0, [r7, #4]
 800f216:	460b      	mov	r3, r1
 800f218:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f220:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f228:	2b00      	cmp	r3, #0
 800f22a:	d101      	bne.n	800f230 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800f22c:	2303      	movs	r3, #3
 800f22e:	e015      	b.n	800f25c <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800f230:	78fb      	ldrb	r3, [r7, #3]
 800f232:	4619      	mov	r1, r3
 800f234:	6878      	ldr	r0, [r7, #4]
 800f236:	f001 ff90 	bl	801115a <USBD_LL_GetRxDataSize>
 800f23a:	4602      	mov	r2, r0
 800f23c:	68fb      	ldr	r3, [r7, #12]
 800f23e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f248:	68db      	ldr	r3, [r3, #12]
 800f24a:	68fa      	ldr	r2, [r7, #12]
 800f24c:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800f250:	68fa      	ldr	r2, [r7, #12]
 800f252:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800f256:	4611      	mov	r1, r2
 800f258:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800f25a:	2300      	movs	r3, #0
}
 800f25c:	4618      	mov	r0, r3
 800f25e:	3710      	adds	r7, #16
 800f260:	46bd      	mov	sp, r7
 800f262:	bd80      	pop	{r7, pc}

0800f264 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800f264:	b580      	push	{r7, lr}
 800f266:	b084      	sub	sp, #16
 800f268:	af00      	add	r7, sp, #0
 800f26a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f272:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800f274:	687b      	ldr	r3, [r7, #4]
 800f276:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f27a:	2b00      	cmp	r3, #0
 800f27c:	d015      	beq.n	800f2aa <USBD_CDC_EP0_RxReady+0x46>
 800f27e:	68fb      	ldr	r3, [r7, #12]
 800f280:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800f284:	2bff      	cmp	r3, #255	; 0xff
 800f286:	d010      	beq.n	800f2aa <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f28e:	689b      	ldr	r3, [r3, #8]
 800f290:	68fa      	ldr	r2, [r7, #12]
 800f292:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800f296:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800f298:	68fa      	ldr	r2, [r7, #12]
 800f29a:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800f29e:	b292      	uxth	r2, r2
 800f2a0:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800f2a2:	68fb      	ldr	r3, [r7, #12]
 800f2a4:	22ff      	movs	r2, #255	; 0xff
 800f2a6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 800f2aa:	2300      	movs	r3, #0
}
 800f2ac:	4618      	mov	r0, r3
 800f2ae:	3710      	adds	r7, #16
 800f2b0:	46bd      	mov	sp, r7
 800f2b2:	bd80      	pop	{r7, pc}

0800f2b4 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800f2b4:	b480      	push	{r7}
 800f2b6:	b083      	sub	sp, #12
 800f2b8:	af00      	add	r7, sp, #0
 800f2ba:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	2243      	movs	r2, #67	; 0x43
 800f2c0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800f2c2:	4b03      	ldr	r3, [pc, #12]	; (800f2d0 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800f2c4:	4618      	mov	r0, r3
 800f2c6:	370c      	adds	r7, #12
 800f2c8:	46bd      	mov	sp, r7
 800f2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2ce:	4770      	bx	lr
 800f2d0:	200000fc 	.word	0x200000fc

0800f2d4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800f2d4:	b480      	push	{r7}
 800f2d6:	b083      	sub	sp, #12
 800f2d8:	af00      	add	r7, sp, #0
 800f2da:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800f2dc:	687b      	ldr	r3, [r7, #4]
 800f2de:	2243      	movs	r2, #67	; 0x43
 800f2e0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800f2e2:	4b03      	ldr	r3, [pc, #12]	; (800f2f0 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800f2e4:	4618      	mov	r0, r3
 800f2e6:	370c      	adds	r7, #12
 800f2e8:	46bd      	mov	sp, r7
 800f2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2ee:	4770      	bx	lr
 800f2f0:	200000b8 	.word	0x200000b8

0800f2f4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800f2f4:	b480      	push	{r7}
 800f2f6:	b083      	sub	sp, #12
 800f2f8:	af00      	add	r7, sp, #0
 800f2fa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	2243      	movs	r2, #67	; 0x43
 800f300:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800f302:	4b03      	ldr	r3, [pc, #12]	; (800f310 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800f304:	4618      	mov	r0, r3
 800f306:	370c      	adds	r7, #12
 800f308:	46bd      	mov	sp, r7
 800f30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f30e:	4770      	bx	lr
 800f310:	20000140 	.word	0x20000140

0800f314 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800f314:	b480      	push	{r7}
 800f316:	b083      	sub	sp, #12
 800f318:	af00      	add	r7, sp, #0
 800f31a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	220a      	movs	r2, #10
 800f320:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800f322:	4b03      	ldr	r3, [pc, #12]	; (800f330 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800f324:	4618      	mov	r0, r3
 800f326:	370c      	adds	r7, #12
 800f328:	46bd      	mov	sp, r7
 800f32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f32e:	4770      	bx	lr
 800f330:	20000074 	.word	0x20000074

0800f334 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800f334:	b480      	push	{r7}
 800f336:	b083      	sub	sp, #12
 800f338:	af00      	add	r7, sp, #0
 800f33a:	6078      	str	r0, [r7, #4]
 800f33c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800f33e:	683b      	ldr	r3, [r7, #0]
 800f340:	2b00      	cmp	r3, #0
 800f342:	d101      	bne.n	800f348 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800f344:	2303      	movs	r3, #3
 800f346:	e004      	b.n	800f352 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	683a      	ldr	r2, [r7, #0]
 800f34c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800f350:	2300      	movs	r3, #0
}
 800f352:	4618      	mov	r0, r3
 800f354:	370c      	adds	r7, #12
 800f356:	46bd      	mov	sp, r7
 800f358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f35c:	4770      	bx	lr

0800f35e <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800f35e:	b480      	push	{r7}
 800f360:	b087      	sub	sp, #28
 800f362:	af00      	add	r7, sp, #0
 800f364:	60f8      	str	r0, [r7, #12]
 800f366:	60b9      	str	r1, [r7, #8]
 800f368:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f36a:	68fb      	ldr	r3, [r7, #12]
 800f36c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f370:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800f372:	697b      	ldr	r3, [r7, #20]
 800f374:	68ba      	ldr	r2, [r7, #8]
 800f376:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800f37a:	697b      	ldr	r3, [r7, #20]
 800f37c:	687a      	ldr	r2, [r7, #4]
 800f37e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800f382:	2300      	movs	r3, #0
}
 800f384:	4618      	mov	r0, r3
 800f386:	371c      	adds	r7, #28
 800f388:	46bd      	mov	sp, r7
 800f38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f38e:	4770      	bx	lr

0800f390 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800f390:	b480      	push	{r7}
 800f392:	b085      	sub	sp, #20
 800f394:	af00      	add	r7, sp, #0
 800f396:	6078      	str	r0, [r7, #4]
 800f398:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f3a0:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800f3a2:	68fb      	ldr	r3, [r7, #12]
 800f3a4:	683a      	ldr	r2, [r7, #0]
 800f3a6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800f3aa:	2300      	movs	r3, #0
}
 800f3ac:	4618      	mov	r0, r3
 800f3ae:	3714      	adds	r7, #20
 800f3b0:	46bd      	mov	sp, r7
 800f3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3b6:	4770      	bx	lr

0800f3b8 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800f3b8:	b580      	push	{r7, lr}
 800f3ba:	b084      	sub	sp, #16
 800f3bc:	af00      	add	r7, sp, #0
 800f3be:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f3c6:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800f3c8:	2301      	movs	r3, #1
 800f3ca:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d101      	bne.n	800f3da <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800f3d6:	2303      	movs	r3, #3
 800f3d8:	e01a      	b.n	800f410 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800f3da:	68bb      	ldr	r3, [r7, #8]
 800f3dc:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f3e0:	2b00      	cmp	r3, #0
 800f3e2:	d114      	bne.n	800f40e <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800f3e4:	68bb      	ldr	r3, [r7, #8]
 800f3e6:	2201      	movs	r2, #1
 800f3e8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800f3ec:	68bb      	ldr	r3, [r7, #8]
 800f3ee:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800f3f6:	68bb      	ldr	r3, [r7, #8]
 800f3f8:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800f3fc:	68bb      	ldr	r3, [r7, #8]
 800f3fe:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800f402:	2181      	movs	r1, #129	; 0x81
 800f404:	6878      	ldr	r0, [r7, #4]
 800f406:	f001 fe66 	bl	80110d6 <USBD_LL_Transmit>

    ret = USBD_OK;
 800f40a:	2300      	movs	r3, #0
 800f40c:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800f40e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f410:	4618      	mov	r0, r3
 800f412:	3710      	adds	r7, #16
 800f414:	46bd      	mov	sp, r7
 800f416:	bd80      	pop	{r7, pc}

0800f418 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800f418:	b580      	push	{r7, lr}
 800f41a:	b084      	sub	sp, #16
 800f41c:	af00      	add	r7, sp, #0
 800f41e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f426:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f42e:	2b00      	cmp	r3, #0
 800f430:	d101      	bne.n	800f436 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800f432:	2303      	movs	r3, #3
 800f434:	e016      	b.n	800f464 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	7c1b      	ldrb	r3, [r3, #16]
 800f43a:	2b00      	cmp	r3, #0
 800f43c:	d109      	bne.n	800f452 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f43e:	68fb      	ldr	r3, [r7, #12]
 800f440:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800f444:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f448:	2101      	movs	r1, #1
 800f44a:	6878      	ldr	r0, [r7, #4]
 800f44c:	f001 fe64 	bl	8011118 <USBD_LL_PrepareReceive>
 800f450:	e007      	b.n	800f462 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f452:	68fb      	ldr	r3, [r7, #12]
 800f454:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800f458:	2340      	movs	r3, #64	; 0x40
 800f45a:	2101      	movs	r1, #1
 800f45c:	6878      	ldr	r0, [r7, #4]
 800f45e:	f001 fe5b 	bl	8011118 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800f462:	2300      	movs	r3, #0
}
 800f464:	4618      	mov	r0, r3
 800f466:	3710      	adds	r7, #16
 800f468:	46bd      	mov	sp, r7
 800f46a:	bd80      	pop	{r7, pc}

0800f46c <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800f46c:	b580      	push	{r7, lr}
 800f46e:	b086      	sub	sp, #24
 800f470:	af00      	add	r7, sp, #0
 800f472:	60f8      	str	r0, [r7, #12]
 800f474:	60b9      	str	r1, [r7, #8]
 800f476:	4613      	mov	r3, r2
 800f478:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800f47a:	68fb      	ldr	r3, [r7, #12]
 800f47c:	2b00      	cmp	r3, #0
 800f47e:	d101      	bne.n	800f484 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800f480:	2303      	movs	r3, #3
 800f482:	e025      	b.n	800f4d0 <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 800f484:	68fb      	ldr	r3, [r7, #12]
 800f486:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f48a:	2b00      	cmp	r3, #0
 800f48c:	d003      	beq.n	800f496 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800f48e:	68fb      	ldr	r3, [r7, #12]
 800f490:	2200      	movs	r2, #0
 800f492:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 800f496:	68fb      	ldr	r3, [r7, #12]
 800f498:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 800f49c:	2b00      	cmp	r3, #0
 800f49e:	d003      	beq.n	800f4a8 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 800f4a0:	68fb      	ldr	r3, [r7, #12]
 800f4a2:	2200      	movs	r2, #0
 800f4a4:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800f4a8:	68bb      	ldr	r3, [r7, #8]
 800f4aa:	2b00      	cmp	r3, #0
 800f4ac:	d003      	beq.n	800f4b6 <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 800f4ae:	68fb      	ldr	r3, [r7, #12]
 800f4b0:	68ba      	ldr	r2, [r7, #8]
 800f4b2:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f4b6:	68fb      	ldr	r3, [r7, #12]
 800f4b8:	2201      	movs	r2, #1
 800f4ba:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800f4be:	68fb      	ldr	r3, [r7, #12]
 800f4c0:	79fa      	ldrb	r2, [r7, #7]
 800f4c2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800f4c4:	68f8      	ldr	r0, [r7, #12]
 800f4c6:	f001 fcd1 	bl	8010e6c <USBD_LL_Init>
 800f4ca:	4603      	mov	r3, r0
 800f4cc:	75fb      	strb	r3, [r7, #23]

  return ret;
 800f4ce:	7dfb      	ldrb	r3, [r7, #23]
}
 800f4d0:	4618      	mov	r0, r3
 800f4d2:	3718      	adds	r7, #24
 800f4d4:	46bd      	mov	sp, r7
 800f4d6:	bd80      	pop	{r7, pc}

0800f4d8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800f4d8:	b580      	push	{r7, lr}
 800f4da:	b084      	sub	sp, #16
 800f4dc:	af00      	add	r7, sp, #0
 800f4de:	6078      	str	r0, [r7, #4]
 800f4e0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800f4e2:	2300      	movs	r3, #0
 800f4e4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800f4e6:	683b      	ldr	r3, [r7, #0]
 800f4e8:	2b00      	cmp	r3, #0
 800f4ea:	d101      	bne.n	800f4f0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800f4ec:	2303      	movs	r3, #3
 800f4ee:	e010      	b.n	800f512 <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	683a      	ldr	r2, [r7, #0]
 800f4f4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f4fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f500:	f107 020e 	add.w	r2, r7, #14
 800f504:	4610      	mov	r0, r2
 800f506:	4798      	blx	r3
 800f508:	4602      	mov	r2, r0
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 800f510:	2300      	movs	r3, #0
}
 800f512:	4618      	mov	r0, r3
 800f514:	3710      	adds	r7, #16
 800f516:	46bd      	mov	sp, r7
 800f518:	bd80      	pop	{r7, pc}

0800f51a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800f51a:	b580      	push	{r7, lr}
 800f51c:	b082      	sub	sp, #8
 800f51e:	af00      	add	r7, sp, #0
 800f520:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800f522:	6878      	ldr	r0, [r7, #4]
 800f524:	f001 fcee 	bl	8010f04 <USBD_LL_Start>
 800f528:	4603      	mov	r3, r0
}
 800f52a:	4618      	mov	r0, r3
 800f52c:	3708      	adds	r7, #8
 800f52e:	46bd      	mov	sp, r7
 800f530:	bd80      	pop	{r7, pc}

0800f532 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800f532:	b480      	push	{r7}
 800f534:	b083      	sub	sp, #12
 800f536:	af00      	add	r7, sp, #0
 800f538:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800f53a:	2300      	movs	r3, #0
}
 800f53c:	4618      	mov	r0, r3
 800f53e:	370c      	adds	r7, #12
 800f540:	46bd      	mov	sp, r7
 800f542:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f546:	4770      	bx	lr

0800f548 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f548:	b580      	push	{r7, lr}
 800f54a:	b084      	sub	sp, #16
 800f54c:	af00      	add	r7, sp, #0
 800f54e:	6078      	str	r0, [r7, #4]
 800f550:	460b      	mov	r3, r1
 800f552:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800f554:	2303      	movs	r3, #3
 800f556:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f55e:	2b00      	cmp	r3, #0
 800f560:	d009      	beq.n	800f576 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f568:	681b      	ldr	r3, [r3, #0]
 800f56a:	78fa      	ldrb	r2, [r7, #3]
 800f56c:	4611      	mov	r1, r2
 800f56e:	6878      	ldr	r0, [r7, #4]
 800f570:	4798      	blx	r3
 800f572:	4603      	mov	r3, r0
 800f574:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800f576:	7bfb      	ldrb	r3, [r7, #15]
}
 800f578:	4618      	mov	r0, r3
 800f57a:	3710      	adds	r7, #16
 800f57c:	46bd      	mov	sp, r7
 800f57e:	bd80      	pop	{r7, pc}

0800f580 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f580:	b580      	push	{r7, lr}
 800f582:	b082      	sub	sp, #8
 800f584:	af00      	add	r7, sp, #0
 800f586:	6078      	str	r0, [r7, #4]
 800f588:	460b      	mov	r3, r1
 800f58a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f592:	2b00      	cmp	r3, #0
 800f594:	d007      	beq.n	800f5a6 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800f596:	687b      	ldr	r3, [r7, #4]
 800f598:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f59c:	685b      	ldr	r3, [r3, #4]
 800f59e:	78fa      	ldrb	r2, [r7, #3]
 800f5a0:	4611      	mov	r1, r2
 800f5a2:	6878      	ldr	r0, [r7, #4]
 800f5a4:	4798      	blx	r3
  }

  return USBD_OK;
 800f5a6:	2300      	movs	r3, #0
}
 800f5a8:	4618      	mov	r0, r3
 800f5aa:	3708      	adds	r7, #8
 800f5ac:	46bd      	mov	sp, r7
 800f5ae:	bd80      	pop	{r7, pc}

0800f5b0 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800f5b0:	b580      	push	{r7, lr}
 800f5b2:	b084      	sub	sp, #16
 800f5b4:	af00      	add	r7, sp, #0
 800f5b6:	6078      	str	r0, [r7, #4]
 800f5b8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800f5c0:	6839      	ldr	r1, [r7, #0]
 800f5c2:	4618      	mov	r0, r3
 800f5c4:	f000 ff3b 	bl	801043e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	2201      	movs	r2, #1
 800f5cc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800f5d6:	461a      	mov	r2, r3
 800f5d8:	687b      	ldr	r3, [r7, #4]
 800f5da:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800f5e4:	f003 031f 	and.w	r3, r3, #31
 800f5e8:	2b02      	cmp	r3, #2
 800f5ea:	d01a      	beq.n	800f622 <USBD_LL_SetupStage+0x72>
 800f5ec:	2b02      	cmp	r3, #2
 800f5ee:	d822      	bhi.n	800f636 <USBD_LL_SetupStage+0x86>
 800f5f0:	2b00      	cmp	r3, #0
 800f5f2:	d002      	beq.n	800f5fa <USBD_LL_SetupStage+0x4a>
 800f5f4:	2b01      	cmp	r3, #1
 800f5f6:	d00a      	beq.n	800f60e <USBD_LL_SetupStage+0x5e>
 800f5f8:	e01d      	b.n	800f636 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800f600:	4619      	mov	r1, r3
 800f602:	6878      	ldr	r0, [r7, #4]
 800f604:	f000 fa18 	bl	800fa38 <USBD_StdDevReq>
 800f608:	4603      	mov	r3, r0
 800f60a:	73fb      	strb	r3, [r7, #15]
      break;
 800f60c:	e020      	b.n	800f650 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800f614:	4619      	mov	r1, r3
 800f616:	6878      	ldr	r0, [r7, #4]
 800f618:	f000 fa7c 	bl	800fb14 <USBD_StdItfReq>
 800f61c:	4603      	mov	r3, r0
 800f61e:	73fb      	strb	r3, [r7, #15]
      break;
 800f620:	e016      	b.n	800f650 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800f622:	687b      	ldr	r3, [r7, #4]
 800f624:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800f628:	4619      	mov	r1, r3
 800f62a:	6878      	ldr	r0, [r7, #4]
 800f62c:	f000 faba 	bl	800fba4 <USBD_StdEPReq>
 800f630:	4603      	mov	r3, r0
 800f632:	73fb      	strb	r3, [r7, #15]
      break;
 800f634:	e00c      	b.n	800f650 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800f636:	687b      	ldr	r3, [r7, #4]
 800f638:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800f63c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800f640:	b2db      	uxtb	r3, r3
 800f642:	4619      	mov	r1, r3
 800f644:	6878      	ldr	r0, [r7, #4]
 800f646:	f001 fcbd 	bl	8010fc4 <USBD_LL_StallEP>
 800f64a:	4603      	mov	r3, r0
 800f64c:	73fb      	strb	r3, [r7, #15]
      break;
 800f64e:	bf00      	nop
  }

  return ret;
 800f650:	7bfb      	ldrb	r3, [r7, #15]
}
 800f652:	4618      	mov	r0, r3
 800f654:	3710      	adds	r7, #16
 800f656:	46bd      	mov	sp, r7
 800f658:	bd80      	pop	{r7, pc}

0800f65a <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800f65a:	b580      	push	{r7, lr}
 800f65c:	b086      	sub	sp, #24
 800f65e:	af00      	add	r7, sp, #0
 800f660:	60f8      	str	r0, [r7, #12]
 800f662:	460b      	mov	r3, r1
 800f664:	607a      	str	r2, [r7, #4]
 800f666:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800f668:	7afb      	ldrb	r3, [r7, #11]
 800f66a:	2b00      	cmp	r3, #0
 800f66c:	d137      	bne.n	800f6de <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 800f66e:	68fb      	ldr	r3, [r7, #12]
 800f670:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800f674:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800f676:	68fb      	ldr	r3, [r7, #12]
 800f678:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800f67c:	2b03      	cmp	r3, #3
 800f67e:	d14a      	bne.n	800f716 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800f680:	693b      	ldr	r3, [r7, #16]
 800f682:	689a      	ldr	r2, [r3, #8]
 800f684:	693b      	ldr	r3, [r7, #16]
 800f686:	68db      	ldr	r3, [r3, #12]
 800f688:	429a      	cmp	r2, r3
 800f68a:	d913      	bls.n	800f6b4 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800f68c:	693b      	ldr	r3, [r7, #16]
 800f68e:	689a      	ldr	r2, [r3, #8]
 800f690:	693b      	ldr	r3, [r7, #16]
 800f692:	68db      	ldr	r3, [r3, #12]
 800f694:	1ad2      	subs	r2, r2, r3
 800f696:	693b      	ldr	r3, [r7, #16]
 800f698:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800f69a:	693b      	ldr	r3, [r7, #16]
 800f69c:	68da      	ldr	r2, [r3, #12]
 800f69e:	693b      	ldr	r3, [r7, #16]
 800f6a0:	689b      	ldr	r3, [r3, #8]
 800f6a2:	4293      	cmp	r3, r2
 800f6a4:	bf28      	it	cs
 800f6a6:	4613      	movcs	r3, r2
 800f6a8:	461a      	mov	r2, r3
 800f6aa:	6879      	ldr	r1, [r7, #4]
 800f6ac:	68f8      	ldr	r0, [r7, #12]
 800f6ae:	f000 ffba 	bl	8010626 <USBD_CtlContinueRx>
 800f6b2:	e030      	b.n	800f716 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800f6b4:	68fb      	ldr	r3, [r7, #12]
 800f6b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f6ba:	691b      	ldr	r3, [r3, #16]
 800f6bc:	2b00      	cmp	r3, #0
 800f6be:	d00a      	beq.n	800f6d6 <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800f6c0:	68fb      	ldr	r3, [r7, #12]
 800f6c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800f6c6:	2b03      	cmp	r3, #3
 800f6c8:	d105      	bne.n	800f6d6 <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800f6ca:	68fb      	ldr	r3, [r7, #12]
 800f6cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f6d0:	691b      	ldr	r3, [r3, #16]
 800f6d2:	68f8      	ldr	r0, [r7, #12]
 800f6d4:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 800f6d6:	68f8      	ldr	r0, [r7, #12]
 800f6d8:	f000 ffb6 	bl	8010648 <USBD_CtlSendStatus>
 800f6dc:	e01b      	b.n	800f716 <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800f6de:	68fb      	ldr	r3, [r7, #12]
 800f6e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f6e4:	699b      	ldr	r3, [r3, #24]
 800f6e6:	2b00      	cmp	r3, #0
 800f6e8:	d013      	beq.n	800f712 <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800f6ea:	68fb      	ldr	r3, [r7, #12]
 800f6ec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800f6f0:	2b03      	cmp	r3, #3
 800f6f2:	d10e      	bne.n	800f712 <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800f6f4:	68fb      	ldr	r3, [r7, #12]
 800f6f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f6fa:	699b      	ldr	r3, [r3, #24]
 800f6fc:	7afa      	ldrb	r2, [r7, #11]
 800f6fe:	4611      	mov	r1, r2
 800f700:	68f8      	ldr	r0, [r7, #12]
 800f702:	4798      	blx	r3
 800f704:	4603      	mov	r3, r0
 800f706:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800f708:	7dfb      	ldrb	r3, [r7, #23]
 800f70a:	2b00      	cmp	r3, #0
 800f70c:	d003      	beq.n	800f716 <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 800f70e:	7dfb      	ldrb	r3, [r7, #23]
 800f710:	e002      	b.n	800f718 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800f712:	2303      	movs	r3, #3
 800f714:	e000      	b.n	800f718 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 800f716:	2300      	movs	r3, #0
}
 800f718:	4618      	mov	r0, r3
 800f71a:	3718      	adds	r7, #24
 800f71c:	46bd      	mov	sp, r7
 800f71e:	bd80      	pop	{r7, pc}

0800f720 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800f720:	b580      	push	{r7, lr}
 800f722:	b086      	sub	sp, #24
 800f724:	af00      	add	r7, sp, #0
 800f726:	60f8      	str	r0, [r7, #12]
 800f728:	460b      	mov	r3, r1
 800f72a:	607a      	str	r2, [r7, #4]
 800f72c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800f72e:	7afb      	ldrb	r3, [r7, #11]
 800f730:	2b00      	cmp	r3, #0
 800f732:	d16a      	bne.n	800f80a <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 800f734:	68fb      	ldr	r3, [r7, #12]
 800f736:	3314      	adds	r3, #20
 800f738:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800f73a:	68fb      	ldr	r3, [r7, #12]
 800f73c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800f740:	2b02      	cmp	r3, #2
 800f742:	d155      	bne.n	800f7f0 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 800f744:	693b      	ldr	r3, [r7, #16]
 800f746:	689a      	ldr	r2, [r3, #8]
 800f748:	693b      	ldr	r3, [r7, #16]
 800f74a:	68db      	ldr	r3, [r3, #12]
 800f74c:	429a      	cmp	r2, r3
 800f74e:	d914      	bls.n	800f77a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800f750:	693b      	ldr	r3, [r7, #16]
 800f752:	689a      	ldr	r2, [r3, #8]
 800f754:	693b      	ldr	r3, [r7, #16]
 800f756:	68db      	ldr	r3, [r3, #12]
 800f758:	1ad2      	subs	r2, r2, r3
 800f75a:	693b      	ldr	r3, [r7, #16]
 800f75c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800f75e:	693b      	ldr	r3, [r7, #16]
 800f760:	689b      	ldr	r3, [r3, #8]
 800f762:	461a      	mov	r2, r3
 800f764:	6879      	ldr	r1, [r7, #4]
 800f766:	68f8      	ldr	r0, [r7, #12]
 800f768:	f000 ff2f 	bl	80105ca <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f76c:	2300      	movs	r3, #0
 800f76e:	2200      	movs	r2, #0
 800f770:	2100      	movs	r1, #0
 800f772:	68f8      	ldr	r0, [r7, #12]
 800f774:	f001 fcd0 	bl	8011118 <USBD_LL_PrepareReceive>
 800f778:	e03a      	b.n	800f7f0 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800f77a:	693b      	ldr	r3, [r7, #16]
 800f77c:	68da      	ldr	r2, [r3, #12]
 800f77e:	693b      	ldr	r3, [r7, #16]
 800f780:	689b      	ldr	r3, [r3, #8]
 800f782:	429a      	cmp	r2, r3
 800f784:	d11c      	bne.n	800f7c0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800f786:	693b      	ldr	r3, [r7, #16]
 800f788:	685a      	ldr	r2, [r3, #4]
 800f78a:	693b      	ldr	r3, [r7, #16]
 800f78c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800f78e:	429a      	cmp	r2, r3
 800f790:	d316      	bcc.n	800f7c0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800f792:	693b      	ldr	r3, [r7, #16]
 800f794:	685a      	ldr	r2, [r3, #4]
 800f796:	68fb      	ldr	r3, [r7, #12]
 800f798:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800f79c:	429a      	cmp	r2, r3
 800f79e:	d20f      	bcs.n	800f7c0 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800f7a0:	2200      	movs	r2, #0
 800f7a2:	2100      	movs	r1, #0
 800f7a4:	68f8      	ldr	r0, [r7, #12]
 800f7a6:	f000 ff10 	bl	80105ca <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800f7aa:	68fb      	ldr	r3, [r7, #12]
 800f7ac:	2200      	movs	r2, #0
 800f7ae:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f7b2:	2300      	movs	r3, #0
 800f7b4:	2200      	movs	r2, #0
 800f7b6:	2100      	movs	r1, #0
 800f7b8:	68f8      	ldr	r0, [r7, #12]
 800f7ba:	f001 fcad 	bl	8011118 <USBD_LL_PrepareReceive>
 800f7be:	e017      	b.n	800f7f0 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800f7c0:	68fb      	ldr	r3, [r7, #12]
 800f7c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f7c6:	68db      	ldr	r3, [r3, #12]
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	d00a      	beq.n	800f7e2 <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800f7cc:	68fb      	ldr	r3, [r7, #12]
 800f7ce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800f7d2:	2b03      	cmp	r3, #3
 800f7d4:	d105      	bne.n	800f7e2 <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800f7d6:	68fb      	ldr	r3, [r7, #12]
 800f7d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f7dc:	68db      	ldr	r3, [r3, #12]
 800f7de:	68f8      	ldr	r0, [r7, #12]
 800f7e0:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800f7e2:	2180      	movs	r1, #128	; 0x80
 800f7e4:	68f8      	ldr	r0, [r7, #12]
 800f7e6:	f001 fbed 	bl	8010fc4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800f7ea:	68f8      	ldr	r0, [r7, #12]
 800f7ec:	f000 ff3f 	bl	801066e <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800f7f0:	68fb      	ldr	r3, [r7, #12]
 800f7f2:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800f7f6:	2b01      	cmp	r3, #1
 800f7f8:	d123      	bne.n	800f842 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800f7fa:	68f8      	ldr	r0, [r7, #12]
 800f7fc:	f7ff fe99 	bl	800f532 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800f800:	68fb      	ldr	r3, [r7, #12]
 800f802:	2200      	movs	r2, #0
 800f804:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800f808:	e01b      	b.n	800f842 <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800f80a:	68fb      	ldr	r3, [r7, #12]
 800f80c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f810:	695b      	ldr	r3, [r3, #20]
 800f812:	2b00      	cmp	r3, #0
 800f814:	d013      	beq.n	800f83e <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800f816:	68fb      	ldr	r3, [r7, #12]
 800f818:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800f81c:	2b03      	cmp	r3, #3
 800f81e:	d10e      	bne.n	800f83e <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800f820:	68fb      	ldr	r3, [r7, #12]
 800f822:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f826:	695b      	ldr	r3, [r3, #20]
 800f828:	7afa      	ldrb	r2, [r7, #11]
 800f82a:	4611      	mov	r1, r2
 800f82c:	68f8      	ldr	r0, [r7, #12]
 800f82e:	4798      	blx	r3
 800f830:	4603      	mov	r3, r0
 800f832:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800f834:	7dfb      	ldrb	r3, [r7, #23]
 800f836:	2b00      	cmp	r3, #0
 800f838:	d003      	beq.n	800f842 <USBD_LL_DataInStage+0x122>
    {
      return ret;
 800f83a:	7dfb      	ldrb	r3, [r7, #23]
 800f83c:	e002      	b.n	800f844 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800f83e:	2303      	movs	r3, #3
 800f840:	e000      	b.n	800f844 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 800f842:	2300      	movs	r3, #0
}
 800f844:	4618      	mov	r0, r3
 800f846:	3718      	adds	r7, #24
 800f848:	46bd      	mov	sp, r7
 800f84a:	bd80      	pop	{r7, pc}

0800f84c <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800f84c:	b580      	push	{r7, lr}
 800f84e:	b082      	sub	sp, #8
 800f850:	af00      	add	r7, sp, #0
 800f852:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	2201      	movs	r2, #1
 800f858:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	2200      	movs	r2, #0
 800f860:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	2200      	movs	r2, #0
 800f868:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800f86a:	687b      	ldr	r3, [r7, #4]
 800f86c:	2200      	movs	r2, #0
 800f86e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f878:	2b00      	cmp	r3, #0
 800f87a:	d009      	beq.n	800f890 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f882:	685b      	ldr	r3, [r3, #4]
 800f884:	687a      	ldr	r2, [r7, #4]
 800f886:	6852      	ldr	r2, [r2, #4]
 800f888:	b2d2      	uxtb	r2, r2
 800f88a:	4611      	mov	r1, r2
 800f88c:	6878      	ldr	r0, [r7, #4]
 800f88e:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f890:	2340      	movs	r3, #64	; 0x40
 800f892:	2200      	movs	r2, #0
 800f894:	2100      	movs	r1, #0
 800f896:	6878      	ldr	r0, [r7, #4]
 800f898:	f001 fb4f 	bl	8010f3a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	2201      	movs	r2, #1
 800f8a0:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	2240      	movs	r2, #64	; 0x40
 800f8a8:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f8ac:	2340      	movs	r3, #64	; 0x40
 800f8ae:	2200      	movs	r2, #0
 800f8b0:	2180      	movs	r1, #128	; 0x80
 800f8b2:	6878      	ldr	r0, [r7, #4]
 800f8b4:	f001 fb41 	bl	8010f3a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	2201      	movs	r2, #1
 800f8bc:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	2240      	movs	r2, #64	; 0x40
 800f8c2:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800f8c4:	2300      	movs	r3, #0
}
 800f8c6:	4618      	mov	r0, r3
 800f8c8:	3708      	adds	r7, #8
 800f8ca:	46bd      	mov	sp, r7
 800f8cc:	bd80      	pop	{r7, pc}

0800f8ce <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800f8ce:	b480      	push	{r7}
 800f8d0:	b083      	sub	sp, #12
 800f8d2:	af00      	add	r7, sp, #0
 800f8d4:	6078      	str	r0, [r7, #4]
 800f8d6:	460b      	mov	r3, r1
 800f8d8:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	78fa      	ldrb	r2, [r7, #3]
 800f8de:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800f8e0:	2300      	movs	r3, #0
}
 800f8e2:	4618      	mov	r0, r3
 800f8e4:	370c      	adds	r7, #12
 800f8e6:	46bd      	mov	sp, r7
 800f8e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8ec:	4770      	bx	lr

0800f8ee <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800f8ee:	b480      	push	{r7}
 800f8f0:	b083      	sub	sp, #12
 800f8f2:	af00      	add	r7, sp, #0
 800f8f4:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800f8f6:	687b      	ldr	r3, [r7, #4]
 800f8f8:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800f902:	687b      	ldr	r3, [r7, #4]
 800f904:	2204      	movs	r2, #4
 800f906:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800f90a:	2300      	movs	r3, #0
}
 800f90c:	4618      	mov	r0, r3
 800f90e:	370c      	adds	r7, #12
 800f910:	46bd      	mov	sp, r7
 800f912:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f916:	4770      	bx	lr

0800f918 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800f918:	b480      	push	{r7}
 800f91a:	b083      	sub	sp, #12
 800f91c:	af00      	add	r7, sp, #0
 800f91e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f926:	2b04      	cmp	r3, #4
 800f928:	d105      	bne.n	800f936 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800f930:	687b      	ldr	r3, [r7, #4]
 800f932:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800f936:	2300      	movs	r3, #0
}
 800f938:	4618      	mov	r0, r3
 800f93a:	370c      	adds	r7, #12
 800f93c:	46bd      	mov	sp, r7
 800f93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f942:	4770      	bx	lr

0800f944 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800f944:	b580      	push	{r7, lr}
 800f946:	b082      	sub	sp, #8
 800f948:	af00      	add	r7, sp, #0
 800f94a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f94c:	687b      	ldr	r3, [r7, #4]
 800f94e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f952:	2b03      	cmp	r3, #3
 800f954:	d10b      	bne.n	800f96e <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f95c:	69db      	ldr	r3, [r3, #28]
 800f95e:	2b00      	cmp	r3, #0
 800f960:	d005      	beq.n	800f96e <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800f962:	687b      	ldr	r3, [r7, #4]
 800f964:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f968:	69db      	ldr	r3, [r3, #28]
 800f96a:	6878      	ldr	r0, [r7, #4]
 800f96c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800f96e:	2300      	movs	r3, #0
}
 800f970:	4618      	mov	r0, r3
 800f972:	3708      	adds	r7, #8
 800f974:	46bd      	mov	sp, r7
 800f976:	bd80      	pop	{r7, pc}

0800f978 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800f978:	b480      	push	{r7}
 800f97a:	b083      	sub	sp, #12
 800f97c:	af00      	add	r7, sp, #0
 800f97e:	6078      	str	r0, [r7, #4]
 800f980:	460b      	mov	r3, r1
 800f982:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800f984:	2300      	movs	r3, #0
}
 800f986:	4618      	mov	r0, r3
 800f988:	370c      	adds	r7, #12
 800f98a:	46bd      	mov	sp, r7
 800f98c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f990:	4770      	bx	lr

0800f992 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800f992:	b480      	push	{r7}
 800f994:	b083      	sub	sp, #12
 800f996:	af00      	add	r7, sp, #0
 800f998:	6078      	str	r0, [r7, #4]
 800f99a:	460b      	mov	r3, r1
 800f99c:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800f99e:	2300      	movs	r3, #0
}
 800f9a0:	4618      	mov	r0, r3
 800f9a2:	370c      	adds	r7, #12
 800f9a4:	46bd      	mov	sp, r7
 800f9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9aa:	4770      	bx	lr

0800f9ac <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800f9ac:	b480      	push	{r7}
 800f9ae:	b083      	sub	sp, #12
 800f9b0:	af00      	add	r7, sp, #0
 800f9b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800f9b4:	2300      	movs	r3, #0
}
 800f9b6:	4618      	mov	r0, r3
 800f9b8:	370c      	adds	r7, #12
 800f9ba:	46bd      	mov	sp, r7
 800f9bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9c0:	4770      	bx	lr

0800f9c2 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800f9c2:	b580      	push	{r7, lr}
 800f9c4:	b082      	sub	sp, #8
 800f9c6:	af00      	add	r7, sp, #0
 800f9c8:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	2201      	movs	r2, #1
 800f9ce:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f9d8:	2b00      	cmp	r3, #0
 800f9da:	d009      	beq.n	800f9f0 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800f9dc:	687b      	ldr	r3, [r7, #4]
 800f9de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f9e2:	685b      	ldr	r3, [r3, #4]
 800f9e4:	687a      	ldr	r2, [r7, #4]
 800f9e6:	6852      	ldr	r2, [r2, #4]
 800f9e8:	b2d2      	uxtb	r2, r2
 800f9ea:	4611      	mov	r1, r2
 800f9ec:	6878      	ldr	r0, [r7, #4]
 800f9ee:	4798      	blx	r3
  }

  return USBD_OK;
 800f9f0:	2300      	movs	r3, #0
}
 800f9f2:	4618      	mov	r0, r3
 800f9f4:	3708      	adds	r7, #8
 800f9f6:	46bd      	mov	sp, r7
 800f9f8:	bd80      	pop	{r7, pc}

0800f9fa <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800f9fa:	b480      	push	{r7}
 800f9fc:	b087      	sub	sp, #28
 800f9fe:	af00      	add	r7, sp, #0
 800fa00:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800fa06:	697b      	ldr	r3, [r7, #20]
 800fa08:	781b      	ldrb	r3, [r3, #0]
 800fa0a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800fa0c:	697b      	ldr	r3, [r7, #20]
 800fa0e:	3301      	adds	r3, #1
 800fa10:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800fa12:	697b      	ldr	r3, [r7, #20]
 800fa14:	781b      	ldrb	r3, [r3, #0]
 800fa16:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800fa18:	8a3b      	ldrh	r3, [r7, #16]
 800fa1a:	021b      	lsls	r3, r3, #8
 800fa1c:	b21a      	sxth	r2, r3
 800fa1e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800fa22:	4313      	orrs	r3, r2
 800fa24:	b21b      	sxth	r3, r3
 800fa26:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800fa28:	89fb      	ldrh	r3, [r7, #14]
}
 800fa2a:	4618      	mov	r0, r3
 800fa2c:	371c      	adds	r7, #28
 800fa2e:	46bd      	mov	sp, r7
 800fa30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa34:	4770      	bx	lr
	...

0800fa38 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fa38:	b580      	push	{r7, lr}
 800fa3a:	b084      	sub	sp, #16
 800fa3c:	af00      	add	r7, sp, #0
 800fa3e:	6078      	str	r0, [r7, #4]
 800fa40:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800fa42:	2300      	movs	r3, #0
 800fa44:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800fa46:	683b      	ldr	r3, [r7, #0]
 800fa48:	781b      	ldrb	r3, [r3, #0]
 800fa4a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800fa4e:	2b40      	cmp	r3, #64	; 0x40
 800fa50:	d005      	beq.n	800fa5e <USBD_StdDevReq+0x26>
 800fa52:	2b40      	cmp	r3, #64	; 0x40
 800fa54:	d853      	bhi.n	800fafe <USBD_StdDevReq+0xc6>
 800fa56:	2b00      	cmp	r3, #0
 800fa58:	d00b      	beq.n	800fa72 <USBD_StdDevReq+0x3a>
 800fa5a:	2b20      	cmp	r3, #32
 800fa5c:	d14f      	bne.n	800fafe <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fa64:	689b      	ldr	r3, [r3, #8]
 800fa66:	6839      	ldr	r1, [r7, #0]
 800fa68:	6878      	ldr	r0, [r7, #4]
 800fa6a:	4798      	blx	r3
 800fa6c:	4603      	mov	r3, r0
 800fa6e:	73fb      	strb	r3, [r7, #15]
    break;
 800fa70:	e04a      	b.n	800fb08 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800fa72:	683b      	ldr	r3, [r7, #0]
 800fa74:	785b      	ldrb	r3, [r3, #1]
 800fa76:	2b09      	cmp	r3, #9
 800fa78:	d83b      	bhi.n	800faf2 <USBD_StdDevReq+0xba>
 800fa7a:	a201      	add	r2, pc, #4	; (adr r2, 800fa80 <USBD_StdDevReq+0x48>)
 800fa7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa80:	0800fad5 	.word	0x0800fad5
 800fa84:	0800fae9 	.word	0x0800fae9
 800fa88:	0800faf3 	.word	0x0800faf3
 800fa8c:	0800fadf 	.word	0x0800fadf
 800fa90:	0800faf3 	.word	0x0800faf3
 800fa94:	0800fab3 	.word	0x0800fab3
 800fa98:	0800faa9 	.word	0x0800faa9
 800fa9c:	0800faf3 	.word	0x0800faf3
 800faa0:	0800facb 	.word	0x0800facb
 800faa4:	0800fabd 	.word	0x0800fabd
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 800faa8:	6839      	ldr	r1, [r7, #0]
 800faaa:	6878      	ldr	r0, [r7, #4]
 800faac:	f000 f9d8 	bl	800fe60 <USBD_GetDescriptor>
      break;
 800fab0:	e024      	b.n	800fafc <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 800fab2:	6839      	ldr	r1, [r7, #0]
 800fab4:	6878      	ldr	r0, [r7, #4]
 800fab6:	f000 fb3d 	bl	8010134 <USBD_SetAddress>
      break;
 800faba:	e01f      	b.n	800fafc <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 800fabc:	6839      	ldr	r1, [r7, #0]
 800fabe:	6878      	ldr	r0, [r7, #4]
 800fac0:	f000 fb7c 	bl	80101bc <USBD_SetConfig>
 800fac4:	4603      	mov	r3, r0
 800fac6:	73fb      	strb	r3, [r7, #15]
      break;
 800fac8:	e018      	b.n	800fafc <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 800faca:	6839      	ldr	r1, [r7, #0]
 800facc:	6878      	ldr	r0, [r7, #4]
 800face:	f000 fc19 	bl	8010304 <USBD_GetConfig>
      break;
 800fad2:	e013      	b.n	800fafc <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 800fad4:	6839      	ldr	r1, [r7, #0]
 800fad6:	6878      	ldr	r0, [r7, #4]
 800fad8:	f000 fc49 	bl	801036e <USBD_GetStatus>
      break;
 800fadc:	e00e      	b.n	800fafc <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 800fade:	6839      	ldr	r1, [r7, #0]
 800fae0:	6878      	ldr	r0, [r7, #4]
 800fae2:	f000 fc77 	bl	80103d4 <USBD_SetFeature>
      break;
 800fae6:	e009      	b.n	800fafc <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 800fae8:	6839      	ldr	r1, [r7, #0]
 800faea:	6878      	ldr	r0, [r7, #4]
 800faec:	f000 fc86 	bl	80103fc <USBD_ClrFeature>
      break;
 800faf0:	e004      	b.n	800fafc <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 800faf2:	6839      	ldr	r1, [r7, #0]
 800faf4:	6878      	ldr	r0, [r7, #4]
 800faf6:	f000 fcdc 	bl	80104b2 <USBD_CtlError>
      break;
 800fafa:	bf00      	nop
    }
    break;
 800fafc:	e004      	b.n	800fb08 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 800fafe:	6839      	ldr	r1, [r7, #0]
 800fb00:	6878      	ldr	r0, [r7, #4]
 800fb02:	f000 fcd6 	bl	80104b2 <USBD_CtlError>
    break;
 800fb06:	bf00      	nop
  }

  return ret;
 800fb08:	7bfb      	ldrb	r3, [r7, #15]
}
 800fb0a:	4618      	mov	r0, r3
 800fb0c:	3710      	adds	r7, #16
 800fb0e:	46bd      	mov	sp, r7
 800fb10:	bd80      	pop	{r7, pc}
 800fb12:	bf00      	nop

0800fb14 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fb14:	b580      	push	{r7, lr}
 800fb16:	b084      	sub	sp, #16
 800fb18:	af00      	add	r7, sp, #0
 800fb1a:	6078      	str	r0, [r7, #4]
 800fb1c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800fb1e:	2300      	movs	r3, #0
 800fb20:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800fb22:	683b      	ldr	r3, [r7, #0]
 800fb24:	781b      	ldrb	r3, [r3, #0]
 800fb26:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800fb2a:	2b40      	cmp	r3, #64	; 0x40
 800fb2c:	d005      	beq.n	800fb3a <USBD_StdItfReq+0x26>
 800fb2e:	2b40      	cmp	r3, #64	; 0x40
 800fb30:	d82e      	bhi.n	800fb90 <USBD_StdItfReq+0x7c>
 800fb32:	2b00      	cmp	r3, #0
 800fb34:	d001      	beq.n	800fb3a <USBD_StdItfReq+0x26>
 800fb36:	2b20      	cmp	r3, #32
 800fb38:	d12a      	bne.n	800fb90 <USBD_StdItfReq+0x7c>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fb40:	3b01      	subs	r3, #1
 800fb42:	2b02      	cmp	r3, #2
 800fb44:	d81d      	bhi.n	800fb82 <USBD_StdItfReq+0x6e>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800fb46:	683b      	ldr	r3, [r7, #0]
 800fb48:	889b      	ldrh	r3, [r3, #4]
 800fb4a:	b2db      	uxtb	r3, r3
 800fb4c:	2b01      	cmp	r3, #1
 800fb4e:	d813      	bhi.n	800fb78 <USBD_StdItfReq+0x64>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fb56:	689b      	ldr	r3, [r3, #8]
 800fb58:	6839      	ldr	r1, [r7, #0]
 800fb5a:	6878      	ldr	r0, [r7, #4]
 800fb5c:	4798      	blx	r3
 800fb5e:	4603      	mov	r3, r0
 800fb60:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800fb62:	683b      	ldr	r3, [r7, #0]
 800fb64:	88db      	ldrh	r3, [r3, #6]
 800fb66:	2b00      	cmp	r3, #0
 800fb68:	d110      	bne.n	800fb8c <USBD_StdItfReq+0x78>
 800fb6a:	7bfb      	ldrb	r3, [r7, #15]
 800fb6c:	2b00      	cmp	r3, #0
 800fb6e:	d10d      	bne.n	800fb8c <USBD_StdItfReq+0x78>
        {
          (void)USBD_CtlSendStatus(pdev);
 800fb70:	6878      	ldr	r0, [r7, #4]
 800fb72:	f000 fd69 	bl	8010648 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800fb76:	e009      	b.n	800fb8c <USBD_StdItfReq+0x78>
        USBD_CtlError(pdev, req);
 800fb78:	6839      	ldr	r1, [r7, #0]
 800fb7a:	6878      	ldr	r0, [r7, #4]
 800fb7c:	f000 fc99 	bl	80104b2 <USBD_CtlError>
      break;
 800fb80:	e004      	b.n	800fb8c <USBD_StdItfReq+0x78>

    default:
      USBD_CtlError(pdev, req);
 800fb82:	6839      	ldr	r1, [r7, #0]
 800fb84:	6878      	ldr	r0, [r7, #4]
 800fb86:	f000 fc94 	bl	80104b2 <USBD_CtlError>
      break;
 800fb8a:	e000      	b.n	800fb8e <USBD_StdItfReq+0x7a>
      break;
 800fb8c:	bf00      	nop
    }
    break;
 800fb8e:	e004      	b.n	800fb9a <USBD_StdItfReq+0x86>

  default:
    USBD_CtlError(pdev, req);
 800fb90:	6839      	ldr	r1, [r7, #0]
 800fb92:	6878      	ldr	r0, [r7, #4]
 800fb94:	f000 fc8d 	bl	80104b2 <USBD_CtlError>
    break;
 800fb98:	bf00      	nop
  }

  return ret;
 800fb9a:	7bfb      	ldrb	r3, [r7, #15]
}
 800fb9c:	4618      	mov	r0, r3
 800fb9e:	3710      	adds	r7, #16
 800fba0:	46bd      	mov	sp, r7
 800fba2:	bd80      	pop	{r7, pc}

0800fba4 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fba4:	b580      	push	{r7, lr}
 800fba6:	b084      	sub	sp, #16
 800fba8:	af00      	add	r7, sp, #0
 800fbaa:	6078      	str	r0, [r7, #4]
 800fbac:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800fbae:	2300      	movs	r3, #0
 800fbb0:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800fbb2:	683b      	ldr	r3, [r7, #0]
 800fbb4:	889b      	ldrh	r3, [r3, #4]
 800fbb6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800fbb8:	683b      	ldr	r3, [r7, #0]
 800fbba:	781b      	ldrb	r3, [r3, #0]
 800fbbc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800fbc0:	2b40      	cmp	r3, #64	; 0x40
 800fbc2:	d007      	beq.n	800fbd4 <USBD_StdEPReq+0x30>
 800fbc4:	2b40      	cmp	r3, #64	; 0x40
 800fbc6:	f200 8140 	bhi.w	800fe4a <USBD_StdEPReq+0x2a6>
 800fbca:	2b00      	cmp	r3, #0
 800fbcc:	d00c      	beq.n	800fbe8 <USBD_StdEPReq+0x44>
 800fbce:	2b20      	cmp	r3, #32
 800fbd0:	f040 813b 	bne.w	800fe4a <USBD_StdEPReq+0x2a6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800fbd4:	687b      	ldr	r3, [r7, #4]
 800fbd6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fbda:	689b      	ldr	r3, [r3, #8]
 800fbdc:	6839      	ldr	r1, [r7, #0]
 800fbde:	6878      	ldr	r0, [r7, #4]
 800fbe0:	4798      	blx	r3
 800fbe2:	4603      	mov	r3, r0
 800fbe4:	73fb      	strb	r3, [r7, #15]
    break;
 800fbe6:	e135      	b.n	800fe54 <USBD_StdEPReq+0x2b0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800fbe8:	683b      	ldr	r3, [r7, #0]
 800fbea:	785b      	ldrb	r3, [r3, #1]
 800fbec:	2b03      	cmp	r3, #3
 800fbee:	d007      	beq.n	800fc00 <USBD_StdEPReq+0x5c>
 800fbf0:	2b03      	cmp	r3, #3
 800fbf2:	f300 8124 	bgt.w	800fe3e <USBD_StdEPReq+0x29a>
 800fbf6:	2b00      	cmp	r3, #0
 800fbf8:	d07b      	beq.n	800fcf2 <USBD_StdEPReq+0x14e>
 800fbfa:	2b01      	cmp	r3, #1
 800fbfc:	d03b      	beq.n	800fc76 <USBD_StdEPReq+0xd2>
 800fbfe:	e11e      	b.n	800fe3e <USBD_StdEPReq+0x29a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fc06:	2b02      	cmp	r3, #2
 800fc08:	d002      	beq.n	800fc10 <USBD_StdEPReq+0x6c>
 800fc0a:	2b03      	cmp	r3, #3
 800fc0c:	d016      	beq.n	800fc3c <USBD_StdEPReq+0x98>
 800fc0e:	e02c      	b.n	800fc6a <USBD_StdEPReq+0xc6>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800fc10:	7bbb      	ldrb	r3, [r7, #14]
 800fc12:	2b00      	cmp	r3, #0
 800fc14:	d00d      	beq.n	800fc32 <USBD_StdEPReq+0x8e>
 800fc16:	7bbb      	ldrb	r3, [r7, #14]
 800fc18:	2b80      	cmp	r3, #128	; 0x80
 800fc1a:	d00a      	beq.n	800fc32 <USBD_StdEPReq+0x8e>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800fc1c:	7bbb      	ldrb	r3, [r7, #14]
 800fc1e:	4619      	mov	r1, r3
 800fc20:	6878      	ldr	r0, [r7, #4]
 800fc22:	f001 f9cf 	bl	8010fc4 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800fc26:	2180      	movs	r1, #128	; 0x80
 800fc28:	6878      	ldr	r0, [r7, #4]
 800fc2a:	f001 f9cb 	bl	8010fc4 <USBD_LL_StallEP>
 800fc2e:	bf00      	nop
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800fc30:	e020      	b.n	800fc74 <USBD_StdEPReq+0xd0>
          USBD_CtlError(pdev, req);
 800fc32:	6839      	ldr	r1, [r7, #0]
 800fc34:	6878      	ldr	r0, [r7, #4]
 800fc36:	f000 fc3c 	bl	80104b2 <USBD_CtlError>
        break;
 800fc3a:	e01b      	b.n	800fc74 <USBD_StdEPReq+0xd0>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800fc3c:	683b      	ldr	r3, [r7, #0]
 800fc3e:	885b      	ldrh	r3, [r3, #2]
 800fc40:	2b00      	cmp	r3, #0
 800fc42:	d10e      	bne.n	800fc62 <USBD_StdEPReq+0xbe>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800fc44:	7bbb      	ldrb	r3, [r7, #14]
 800fc46:	2b00      	cmp	r3, #0
 800fc48:	d00b      	beq.n	800fc62 <USBD_StdEPReq+0xbe>
 800fc4a:	7bbb      	ldrb	r3, [r7, #14]
 800fc4c:	2b80      	cmp	r3, #128	; 0x80
 800fc4e:	d008      	beq.n	800fc62 <USBD_StdEPReq+0xbe>
 800fc50:	683b      	ldr	r3, [r7, #0]
 800fc52:	88db      	ldrh	r3, [r3, #6]
 800fc54:	2b00      	cmp	r3, #0
 800fc56:	d104      	bne.n	800fc62 <USBD_StdEPReq+0xbe>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 800fc58:	7bbb      	ldrb	r3, [r7, #14]
 800fc5a:	4619      	mov	r1, r3
 800fc5c:	6878      	ldr	r0, [r7, #4]
 800fc5e:	f001 f9b1 	bl	8010fc4 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 800fc62:	6878      	ldr	r0, [r7, #4]
 800fc64:	f000 fcf0 	bl	8010648 <USBD_CtlSendStatus>

        break;
 800fc68:	e004      	b.n	800fc74 <USBD_StdEPReq+0xd0>

      default:
        USBD_CtlError(pdev, req);
 800fc6a:	6839      	ldr	r1, [r7, #0]
 800fc6c:	6878      	ldr	r0, [r7, #4]
 800fc6e:	f000 fc20 	bl	80104b2 <USBD_CtlError>
        break;
 800fc72:	bf00      	nop
      }
      break;
 800fc74:	e0e8      	b.n	800fe48 <USBD_StdEPReq+0x2a4>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 800fc76:	687b      	ldr	r3, [r7, #4]
 800fc78:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fc7c:	2b02      	cmp	r3, #2
 800fc7e:	d002      	beq.n	800fc86 <USBD_StdEPReq+0xe2>
 800fc80:	2b03      	cmp	r3, #3
 800fc82:	d016      	beq.n	800fcb2 <USBD_StdEPReq+0x10e>
 800fc84:	e02e      	b.n	800fce4 <USBD_StdEPReq+0x140>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800fc86:	7bbb      	ldrb	r3, [r7, #14]
 800fc88:	2b00      	cmp	r3, #0
 800fc8a:	d00d      	beq.n	800fca8 <USBD_StdEPReq+0x104>
 800fc8c:	7bbb      	ldrb	r3, [r7, #14]
 800fc8e:	2b80      	cmp	r3, #128	; 0x80
 800fc90:	d00a      	beq.n	800fca8 <USBD_StdEPReq+0x104>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800fc92:	7bbb      	ldrb	r3, [r7, #14]
 800fc94:	4619      	mov	r1, r3
 800fc96:	6878      	ldr	r0, [r7, #4]
 800fc98:	f001 f994 	bl	8010fc4 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800fc9c:	2180      	movs	r1, #128	; 0x80
 800fc9e:	6878      	ldr	r0, [r7, #4]
 800fca0:	f001 f990 	bl	8010fc4 <USBD_LL_StallEP>
 800fca4:	bf00      	nop
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800fca6:	e023      	b.n	800fcf0 <USBD_StdEPReq+0x14c>
          USBD_CtlError(pdev, req);
 800fca8:	6839      	ldr	r1, [r7, #0]
 800fcaa:	6878      	ldr	r0, [r7, #4]
 800fcac:	f000 fc01 	bl	80104b2 <USBD_CtlError>
        break;
 800fcb0:	e01e      	b.n	800fcf0 <USBD_StdEPReq+0x14c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800fcb2:	683b      	ldr	r3, [r7, #0]
 800fcb4:	885b      	ldrh	r3, [r3, #2]
 800fcb6:	2b00      	cmp	r3, #0
 800fcb8:	d119      	bne.n	800fcee <USBD_StdEPReq+0x14a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800fcba:	7bbb      	ldrb	r3, [r7, #14]
 800fcbc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fcc0:	2b00      	cmp	r3, #0
 800fcc2:	d004      	beq.n	800fcce <USBD_StdEPReq+0x12a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800fcc4:	7bbb      	ldrb	r3, [r7, #14]
 800fcc6:	4619      	mov	r1, r3
 800fcc8:	6878      	ldr	r0, [r7, #4]
 800fcca:	f001 f99a 	bl	8011002 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 800fcce:	6878      	ldr	r0, [r7, #4]
 800fcd0:	f000 fcba 	bl	8010648 <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fcda:	689b      	ldr	r3, [r3, #8]
 800fcdc:	6839      	ldr	r1, [r7, #0]
 800fcde:	6878      	ldr	r0, [r7, #4]
 800fce0:	4798      	blx	r3
        }
        break;
 800fce2:	e004      	b.n	800fcee <USBD_StdEPReq+0x14a>

      default:
        USBD_CtlError(pdev, req);
 800fce4:	6839      	ldr	r1, [r7, #0]
 800fce6:	6878      	ldr	r0, [r7, #4]
 800fce8:	f000 fbe3 	bl	80104b2 <USBD_CtlError>
        break;
 800fcec:	e000      	b.n	800fcf0 <USBD_StdEPReq+0x14c>
        break;
 800fcee:	bf00      	nop
      }
      break;
 800fcf0:	e0aa      	b.n	800fe48 <USBD_StdEPReq+0x2a4>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800fcf2:	687b      	ldr	r3, [r7, #4]
 800fcf4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fcf8:	2b02      	cmp	r3, #2
 800fcfa:	d002      	beq.n	800fd02 <USBD_StdEPReq+0x15e>
 800fcfc:	2b03      	cmp	r3, #3
 800fcfe:	d032      	beq.n	800fd66 <USBD_StdEPReq+0x1c2>
 800fd00:	e097      	b.n	800fe32 <USBD_StdEPReq+0x28e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800fd02:	7bbb      	ldrb	r3, [r7, #14]
 800fd04:	2b00      	cmp	r3, #0
 800fd06:	d007      	beq.n	800fd18 <USBD_StdEPReq+0x174>
 800fd08:	7bbb      	ldrb	r3, [r7, #14]
 800fd0a:	2b80      	cmp	r3, #128	; 0x80
 800fd0c:	d004      	beq.n	800fd18 <USBD_StdEPReq+0x174>
        {
          USBD_CtlError(pdev, req);
 800fd0e:	6839      	ldr	r1, [r7, #0]
 800fd10:	6878      	ldr	r0, [r7, #4]
 800fd12:	f000 fbce 	bl	80104b2 <USBD_CtlError>
          break;
 800fd16:	e091      	b.n	800fe3c <USBD_StdEPReq+0x298>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800fd18:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fd1c:	2b00      	cmp	r3, #0
 800fd1e:	da0b      	bge.n	800fd38 <USBD_StdEPReq+0x194>
 800fd20:	7bbb      	ldrb	r3, [r7, #14]
 800fd22:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800fd26:	4613      	mov	r3, r2
 800fd28:	009b      	lsls	r3, r3, #2
 800fd2a:	4413      	add	r3, r2
 800fd2c:	009b      	lsls	r3, r3, #2
 800fd2e:	3310      	adds	r3, #16
 800fd30:	687a      	ldr	r2, [r7, #4]
 800fd32:	4413      	add	r3, r2
 800fd34:	3304      	adds	r3, #4
 800fd36:	e00b      	b.n	800fd50 <USBD_StdEPReq+0x1ac>
              &pdev->ep_out[ep_addr & 0x7FU];
 800fd38:	7bbb      	ldrb	r3, [r7, #14]
 800fd3a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800fd3e:	4613      	mov	r3, r2
 800fd40:	009b      	lsls	r3, r3, #2
 800fd42:	4413      	add	r3, r2
 800fd44:	009b      	lsls	r3, r3, #2
 800fd46:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800fd4a:	687a      	ldr	r2, [r7, #4]
 800fd4c:	4413      	add	r3, r2
 800fd4e:	3304      	adds	r3, #4
 800fd50:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 800fd52:	68bb      	ldr	r3, [r7, #8]
 800fd54:	2200      	movs	r2, #0
 800fd56:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800fd58:	68bb      	ldr	r3, [r7, #8]
 800fd5a:	2202      	movs	r2, #2
 800fd5c:	4619      	mov	r1, r3
 800fd5e:	6878      	ldr	r0, [r7, #4]
 800fd60:	f000 fc18 	bl	8010594 <USBD_CtlSendData>
        break;
 800fd64:	e06a      	b.n	800fe3c <USBD_StdEPReq+0x298>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 800fd66:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fd6a:	2b00      	cmp	r3, #0
 800fd6c:	da11      	bge.n	800fd92 <USBD_StdEPReq+0x1ee>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800fd6e:	7bbb      	ldrb	r3, [r7, #14]
 800fd70:	f003 020f 	and.w	r2, r3, #15
 800fd74:	6879      	ldr	r1, [r7, #4]
 800fd76:	4613      	mov	r3, r2
 800fd78:	009b      	lsls	r3, r3, #2
 800fd7a:	4413      	add	r3, r2
 800fd7c:	009b      	lsls	r3, r3, #2
 800fd7e:	440b      	add	r3, r1
 800fd80:	3324      	adds	r3, #36	; 0x24
 800fd82:	881b      	ldrh	r3, [r3, #0]
 800fd84:	2b00      	cmp	r3, #0
 800fd86:	d117      	bne.n	800fdb8 <USBD_StdEPReq+0x214>
          {
            USBD_CtlError(pdev, req);
 800fd88:	6839      	ldr	r1, [r7, #0]
 800fd8a:	6878      	ldr	r0, [r7, #4]
 800fd8c:	f000 fb91 	bl	80104b2 <USBD_CtlError>
            break;
 800fd90:	e054      	b.n	800fe3c <USBD_StdEPReq+0x298>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800fd92:	7bbb      	ldrb	r3, [r7, #14]
 800fd94:	f003 020f 	and.w	r2, r3, #15
 800fd98:	6879      	ldr	r1, [r7, #4]
 800fd9a:	4613      	mov	r3, r2
 800fd9c:	009b      	lsls	r3, r3, #2
 800fd9e:	4413      	add	r3, r2
 800fda0:	009b      	lsls	r3, r3, #2
 800fda2:	440b      	add	r3, r1
 800fda4:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800fda8:	881b      	ldrh	r3, [r3, #0]
 800fdaa:	2b00      	cmp	r3, #0
 800fdac:	d104      	bne.n	800fdb8 <USBD_StdEPReq+0x214>
          {
            USBD_CtlError(pdev, req);
 800fdae:	6839      	ldr	r1, [r7, #0]
 800fdb0:	6878      	ldr	r0, [r7, #4]
 800fdb2:	f000 fb7e 	bl	80104b2 <USBD_CtlError>
            break;
 800fdb6:	e041      	b.n	800fe3c <USBD_StdEPReq+0x298>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800fdb8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fdbc:	2b00      	cmp	r3, #0
 800fdbe:	da0b      	bge.n	800fdd8 <USBD_StdEPReq+0x234>
 800fdc0:	7bbb      	ldrb	r3, [r7, #14]
 800fdc2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800fdc6:	4613      	mov	r3, r2
 800fdc8:	009b      	lsls	r3, r3, #2
 800fdca:	4413      	add	r3, r2
 800fdcc:	009b      	lsls	r3, r3, #2
 800fdce:	3310      	adds	r3, #16
 800fdd0:	687a      	ldr	r2, [r7, #4]
 800fdd2:	4413      	add	r3, r2
 800fdd4:	3304      	adds	r3, #4
 800fdd6:	e00b      	b.n	800fdf0 <USBD_StdEPReq+0x24c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800fdd8:	7bbb      	ldrb	r3, [r7, #14]
 800fdda:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800fdde:	4613      	mov	r3, r2
 800fde0:	009b      	lsls	r3, r3, #2
 800fde2:	4413      	add	r3, r2
 800fde4:	009b      	lsls	r3, r3, #2
 800fde6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800fdea:	687a      	ldr	r2, [r7, #4]
 800fdec:	4413      	add	r3, r2
 800fdee:	3304      	adds	r3, #4
 800fdf0:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800fdf2:	7bbb      	ldrb	r3, [r7, #14]
 800fdf4:	2b00      	cmp	r3, #0
 800fdf6:	d002      	beq.n	800fdfe <USBD_StdEPReq+0x25a>
 800fdf8:	7bbb      	ldrb	r3, [r7, #14]
 800fdfa:	2b80      	cmp	r3, #128	; 0x80
 800fdfc:	d103      	bne.n	800fe06 <USBD_StdEPReq+0x262>
          {
            pep->status = 0x0000U;
 800fdfe:	68bb      	ldr	r3, [r7, #8]
 800fe00:	2200      	movs	r2, #0
 800fe02:	601a      	str	r2, [r3, #0]
 800fe04:	e00e      	b.n	800fe24 <USBD_StdEPReq+0x280>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800fe06:	7bbb      	ldrb	r3, [r7, #14]
 800fe08:	4619      	mov	r1, r3
 800fe0a:	6878      	ldr	r0, [r7, #4]
 800fe0c:	f001 f918 	bl	8011040 <USBD_LL_IsStallEP>
 800fe10:	4603      	mov	r3, r0
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	d003      	beq.n	800fe1e <USBD_StdEPReq+0x27a>
          {
            pep->status = 0x0001U;
 800fe16:	68bb      	ldr	r3, [r7, #8]
 800fe18:	2201      	movs	r2, #1
 800fe1a:	601a      	str	r2, [r3, #0]
 800fe1c:	e002      	b.n	800fe24 <USBD_StdEPReq+0x280>
          }
          else
          {
            pep->status = 0x0000U;
 800fe1e:	68bb      	ldr	r3, [r7, #8]
 800fe20:	2200      	movs	r2, #0
 800fe22:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800fe24:	68bb      	ldr	r3, [r7, #8]
 800fe26:	2202      	movs	r2, #2
 800fe28:	4619      	mov	r1, r3
 800fe2a:	6878      	ldr	r0, [r7, #4]
 800fe2c:	f000 fbb2 	bl	8010594 <USBD_CtlSendData>
          break;
 800fe30:	e004      	b.n	800fe3c <USBD_StdEPReq+0x298>

      default:
        USBD_CtlError(pdev, req);
 800fe32:	6839      	ldr	r1, [r7, #0]
 800fe34:	6878      	ldr	r0, [r7, #4]
 800fe36:	f000 fb3c 	bl	80104b2 <USBD_CtlError>
        break;
 800fe3a:	bf00      	nop
      }
      break;
 800fe3c:	e004      	b.n	800fe48 <USBD_StdEPReq+0x2a4>

    default:
      USBD_CtlError(pdev, req);
 800fe3e:	6839      	ldr	r1, [r7, #0]
 800fe40:	6878      	ldr	r0, [r7, #4]
 800fe42:	f000 fb36 	bl	80104b2 <USBD_CtlError>
      break;
 800fe46:	bf00      	nop
    }
    break;
 800fe48:	e004      	b.n	800fe54 <USBD_StdEPReq+0x2b0>

  default:
    USBD_CtlError(pdev, req);
 800fe4a:	6839      	ldr	r1, [r7, #0]
 800fe4c:	6878      	ldr	r0, [r7, #4]
 800fe4e:	f000 fb30 	bl	80104b2 <USBD_CtlError>
    break;
 800fe52:	bf00      	nop
  }

  return ret;
 800fe54:	7bfb      	ldrb	r3, [r7, #15]
}
 800fe56:	4618      	mov	r0, r3
 800fe58:	3710      	adds	r7, #16
 800fe5a:	46bd      	mov	sp, r7
 800fe5c:	bd80      	pop	{r7, pc}
	...

0800fe60 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fe60:	b580      	push	{r7, lr}
 800fe62:	b084      	sub	sp, #16
 800fe64:	af00      	add	r7, sp, #0
 800fe66:	6078      	str	r0, [r7, #4]
 800fe68:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800fe6a:	2300      	movs	r3, #0
 800fe6c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800fe6e:	2300      	movs	r3, #0
 800fe70:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800fe72:	2300      	movs	r3, #0
 800fe74:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800fe76:	683b      	ldr	r3, [r7, #0]
 800fe78:	885b      	ldrh	r3, [r3, #2]
 800fe7a:	0a1b      	lsrs	r3, r3, #8
 800fe7c:	b29b      	uxth	r3, r3
 800fe7e:	3b01      	subs	r3, #1
 800fe80:	2b06      	cmp	r3, #6
 800fe82:	f200 8128 	bhi.w	80100d6 <USBD_GetDescriptor+0x276>
 800fe86:	a201      	add	r2, pc, #4	; (adr r2, 800fe8c <USBD_GetDescriptor+0x2c>)
 800fe88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe8c:	0800fea9 	.word	0x0800fea9
 800fe90:	0800fec1 	.word	0x0800fec1
 800fe94:	0800ff01 	.word	0x0800ff01
 800fe98:	080100d7 	.word	0x080100d7
 800fe9c:	080100d7 	.word	0x080100d7
 800fea0:	08010077 	.word	0x08010077
 800fea4:	080100a3 	.word	0x080100a3
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800feae:	681b      	ldr	r3, [r3, #0]
 800feb0:	687a      	ldr	r2, [r7, #4]
 800feb2:	7c12      	ldrb	r2, [r2, #16]
 800feb4:	f107 0108 	add.w	r1, r7, #8
 800feb8:	4610      	mov	r0, r2
 800feba:	4798      	blx	r3
 800febc:	60f8      	str	r0, [r7, #12]
    break;
 800febe:	e112      	b.n	80100e6 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fec0:	687b      	ldr	r3, [r7, #4]
 800fec2:	7c1b      	ldrb	r3, [r3, #16]
 800fec4:	2b00      	cmp	r3, #0
 800fec6:	d10d      	bne.n	800fee4 <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fed0:	f107 0208 	add.w	r2, r7, #8
 800fed4:	4610      	mov	r0, r2
 800fed6:	4798      	blx	r3
 800fed8:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800feda:	68fb      	ldr	r3, [r7, #12]
 800fedc:	3301      	adds	r3, #1
 800fede:	2202      	movs	r2, #2
 800fee0:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800fee2:	e100      	b.n	80100e6 <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800fee4:	687b      	ldr	r3, [r7, #4]
 800fee6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800feea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800feec:	f107 0208 	add.w	r2, r7, #8
 800fef0:	4610      	mov	r0, r2
 800fef2:	4798      	blx	r3
 800fef4:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800fef6:	68fb      	ldr	r3, [r7, #12]
 800fef8:	3301      	adds	r3, #1
 800fefa:	2202      	movs	r2, #2
 800fefc:	701a      	strb	r2, [r3, #0]
    break;
 800fefe:	e0f2      	b.n	80100e6 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800ff00:	683b      	ldr	r3, [r7, #0]
 800ff02:	885b      	ldrh	r3, [r3, #2]
 800ff04:	b2db      	uxtb	r3, r3
 800ff06:	2b05      	cmp	r3, #5
 800ff08:	f200 80ac 	bhi.w	8010064 <USBD_GetDescriptor+0x204>
 800ff0c:	a201      	add	r2, pc, #4	; (adr r2, 800ff14 <USBD_GetDescriptor+0xb4>)
 800ff0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff12:	bf00      	nop
 800ff14:	0800ff2d 	.word	0x0800ff2d
 800ff18:	0800ff61 	.word	0x0800ff61
 800ff1c:	0800ff95 	.word	0x0800ff95
 800ff20:	0800ffc9 	.word	0x0800ffc9
 800ff24:	0800fffd 	.word	0x0800fffd
 800ff28:	08010031 	.word	0x08010031
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ff32:	685b      	ldr	r3, [r3, #4]
 800ff34:	2b00      	cmp	r3, #0
 800ff36:	d00b      	beq.n	800ff50 <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ff3e:	685b      	ldr	r3, [r3, #4]
 800ff40:	687a      	ldr	r2, [r7, #4]
 800ff42:	7c12      	ldrb	r2, [r2, #16]
 800ff44:	f107 0108 	add.w	r1, r7, #8
 800ff48:	4610      	mov	r0, r2
 800ff4a:	4798      	blx	r3
 800ff4c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ff4e:	e091      	b.n	8010074 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800ff50:	6839      	ldr	r1, [r7, #0]
 800ff52:	6878      	ldr	r0, [r7, #4]
 800ff54:	f000 faad 	bl	80104b2 <USBD_CtlError>
        err++;
 800ff58:	7afb      	ldrb	r3, [r7, #11]
 800ff5a:	3301      	adds	r3, #1
 800ff5c:	72fb      	strb	r3, [r7, #11]
      break;
 800ff5e:	e089      	b.n	8010074 <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ff60:	687b      	ldr	r3, [r7, #4]
 800ff62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ff66:	689b      	ldr	r3, [r3, #8]
 800ff68:	2b00      	cmp	r3, #0
 800ff6a:	d00b      	beq.n	800ff84 <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ff6c:	687b      	ldr	r3, [r7, #4]
 800ff6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ff72:	689b      	ldr	r3, [r3, #8]
 800ff74:	687a      	ldr	r2, [r7, #4]
 800ff76:	7c12      	ldrb	r2, [r2, #16]
 800ff78:	f107 0108 	add.w	r1, r7, #8
 800ff7c:	4610      	mov	r0, r2
 800ff7e:	4798      	blx	r3
 800ff80:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ff82:	e077      	b.n	8010074 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800ff84:	6839      	ldr	r1, [r7, #0]
 800ff86:	6878      	ldr	r0, [r7, #4]
 800ff88:	f000 fa93 	bl	80104b2 <USBD_CtlError>
        err++;
 800ff8c:	7afb      	ldrb	r3, [r7, #11]
 800ff8e:	3301      	adds	r3, #1
 800ff90:	72fb      	strb	r3, [r7, #11]
      break;
 800ff92:	e06f      	b.n	8010074 <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ff9a:	68db      	ldr	r3, [r3, #12]
 800ff9c:	2b00      	cmp	r3, #0
 800ff9e:	d00b      	beq.n	800ffb8 <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800ffa0:	687b      	ldr	r3, [r7, #4]
 800ffa2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ffa6:	68db      	ldr	r3, [r3, #12]
 800ffa8:	687a      	ldr	r2, [r7, #4]
 800ffaa:	7c12      	ldrb	r2, [r2, #16]
 800ffac:	f107 0108 	add.w	r1, r7, #8
 800ffb0:	4610      	mov	r0, r2
 800ffb2:	4798      	blx	r3
 800ffb4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ffb6:	e05d      	b.n	8010074 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800ffb8:	6839      	ldr	r1, [r7, #0]
 800ffba:	6878      	ldr	r0, [r7, #4]
 800ffbc:	f000 fa79 	bl	80104b2 <USBD_CtlError>
        err++;
 800ffc0:	7afb      	ldrb	r3, [r7, #11]
 800ffc2:	3301      	adds	r3, #1
 800ffc4:	72fb      	strb	r3, [r7, #11]
      break;
 800ffc6:	e055      	b.n	8010074 <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800ffc8:	687b      	ldr	r3, [r7, #4]
 800ffca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ffce:	691b      	ldr	r3, [r3, #16]
 800ffd0:	2b00      	cmp	r3, #0
 800ffd2:	d00b      	beq.n	800ffec <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ffda:	691b      	ldr	r3, [r3, #16]
 800ffdc:	687a      	ldr	r2, [r7, #4]
 800ffde:	7c12      	ldrb	r2, [r2, #16]
 800ffe0:	f107 0108 	add.w	r1, r7, #8
 800ffe4:	4610      	mov	r0, r2
 800ffe6:	4798      	blx	r3
 800ffe8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ffea:	e043      	b.n	8010074 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800ffec:	6839      	ldr	r1, [r7, #0]
 800ffee:	6878      	ldr	r0, [r7, #4]
 800fff0:	f000 fa5f 	bl	80104b2 <USBD_CtlError>
        err++;
 800fff4:	7afb      	ldrb	r3, [r7, #11]
 800fff6:	3301      	adds	r3, #1
 800fff8:	72fb      	strb	r3, [r7, #11]
      break;
 800fffa:	e03b      	b.n	8010074 <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800fffc:	687b      	ldr	r3, [r7, #4]
 800fffe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010002:	695b      	ldr	r3, [r3, #20]
 8010004:	2b00      	cmp	r3, #0
 8010006:	d00b      	beq.n	8010020 <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8010008:	687b      	ldr	r3, [r7, #4]
 801000a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801000e:	695b      	ldr	r3, [r3, #20]
 8010010:	687a      	ldr	r2, [r7, #4]
 8010012:	7c12      	ldrb	r2, [r2, #16]
 8010014:	f107 0108 	add.w	r1, r7, #8
 8010018:	4610      	mov	r0, r2
 801001a:	4798      	blx	r3
 801001c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801001e:	e029      	b.n	8010074 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8010020:	6839      	ldr	r1, [r7, #0]
 8010022:	6878      	ldr	r0, [r7, #4]
 8010024:	f000 fa45 	bl	80104b2 <USBD_CtlError>
        err++;
 8010028:	7afb      	ldrb	r3, [r7, #11]
 801002a:	3301      	adds	r3, #1
 801002c:	72fb      	strb	r3, [r7, #11]
      break;
 801002e:	e021      	b.n	8010074 <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8010030:	687b      	ldr	r3, [r7, #4]
 8010032:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010036:	699b      	ldr	r3, [r3, #24]
 8010038:	2b00      	cmp	r3, #0
 801003a:	d00b      	beq.n	8010054 <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 801003c:	687b      	ldr	r3, [r7, #4]
 801003e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010042:	699b      	ldr	r3, [r3, #24]
 8010044:	687a      	ldr	r2, [r7, #4]
 8010046:	7c12      	ldrb	r2, [r2, #16]
 8010048:	f107 0108 	add.w	r1, r7, #8
 801004c:	4610      	mov	r0, r2
 801004e:	4798      	blx	r3
 8010050:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010052:	e00f      	b.n	8010074 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8010054:	6839      	ldr	r1, [r7, #0]
 8010056:	6878      	ldr	r0, [r7, #4]
 8010058:	f000 fa2b 	bl	80104b2 <USBD_CtlError>
        err++;
 801005c:	7afb      	ldrb	r3, [r7, #11]
 801005e:	3301      	adds	r3, #1
 8010060:	72fb      	strb	r3, [r7, #11]
      break;
 8010062:	e007      	b.n	8010074 <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 8010064:	6839      	ldr	r1, [r7, #0]
 8010066:	6878      	ldr	r0, [r7, #4]
 8010068:	f000 fa23 	bl	80104b2 <USBD_CtlError>
      err++;
 801006c:	7afb      	ldrb	r3, [r7, #11]
 801006e:	3301      	adds	r3, #1
 8010070:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 8010072:	bf00      	nop
    }
    break;
 8010074:	e037      	b.n	80100e6 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010076:	687b      	ldr	r3, [r7, #4]
 8010078:	7c1b      	ldrb	r3, [r3, #16]
 801007a:	2b00      	cmp	r3, #0
 801007c:	d109      	bne.n	8010092 <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 801007e:	687b      	ldr	r3, [r7, #4]
 8010080:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010084:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010086:	f107 0208 	add.w	r2, r7, #8
 801008a:	4610      	mov	r0, r2
 801008c:	4798      	blx	r3
 801008e:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8010090:	e029      	b.n	80100e6 <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 8010092:	6839      	ldr	r1, [r7, #0]
 8010094:	6878      	ldr	r0, [r7, #4]
 8010096:	f000 fa0c 	bl	80104b2 <USBD_CtlError>
      err++;
 801009a:	7afb      	ldrb	r3, [r7, #11]
 801009c:	3301      	adds	r3, #1
 801009e:	72fb      	strb	r3, [r7, #11]
    break;
 80100a0:	e021      	b.n	80100e6 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	7c1b      	ldrb	r3, [r3, #16]
 80100a6:	2b00      	cmp	r3, #0
 80100a8:	d10d      	bne.n	80100c6 <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80100aa:	687b      	ldr	r3, [r7, #4]
 80100ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80100b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80100b2:	f107 0208 	add.w	r2, r7, #8
 80100b6:	4610      	mov	r0, r2
 80100b8:	4798      	blx	r3
 80100ba:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80100bc:	68fb      	ldr	r3, [r7, #12]
 80100be:	3301      	adds	r3, #1
 80100c0:	2207      	movs	r2, #7
 80100c2:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 80100c4:	e00f      	b.n	80100e6 <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 80100c6:	6839      	ldr	r1, [r7, #0]
 80100c8:	6878      	ldr	r0, [r7, #4]
 80100ca:	f000 f9f2 	bl	80104b2 <USBD_CtlError>
      err++;
 80100ce:	7afb      	ldrb	r3, [r7, #11]
 80100d0:	3301      	adds	r3, #1
 80100d2:	72fb      	strb	r3, [r7, #11]
    break;
 80100d4:	e007      	b.n	80100e6 <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 80100d6:	6839      	ldr	r1, [r7, #0]
 80100d8:	6878      	ldr	r0, [r7, #4]
 80100da:	f000 f9ea 	bl	80104b2 <USBD_CtlError>
    err++;
 80100de:	7afb      	ldrb	r3, [r7, #11]
 80100e0:	3301      	adds	r3, #1
 80100e2:	72fb      	strb	r3, [r7, #11]
    break;
 80100e4:	bf00      	nop
  }

  if (err != 0U)
 80100e6:	7afb      	ldrb	r3, [r7, #11]
 80100e8:	2b00      	cmp	r3, #0
 80100ea:	d11e      	bne.n	801012a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 80100ec:	683b      	ldr	r3, [r7, #0]
 80100ee:	88db      	ldrh	r3, [r3, #6]
 80100f0:	2b00      	cmp	r3, #0
 80100f2:	d016      	beq.n	8010122 <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 80100f4:	893b      	ldrh	r3, [r7, #8]
 80100f6:	2b00      	cmp	r3, #0
 80100f8:	d00e      	beq.n	8010118 <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 80100fa:	683b      	ldr	r3, [r7, #0]
 80100fc:	88da      	ldrh	r2, [r3, #6]
 80100fe:	893b      	ldrh	r3, [r7, #8]
 8010100:	4293      	cmp	r3, r2
 8010102:	bf28      	it	cs
 8010104:	4613      	movcs	r3, r2
 8010106:	b29b      	uxth	r3, r3
 8010108:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 801010a:	893b      	ldrh	r3, [r7, #8]
 801010c:	461a      	mov	r2, r3
 801010e:	68f9      	ldr	r1, [r7, #12]
 8010110:	6878      	ldr	r0, [r7, #4]
 8010112:	f000 fa3f 	bl	8010594 <USBD_CtlSendData>
 8010116:	e009      	b.n	801012c <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 8010118:	6839      	ldr	r1, [r7, #0]
 801011a:	6878      	ldr	r0, [r7, #4]
 801011c:	f000 f9c9 	bl	80104b2 <USBD_CtlError>
 8010120:	e004      	b.n	801012c <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 8010122:	6878      	ldr	r0, [r7, #4]
 8010124:	f000 fa90 	bl	8010648 <USBD_CtlSendStatus>
 8010128:	e000      	b.n	801012c <USBD_GetDescriptor+0x2cc>
    return;
 801012a:	bf00      	nop
    }
  }
}
 801012c:	3710      	adds	r7, #16
 801012e:	46bd      	mov	sp, r7
 8010130:	bd80      	pop	{r7, pc}
 8010132:	bf00      	nop

08010134 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010134:	b580      	push	{r7, lr}
 8010136:	b084      	sub	sp, #16
 8010138:	af00      	add	r7, sp, #0
 801013a:	6078      	str	r0, [r7, #4]
 801013c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801013e:	683b      	ldr	r3, [r7, #0]
 8010140:	889b      	ldrh	r3, [r3, #4]
 8010142:	2b00      	cmp	r3, #0
 8010144:	d130      	bne.n	80101a8 <USBD_SetAddress+0x74>
 8010146:	683b      	ldr	r3, [r7, #0]
 8010148:	88db      	ldrh	r3, [r3, #6]
 801014a:	2b00      	cmp	r3, #0
 801014c:	d12c      	bne.n	80101a8 <USBD_SetAddress+0x74>
 801014e:	683b      	ldr	r3, [r7, #0]
 8010150:	885b      	ldrh	r3, [r3, #2]
 8010152:	2b7f      	cmp	r3, #127	; 0x7f
 8010154:	d828      	bhi.n	80101a8 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8010156:	683b      	ldr	r3, [r7, #0]
 8010158:	885b      	ldrh	r3, [r3, #2]
 801015a:	b2db      	uxtb	r3, r3
 801015c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010160:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010168:	2b03      	cmp	r3, #3
 801016a:	d104      	bne.n	8010176 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 801016c:	6839      	ldr	r1, [r7, #0]
 801016e:	6878      	ldr	r0, [r7, #4]
 8010170:	f000 f99f 	bl	80104b2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010174:	e01d      	b.n	80101b2 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8010176:	687b      	ldr	r3, [r7, #4]
 8010178:	7bfa      	ldrb	r2, [r7, #15]
 801017a:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 801017e:	7bfb      	ldrb	r3, [r7, #15]
 8010180:	4619      	mov	r1, r3
 8010182:	6878      	ldr	r0, [r7, #4]
 8010184:	f000 ff88 	bl	8011098 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8010188:	6878      	ldr	r0, [r7, #4]
 801018a:	f000 fa5d 	bl	8010648 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 801018e:	7bfb      	ldrb	r3, [r7, #15]
 8010190:	2b00      	cmp	r3, #0
 8010192:	d004      	beq.n	801019e <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	2202      	movs	r2, #2
 8010198:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801019c:	e009      	b.n	80101b2 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 801019e:	687b      	ldr	r3, [r7, #4]
 80101a0:	2201      	movs	r2, #1
 80101a2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80101a6:	e004      	b.n	80101b2 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80101a8:	6839      	ldr	r1, [r7, #0]
 80101aa:	6878      	ldr	r0, [r7, #4]
 80101ac:	f000 f981 	bl	80104b2 <USBD_CtlError>
  }
}
 80101b0:	bf00      	nop
 80101b2:	bf00      	nop
 80101b4:	3710      	adds	r7, #16
 80101b6:	46bd      	mov	sp, r7
 80101b8:	bd80      	pop	{r7, pc}
	...

080101bc <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80101bc:	b580      	push	{r7, lr}
 80101be:	b084      	sub	sp, #16
 80101c0:	af00      	add	r7, sp, #0
 80101c2:	6078      	str	r0, [r7, #4]
 80101c4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80101c6:	2300      	movs	r3, #0
 80101c8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80101ca:	683b      	ldr	r3, [r7, #0]
 80101cc:	885b      	ldrh	r3, [r3, #2]
 80101ce:	b2da      	uxtb	r2, r3
 80101d0:	4b4b      	ldr	r3, [pc, #300]	; (8010300 <USBD_SetConfig+0x144>)
 80101d2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80101d4:	4b4a      	ldr	r3, [pc, #296]	; (8010300 <USBD_SetConfig+0x144>)
 80101d6:	781b      	ldrb	r3, [r3, #0]
 80101d8:	2b01      	cmp	r3, #1
 80101da:	d905      	bls.n	80101e8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80101dc:	6839      	ldr	r1, [r7, #0]
 80101de:	6878      	ldr	r0, [r7, #4]
 80101e0:	f000 f967 	bl	80104b2 <USBD_CtlError>
    return USBD_FAIL;
 80101e4:	2303      	movs	r3, #3
 80101e6:	e087      	b.n	80102f8 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 80101e8:	687b      	ldr	r3, [r7, #4]
 80101ea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80101ee:	2b02      	cmp	r3, #2
 80101f0:	d002      	beq.n	80101f8 <USBD_SetConfig+0x3c>
 80101f2:	2b03      	cmp	r3, #3
 80101f4:	d025      	beq.n	8010242 <USBD_SetConfig+0x86>
 80101f6:	e071      	b.n	80102dc <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 80101f8:	4b41      	ldr	r3, [pc, #260]	; (8010300 <USBD_SetConfig+0x144>)
 80101fa:	781b      	ldrb	r3, [r3, #0]
 80101fc:	2b00      	cmp	r3, #0
 80101fe:	d01c      	beq.n	801023a <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 8010200:	4b3f      	ldr	r3, [pc, #252]	; (8010300 <USBD_SetConfig+0x144>)
 8010202:	781b      	ldrb	r3, [r3, #0]
 8010204:	461a      	mov	r2, r3
 8010206:	687b      	ldr	r3, [r7, #4]
 8010208:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 801020a:	4b3d      	ldr	r3, [pc, #244]	; (8010300 <USBD_SetConfig+0x144>)
 801020c:	781b      	ldrb	r3, [r3, #0]
 801020e:	4619      	mov	r1, r3
 8010210:	6878      	ldr	r0, [r7, #4]
 8010212:	f7ff f999 	bl	800f548 <USBD_SetClassConfig>
 8010216:	4603      	mov	r3, r0
 8010218:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 801021a:	7bfb      	ldrb	r3, [r7, #15]
 801021c:	2b00      	cmp	r3, #0
 801021e:	d004      	beq.n	801022a <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 8010220:	6839      	ldr	r1, [r7, #0]
 8010222:	6878      	ldr	r0, [r7, #4]
 8010224:	f000 f945 	bl	80104b2 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8010228:	e065      	b.n	80102f6 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 801022a:	6878      	ldr	r0, [r7, #4]
 801022c:	f000 fa0c 	bl	8010648 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8010230:	687b      	ldr	r3, [r7, #4]
 8010232:	2203      	movs	r2, #3
 8010234:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 8010238:	e05d      	b.n	80102f6 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 801023a:	6878      	ldr	r0, [r7, #4]
 801023c:	f000 fa04 	bl	8010648 <USBD_CtlSendStatus>
    break;
 8010240:	e059      	b.n	80102f6 <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 8010242:	4b2f      	ldr	r3, [pc, #188]	; (8010300 <USBD_SetConfig+0x144>)
 8010244:	781b      	ldrb	r3, [r3, #0]
 8010246:	2b00      	cmp	r3, #0
 8010248:	d112      	bne.n	8010270 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 801024a:	687b      	ldr	r3, [r7, #4]
 801024c:	2202      	movs	r2, #2
 801024e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 8010252:	4b2b      	ldr	r3, [pc, #172]	; (8010300 <USBD_SetConfig+0x144>)
 8010254:	781b      	ldrb	r3, [r3, #0]
 8010256:	461a      	mov	r2, r3
 8010258:	687b      	ldr	r3, [r7, #4]
 801025a:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 801025c:	4b28      	ldr	r3, [pc, #160]	; (8010300 <USBD_SetConfig+0x144>)
 801025e:	781b      	ldrb	r3, [r3, #0]
 8010260:	4619      	mov	r1, r3
 8010262:	6878      	ldr	r0, [r7, #4]
 8010264:	f7ff f98c 	bl	800f580 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 8010268:	6878      	ldr	r0, [r7, #4]
 801026a:	f000 f9ed 	bl	8010648 <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 801026e:	e042      	b.n	80102f6 <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 8010270:	4b23      	ldr	r3, [pc, #140]	; (8010300 <USBD_SetConfig+0x144>)
 8010272:	781b      	ldrb	r3, [r3, #0]
 8010274:	461a      	mov	r2, r3
 8010276:	687b      	ldr	r3, [r7, #4]
 8010278:	685b      	ldr	r3, [r3, #4]
 801027a:	429a      	cmp	r2, r3
 801027c:	d02a      	beq.n	80102d4 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801027e:	687b      	ldr	r3, [r7, #4]
 8010280:	685b      	ldr	r3, [r3, #4]
 8010282:	b2db      	uxtb	r3, r3
 8010284:	4619      	mov	r1, r3
 8010286:	6878      	ldr	r0, [r7, #4]
 8010288:	f7ff f97a 	bl	800f580 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 801028c:	4b1c      	ldr	r3, [pc, #112]	; (8010300 <USBD_SetConfig+0x144>)
 801028e:	781b      	ldrb	r3, [r3, #0]
 8010290:	461a      	mov	r2, r3
 8010292:	687b      	ldr	r3, [r7, #4]
 8010294:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 8010296:	4b1a      	ldr	r3, [pc, #104]	; (8010300 <USBD_SetConfig+0x144>)
 8010298:	781b      	ldrb	r3, [r3, #0]
 801029a:	4619      	mov	r1, r3
 801029c:	6878      	ldr	r0, [r7, #4]
 801029e:	f7ff f953 	bl	800f548 <USBD_SetClassConfig>
 80102a2:	4603      	mov	r3, r0
 80102a4:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 80102a6:	7bfb      	ldrb	r3, [r7, #15]
 80102a8:	2b00      	cmp	r3, #0
 80102aa:	d00f      	beq.n	80102cc <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 80102ac:	6839      	ldr	r1, [r7, #0]
 80102ae:	6878      	ldr	r0, [r7, #4]
 80102b0:	f000 f8ff 	bl	80104b2 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80102b4:	687b      	ldr	r3, [r7, #4]
 80102b6:	685b      	ldr	r3, [r3, #4]
 80102b8:	b2db      	uxtb	r3, r3
 80102ba:	4619      	mov	r1, r3
 80102bc:	6878      	ldr	r0, [r7, #4]
 80102be:	f7ff f95f 	bl	800f580 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80102c2:	687b      	ldr	r3, [r7, #4]
 80102c4:	2202      	movs	r2, #2
 80102c6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 80102ca:	e014      	b.n	80102f6 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 80102cc:	6878      	ldr	r0, [r7, #4]
 80102ce:	f000 f9bb 	bl	8010648 <USBD_CtlSendStatus>
    break;
 80102d2:	e010      	b.n	80102f6 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 80102d4:	6878      	ldr	r0, [r7, #4]
 80102d6:	f000 f9b7 	bl	8010648 <USBD_CtlSendStatus>
    break;
 80102da:	e00c      	b.n	80102f6 <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 80102dc:	6839      	ldr	r1, [r7, #0]
 80102de:	6878      	ldr	r0, [r7, #4]
 80102e0:	f000 f8e7 	bl	80104b2 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 80102e4:	4b06      	ldr	r3, [pc, #24]	; (8010300 <USBD_SetConfig+0x144>)
 80102e6:	781b      	ldrb	r3, [r3, #0]
 80102e8:	4619      	mov	r1, r3
 80102ea:	6878      	ldr	r0, [r7, #4]
 80102ec:	f7ff f948 	bl	800f580 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 80102f0:	2303      	movs	r3, #3
 80102f2:	73fb      	strb	r3, [r7, #15]
    break;
 80102f4:	bf00      	nop
  }

  return ret;
 80102f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80102f8:	4618      	mov	r0, r3
 80102fa:	3710      	adds	r7, #16
 80102fc:	46bd      	mov	sp, r7
 80102fe:	bd80      	pop	{r7, pc}
 8010300:	20000690 	.word	0x20000690

08010304 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010304:	b580      	push	{r7, lr}
 8010306:	b082      	sub	sp, #8
 8010308:	af00      	add	r7, sp, #0
 801030a:	6078      	str	r0, [r7, #4]
 801030c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 801030e:	683b      	ldr	r3, [r7, #0]
 8010310:	88db      	ldrh	r3, [r3, #6]
 8010312:	2b01      	cmp	r3, #1
 8010314:	d004      	beq.n	8010320 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8010316:	6839      	ldr	r1, [r7, #0]
 8010318:	6878      	ldr	r0, [r7, #4]
 801031a:	f000 f8ca 	bl	80104b2 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 801031e:	e022      	b.n	8010366 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8010320:	687b      	ldr	r3, [r7, #4]
 8010322:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010326:	2b02      	cmp	r3, #2
 8010328:	dc02      	bgt.n	8010330 <USBD_GetConfig+0x2c>
 801032a:	2b00      	cmp	r3, #0
 801032c:	dc03      	bgt.n	8010336 <USBD_GetConfig+0x32>
 801032e:	e015      	b.n	801035c <USBD_GetConfig+0x58>
 8010330:	2b03      	cmp	r3, #3
 8010332:	d00b      	beq.n	801034c <USBD_GetConfig+0x48>
 8010334:	e012      	b.n	801035c <USBD_GetConfig+0x58>
      pdev->dev_default_config = 0U;
 8010336:	687b      	ldr	r3, [r7, #4]
 8010338:	2200      	movs	r2, #0
 801033a:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 801033c:	687b      	ldr	r3, [r7, #4]
 801033e:	3308      	adds	r3, #8
 8010340:	2201      	movs	r2, #1
 8010342:	4619      	mov	r1, r3
 8010344:	6878      	ldr	r0, [r7, #4]
 8010346:	f000 f925 	bl	8010594 <USBD_CtlSendData>
      break;
 801034a:	e00c      	b.n	8010366 <USBD_GetConfig+0x62>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	3304      	adds	r3, #4
 8010350:	2201      	movs	r2, #1
 8010352:	4619      	mov	r1, r3
 8010354:	6878      	ldr	r0, [r7, #4]
 8010356:	f000 f91d 	bl	8010594 <USBD_CtlSendData>
      break;
 801035a:	e004      	b.n	8010366 <USBD_GetConfig+0x62>
      USBD_CtlError(pdev, req);
 801035c:	6839      	ldr	r1, [r7, #0]
 801035e:	6878      	ldr	r0, [r7, #4]
 8010360:	f000 f8a7 	bl	80104b2 <USBD_CtlError>
      break;
 8010364:	bf00      	nop
}
 8010366:	bf00      	nop
 8010368:	3708      	adds	r7, #8
 801036a:	46bd      	mov	sp, r7
 801036c:	bd80      	pop	{r7, pc}

0801036e <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801036e:	b580      	push	{r7, lr}
 8010370:	b082      	sub	sp, #8
 8010372:	af00      	add	r7, sp, #0
 8010374:	6078      	str	r0, [r7, #4]
 8010376:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801037e:	3b01      	subs	r3, #1
 8010380:	2b02      	cmp	r3, #2
 8010382:	d81e      	bhi.n	80103c2 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 8010384:	683b      	ldr	r3, [r7, #0]
 8010386:	88db      	ldrh	r3, [r3, #6]
 8010388:	2b02      	cmp	r3, #2
 801038a:	d004      	beq.n	8010396 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 801038c:	6839      	ldr	r1, [r7, #0]
 801038e:	6878      	ldr	r0, [r7, #4]
 8010390:	f000 f88f 	bl	80104b2 <USBD_CtlError>
      break;
 8010394:	e01a      	b.n	80103cc <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	2201      	movs	r2, #1
 801039a:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 801039c:	687b      	ldr	r3, [r7, #4]
 801039e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80103a2:	2b00      	cmp	r3, #0
 80103a4:	d005      	beq.n	80103b2 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80103a6:	687b      	ldr	r3, [r7, #4]
 80103a8:	68db      	ldr	r3, [r3, #12]
 80103aa:	f043 0202 	orr.w	r2, r3, #2
 80103ae:	687b      	ldr	r3, [r7, #4]
 80103b0:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80103b2:	687b      	ldr	r3, [r7, #4]
 80103b4:	330c      	adds	r3, #12
 80103b6:	2202      	movs	r2, #2
 80103b8:	4619      	mov	r1, r3
 80103ba:	6878      	ldr	r0, [r7, #4]
 80103bc:	f000 f8ea 	bl	8010594 <USBD_CtlSendData>
    break;
 80103c0:	e004      	b.n	80103cc <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 80103c2:	6839      	ldr	r1, [r7, #0]
 80103c4:	6878      	ldr	r0, [r7, #4]
 80103c6:	f000 f874 	bl	80104b2 <USBD_CtlError>
    break;
 80103ca:	bf00      	nop
  }
}
 80103cc:	bf00      	nop
 80103ce:	3708      	adds	r7, #8
 80103d0:	46bd      	mov	sp, r7
 80103d2:	bd80      	pop	{r7, pc}

080103d4 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80103d4:	b580      	push	{r7, lr}
 80103d6:	b082      	sub	sp, #8
 80103d8:	af00      	add	r7, sp, #0
 80103da:	6078      	str	r0, [r7, #4]
 80103dc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80103de:	683b      	ldr	r3, [r7, #0]
 80103e0:	885b      	ldrh	r3, [r3, #2]
 80103e2:	2b01      	cmp	r3, #1
 80103e4:	d106      	bne.n	80103f4 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80103e6:	687b      	ldr	r3, [r7, #4]
 80103e8:	2201      	movs	r2, #1
 80103ea:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80103ee:	6878      	ldr	r0, [r7, #4]
 80103f0:	f000 f92a 	bl	8010648 <USBD_CtlSendStatus>
  }
}
 80103f4:	bf00      	nop
 80103f6:	3708      	adds	r7, #8
 80103f8:	46bd      	mov	sp, r7
 80103fa:	bd80      	pop	{r7, pc}

080103fc <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80103fc:	b580      	push	{r7, lr}
 80103fe:	b082      	sub	sp, #8
 8010400:	af00      	add	r7, sp, #0
 8010402:	6078      	str	r0, [r7, #4]
 8010404:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8010406:	687b      	ldr	r3, [r7, #4]
 8010408:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801040c:	3b01      	subs	r3, #1
 801040e:	2b02      	cmp	r3, #2
 8010410:	d80b      	bhi.n	801042a <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8010412:	683b      	ldr	r3, [r7, #0]
 8010414:	885b      	ldrh	r3, [r3, #2]
 8010416:	2b01      	cmp	r3, #1
 8010418:	d10c      	bne.n	8010434 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 801041a:	687b      	ldr	r3, [r7, #4]
 801041c:	2200      	movs	r2, #0
 801041e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8010422:	6878      	ldr	r0, [r7, #4]
 8010424:	f000 f910 	bl	8010648 <USBD_CtlSendStatus>
      }
      break;
 8010428:	e004      	b.n	8010434 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 801042a:	6839      	ldr	r1, [r7, #0]
 801042c:	6878      	ldr	r0, [r7, #4]
 801042e:	f000 f840 	bl	80104b2 <USBD_CtlError>
      break;
 8010432:	e000      	b.n	8010436 <USBD_ClrFeature+0x3a>
      break;
 8010434:	bf00      	nop
  }
}
 8010436:	bf00      	nop
 8010438:	3708      	adds	r7, #8
 801043a:	46bd      	mov	sp, r7
 801043c:	bd80      	pop	{r7, pc}

0801043e <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 801043e:	b580      	push	{r7, lr}
 8010440:	b084      	sub	sp, #16
 8010442:	af00      	add	r7, sp, #0
 8010444:	6078      	str	r0, [r7, #4]
 8010446:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8010448:	683b      	ldr	r3, [r7, #0]
 801044a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 801044c:	68fb      	ldr	r3, [r7, #12]
 801044e:	781a      	ldrb	r2, [r3, #0]
 8010450:	687b      	ldr	r3, [r7, #4]
 8010452:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8010454:	68fb      	ldr	r3, [r7, #12]
 8010456:	3301      	adds	r3, #1
 8010458:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 801045a:	68fb      	ldr	r3, [r7, #12]
 801045c:	781a      	ldrb	r2, [r3, #0]
 801045e:	687b      	ldr	r3, [r7, #4]
 8010460:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8010462:	68fb      	ldr	r3, [r7, #12]
 8010464:	3301      	adds	r3, #1
 8010466:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8010468:	68f8      	ldr	r0, [r7, #12]
 801046a:	f7ff fac6 	bl	800f9fa <SWAPBYTE>
 801046e:	4603      	mov	r3, r0
 8010470:	461a      	mov	r2, r3
 8010472:	687b      	ldr	r3, [r7, #4]
 8010474:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8010476:	68fb      	ldr	r3, [r7, #12]
 8010478:	3301      	adds	r3, #1
 801047a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801047c:	68fb      	ldr	r3, [r7, #12]
 801047e:	3301      	adds	r3, #1
 8010480:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8010482:	68f8      	ldr	r0, [r7, #12]
 8010484:	f7ff fab9 	bl	800f9fa <SWAPBYTE>
 8010488:	4603      	mov	r3, r0
 801048a:	461a      	mov	r2, r3
 801048c:	687b      	ldr	r3, [r7, #4]
 801048e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8010490:	68fb      	ldr	r3, [r7, #12]
 8010492:	3301      	adds	r3, #1
 8010494:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8010496:	68fb      	ldr	r3, [r7, #12]
 8010498:	3301      	adds	r3, #1
 801049a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 801049c:	68f8      	ldr	r0, [r7, #12]
 801049e:	f7ff faac 	bl	800f9fa <SWAPBYTE>
 80104a2:	4603      	mov	r3, r0
 80104a4:	461a      	mov	r2, r3
 80104a6:	687b      	ldr	r3, [r7, #4]
 80104a8:	80da      	strh	r2, [r3, #6]
}
 80104aa:	bf00      	nop
 80104ac:	3710      	adds	r7, #16
 80104ae:	46bd      	mov	sp, r7
 80104b0:	bd80      	pop	{r7, pc}

080104b2 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80104b2:	b580      	push	{r7, lr}
 80104b4:	b082      	sub	sp, #8
 80104b6:	af00      	add	r7, sp, #0
 80104b8:	6078      	str	r0, [r7, #4]
 80104ba:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80104bc:	2180      	movs	r1, #128	; 0x80
 80104be:	6878      	ldr	r0, [r7, #4]
 80104c0:	f000 fd80 	bl	8010fc4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80104c4:	2100      	movs	r1, #0
 80104c6:	6878      	ldr	r0, [r7, #4]
 80104c8:	f000 fd7c 	bl	8010fc4 <USBD_LL_StallEP>
}
 80104cc:	bf00      	nop
 80104ce:	3708      	adds	r7, #8
 80104d0:	46bd      	mov	sp, r7
 80104d2:	bd80      	pop	{r7, pc}

080104d4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80104d4:	b580      	push	{r7, lr}
 80104d6:	b086      	sub	sp, #24
 80104d8:	af00      	add	r7, sp, #0
 80104da:	60f8      	str	r0, [r7, #12]
 80104dc:	60b9      	str	r1, [r7, #8]
 80104de:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80104e0:	2300      	movs	r3, #0
 80104e2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80104e4:	68fb      	ldr	r3, [r7, #12]
 80104e6:	2b00      	cmp	r3, #0
 80104e8:	d036      	beq.n	8010558 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80104ea:	68fb      	ldr	r3, [r7, #12]
 80104ec:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80104ee:	6938      	ldr	r0, [r7, #16]
 80104f0:	f000 f836 	bl	8010560 <USBD_GetLen>
 80104f4:	4603      	mov	r3, r0
 80104f6:	3301      	adds	r3, #1
 80104f8:	b29b      	uxth	r3, r3
 80104fa:	005b      	lsls	r3, r3, #1
 80104fc:	b29a      	uxth	r2, r3
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8010502:	7dfb      	ldrb	r3, [r7, #23]
 8010504:	68ba      	ldr	r2, [r7, #8]
 8010506:	4413      	add	r3, r2
 8010508:	687a      	ldr	r2, [r7, #4]
 801050a:	7812      	ldrb	r2, [r2, #0]
 801050c:	701a      	strb	r2, [r3, #0]
  idx++;
 801050e:	7dfb      	ldrb	r3, [r7, #23]
 8010510:	3301      	adds	r3, #1
 8010512:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8010514:	7dfb      	ldrb	r3, [r7, #23]
 8010516:	68ba      	ldr	r2, [r7, #8]
 8010518:	4413      	add	r3, r2
 801051a:	2203      	movs	r2, #3
 801051c:	701a      	strb	r2, [r3, #0]
  idx++;
 801051e:	7dfb      	ldrb	r3, [r7, #23]
 8010520:	3301      	adds	r3, #1
 8010522:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8010524:	e013      	b.n	801054e <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8010526:	7dfb      	ldrb	r3, [r7, #23]
 8010528:	68ba      	ldr	r2, [r7, #8]
 801052a:	4413      	add	r3, r2
 801052c:	693a      	ldr	r2, [r7, #16]
 801052e:	7812      	ldrb	r2, [r2, #0]
 8010530:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8010532:	693b      	ldr	r3, [r7, #16]
 8010534:	3301      	adds	r3, #1
 8010536:	613b      	str	r3, [r7, #16]
    idx++;
 8010538:	7dfb      	ldrb	r3, [r7, #23]
 801053a:	3301      	adds	r3, #1
 801053c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 801053e:	7dfb      	ldrb	r3, [r7, #23]
 8010540:	68ba      	ldr	r2, [r7, #8]
 8010542:	4413      	add	r3, r2
 8010544:	2200      	movs	r2, #0
 8010546:	701a      	strb	r2, [r3, #0]
    idx++;
 8010548:	7dfb      	ldrb	r3, [r7, #23]
 801054a:	3301      	adds	r3, #1
 801054c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 801054e:	693b      	ldr	r3, [r7, #16]
 8010550:	781b      	ldrb	r3, [r3, #0]
 8010552:	2b00      	cmp	r3, #0
 8010554:	d1e7      	bne.n	8010526 <USBD_GetString+0x52>
 8010556:	e000      	b.n	801055a <USBD_GetString+0x86>
    return;
 8010558:	bf00      	nop
  }
}
 801055a:	3718      	adds	r7, #24
 801055c:	46bd      	mov	sp, r7
 801055e:	bd80      	pop	{r7, pc}

08010560 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8010560:	b480      	push	{r7}
 8010562:	b085      	sub	sp, #20
 8010564:	af00      	add	r7, sp, #0
 8010566:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8010568:	2300      	movs	r3, #0
 801056a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8010570:	e005      	b.n	801057e <USBD_GetLen+0x1e>
  {
    len++;
 8010572:	7bfb      	ldrb	r3, [r7, #15]
 8010574:	3301      	adds	r3, #1
 8010576:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8010578:	68bb      	ldr	r3, [r7, #8]
 801057a:	3301      	adds	r3, #1
 801057c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 801057e:	68bb      	ldr	r3, [r7, #8]
 8010580:	781b      	ldrb	r3, [r3, #0]
 8010582:	2b00      	cmp	r3, #0
 8010584:	d1f5      	bne.n	8010572 <USBD_GetLen+0x12>
  }

  return len;
 8010586:	7bfb      	ldrb	r3, [r7, #15]
}
 8010588:	4618      	mov	r0, r3
 801058a:	3714      	adds	r7, #20
 801058c:	46bd      	mov	sp, r7
 801058e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010592:	4770      	bx	lr

08010594 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8010594:	b580      	push	{r7, lr}
 8010596:	b084      	sub	sp, #16
 8010598:	af00      	add	r7, sp, #0
 801059a:	60f8      	str	r0, [r7, #12]
 801059c:	60b9      	str	r1, [r7, #8]
 801059e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80105a0:	68fb      	ldr	r3, [r7, #12]
 80105a2:	2202      	movs	r2, #2
 80105a4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80105a8:	68fb      	ldr	r3, [r7, #12]
 80105aa:	687a      	ldr	r2, [r7, #4]
 80105ac:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 80105ae:	68fb      	ldr	r3, [r7, #12]
 80105b0:	687a      	ldr	r2, [r7, #4]
 80105b2:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80105b4:	687b      	ldr	r3, [r7, #4]
 80105b6:	68ba      	ldr	r2, [r7, #8]
 80105b8:	2100      	movs	r1, #0
 80105ba:	68f8      	ldr	r0, [r7, #12]
 80105bc:	f000 fd8b 	bl	80110d6 <USBD_LL_Transmit>

  return USBD_OK;
 80105c0:	2300      	movs	r3, #0
}
 80105c2:	4618      	mov	r0, r3
 80105c4:	3710      	adds	r7, #16
 80105c6:	46bd      	mov	sp, r7
 80105c8:	bd80      	pop	{r7, pc}

080105ca <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80105ca:	b580      	push	{r7, lr}
 80105cc:	b084      	sub	sp, #16
 80105ce:	af00      	add	r7, sp, #0
 80105d0:	60f8      	str	r0, [r7, #12]
 80105d2:	60b9      	str	r1, [r7, #8]
 80105d4:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80105d6:	687b      	ldr	r3, [r7, #4]
 80105d8:	68ba      	ldr	r2, [r7, #8]
 80105da:	2100      	movs	r1, #0
 80105dc:	68f8      	ldr	r0, [r7, #12]
 80105de:	f000 fd7a 	bl	80110d6 <USBD_LL_Transmit>

  return USBD_OK;
 80105e2:	2300      	movs	r3, #0
}
 80105e4:	4618      	mov	r0, r3
 80105e6:	3710      	adds	r7, #16
 80105e8:	46bd      	mov	sp, r7
 80105ea:	bd80      	pop	{r7, pc}

080105ec <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80105ec:	b580      	push	{r7, lr}
 80105ee:	b084      	sub	sp, #16
 80105f0:	af00      	add	r7, sp, #0
 80105f2:	60f8      	str	r0, [r7, #12]
 80105f4:	60b9      	str	r1, [r7, #8]
 80105f6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80105f8:	68fb      	ldr	r3, [r7, #12]
 80105fa:	2203      	movs	r2, #3
 80105fc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8010600:	68fb      	ldr	r3, [r7, #12]
 8010602:	687a      	ldr	r2, [r7, #4]
 8010604:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 8010608:	68fb      	ldr	r3, [r7, #12]
 801060a:	687a      	ldr	r2, [r7, #4]
 801060c:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010610:	687b      	ldr	r3, [r7, #4]
 8010612:	68ba      	ldr	r2, [r7, #8]
 8010614:	2100      	movs	r1, #0
 8010616:	68f8      	ldr	r0, [r7, #12]
 8010618:	f000 fd7e 	bl	8011118 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801061c:	2300      	movs	r3, #0
}
 801061e:	4618      	mov	r0, r3
 8010620:	3710      	adds	r7, #16
 8010622:	46bd      	mov	sp, r7
 8010624:	bd80      	pop	{r7, pc}

08010626 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8010626:	b580      	push	{r7, lr}
 8010628:	b084      	sub	sp, #16
 801062a:	af00      	add	r7, sp, #0
 801062c:	60f8      	str	r0, [r7, #12]
 801062e:	60b9      	str	r1, [r7, #8]
 8010630:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010632:	687b      	ldr	r3, [r7, #4]
 8010634:	68ba      	ldr	r2, [r7, #8]
 8010636:	2100      	movs	r1, #0
 8010638:	68f8      	ldr	r0, [r7, #12]
 801063a:	f000 fd6d 	bl	8011118 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801063e:	2300      	movs	r3, #0
}
 8010640:	4618      	mov	r0, r3
 8010642:	3710      	adds	r7, #16
 8010644:	46bd      	mov	sp, r7
 8010646:	bd80      	pop	{r7, pc}

08010648 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8010648:	b580      	push	{r7, lr}
 801064a:	b082      	sub	sp, #8
 801064c:	af00      	add	r7, sp, #0
 801064e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	2204      	movs	r2, #4
 8010654:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8010658:	2300      	movs	r3, #0
 801065a:	2200      	movs	r2, #0
 801065c:	2100      	movs	r1, #0
 801065e:	6878      	ldr	r0, [r7, #4]
 8010660:	f000 fd39 	bl	80110d6 <USBD_LL_Transmit>

  return USBD_OK;
 8010664:	2300      	movs	r3, #0
}
 8010666:	4618      	mov	r0, r3
 8010668:	3708      	adds	r7, #8
 801066a:	46bd      	mov	sp, r7
 801066c:	bd80      	pop	{r7, pc}

0801066e <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 801066e:	b580      	push	{r7, lr}
 8010670:	b082      	sub	sp, #8
 8010672:	af00      	add	r7, sp, #0
 8010674:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8010676:	687b      	ldr	r3, [r7, #4]
 8010678:	2205      	movs	r2, #5
 801067a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801067e:	2300      	movs	r3, #0
 8010680:	2200      	movs	r2, #0
 8010682:	2100      	movs	r1, #0
 8010684:	6878      	ldr	r0, [r7, #4]
 8010686:	f000 fd47 	bl	8011118 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801068a:	2300      	movs	r3, #0
}
 801068c:	4618      	mov	r0, r3
 801068e:	3708      	adds	r7, #8
 8010690:	46bd      	mov	sp, r7
 8010692:	bd80      	pop	{r7, pc}

08010694 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8010694:	b580      	push	{r7, lr}
 8010696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8010698:	2200      	movs	r2, #0
 801069a:	4912      	ldr	r1, [pc, #72]	; (80106e4 <MX_USB_DEVICE_Init+0x50>)
 801069c:	4812      	ldr	r0, [pc, #72]	; (80106e8 <MX_USB_DEVICE_Init+0x54>)
 801069e:	f7fe fee5 	bl	800f46c <USBD_Init>
 80106a2:	4603      	mov	r3, r0
 80106a4:	2b00      	cmp	r3, #0
 80106a6:	d001      	beq.n	80106ac <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80106a8:	f7f2 fd9c 	bl	80031e4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80106ac:	490f      	ldr	r1, [pc, #60]	; (80106ec <MX_USB_DEVICE_Init+0x58>)
 80106ae:	480e      	ldr	r0, [pc, #56]	; (80106e8 <MX_USB_DEVICE_Init+0x54>)
 80106b0:	f7fe ff12 	bl	800f4d8 <USBD_RegisterClass>
 80106b4:	4603      	mov	r3, r0
 80106b6:	2b00      	cmp	r3, #0
 80106b8:	d001      	beq.n	80106be <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80106ba:	f7f2 fd93 	bl	80031e4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80106be:	490c      	ldr	r1, [pc, #48]	; (80106f0 <MX_USB_DEVICE_Init+0x5c>)
 80106c0:	4809      	ldr	r0, [pc, #36]	; (80106e8 <MX_USB_DEVICE_Init+0x54>)
 80106c2:	f7fe fe37 	bl	800f334 <USBD_CDC_RegisterInterface>
 80106c6:	4603      	mov	r3, r0
 80106c8:	2b00      	cmp	r3, #0
 80106ca:	d001      	beq.n	80106d0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80106cc:	f7f2 fd8a 	bl	80031e4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80106d0:	4805      	ldr	r0, [pc, #20]	; (80106e8 <MX_USB_DEVICE_Init+0x54>)
 80106d2:	f7fe ff22 	bl	800f51a <USBD_Start>
 80106d6:	4603      	mov	r3, r0
 80106d8:	2b00      	cmp	r3, #0
 80106da:	d001      	beq.n	80106e0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80106dc:	f7f2 fd82 	bl	80031e4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80106e0:	bf00      	nop
 80106e2:	bd80      	pop	{r7, pc}
 80106e4:	20000198 	.word	0x20000198
 80106e8:	20000b08 	.word	0x20000b08
 80106ec:	20000080 	.word	0x20000080
 80106f0:	20000184 	.word	0x20000184

080106f4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80106f4:	b480      	push	{r7}
 80106f6:	b083      	sub	sp, #12
 80106f8:	af00      	add	r7, sp, #0
 80106fa:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80106fc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8010700:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8010704:	f003 0301 	and.w	r3, r3, #1
 8010708:	2b00      	cmp	r3, #0
 801070a:	d013      	beq.n	8010734 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 801070c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8010710:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8010714:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8010718:	2b00      	cmp	r3, #0
 801071a:	d00b      	beq.n	8010734 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 801071c:	e000      	b.n	8010720 <ITM_SendChar+0x2c>
    {
      __NOP();
 801071e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8010720:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8010724:	681b      	ldr	r3, [r3, #0]
 8010726:	2b00      	cmp	r3, #0
 8010728:	d0f9      	beq.n	801071e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 801072a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 801072e:	687a      	ldr	r2, [r7, #4]
 8010730:	b2d2      	uxtb	r2, r2
 8010732:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8010734:	687b      	ldr	r3, [r7, #4]
}
 8010736:	4618      	mov	r0, r3
 8010738:	370c      	adds	r7, #12
 801073a:	46bd      	mov	sp, r7
 801073c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010740:	4770      	bx	lr

08010742 <Debug_write>:
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length);
static int8_t CDC_Receive_FS(uint8_t* pbuf, uint32_t *Len);
static int8_t CDC_TransmitCplt_FS(uint8_t *pbuf, uint32_t *Len, uint8_t epnum);

/* USER CODE BEGIN PRIVATE_FUNCTIONS_DECLARATION */
int Debug_write(uint8_t *ptr, uint16_t len){ //added
 8010742:	b580      	push	{r7, lr}
 8010744:	b084      	sub	sp, #16
 8010746:	af00      	add	r7, sp, #0
 8010748:	6078      	str	r0, [r7, #4]
 801074a:	460b      	mov	r3, r1
 801074c:	807b      	strh	r3, [r7, #2]
	uint16_t i;
	for(i=0; i<len; i++){
 801074e:	2300      	movs	r3, #0
 8010750:	81fb      	strh	r3, [r7, #14]
 8010752:	e007      	b.n	8010764 <Debug_write+0x22>
		ITM_SendChar(*ptr);
 8010754:	687b      	ldr	r3, [r7, #4]
 8010756:	781b      	ldrb	r3, [r3, #0]
 8010758:	4618      	mov	r0, r3
 801075a:	f7ff ffcb 	bl	80106f4 <ITM_SendChar>
	for(i=0; i<len; i++){
 801075e:	89fb      	ldrh	r3, [r7, #14]
 8010760:	3301      	adds	r3, #1
 8010762:	81fb      	strh	r3, [r7, #14]
 8010764:	89fa      	ldrh	r2, [r7, #14]
 8010766:	887b      	ldrh	r3, [r7, #2]
 8010768:	429a      	cmp	r2, r3
 801076a:	d3f3      	bcc.n	8010754 <Debug_write+0x12>
	}
	return i;
 801076c:	89fb      	ldrh	r3, [r7, #14]
}
 801076e:	4618      	mov	r0, r3
 8010770:	3710      	adds	r7, #16
 8010772:	46bd      	mov	sp, r7
 8010774:	bd80      	pop	{r7, pc}
	...

08010778 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8010778:	b580      	push	{r7, lr}
 801077a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 801077c:	2200      	movs	r2, #0
 801077e:	4905      	ldr	r1, [pc, #20]	; (8010794 <CDC_Init_FS+0x1c>)
 8010780:	4805      	ldr	r0, [pc, #20]	; (8010798 <CDC_Init_FS+0x20>)
 8010782:	f7fe fdec 	bl	800f35e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8010786:	4905      	ldr	r1, [pc, #20]	; (801079c <CDC_Init_FS+0x24>)
 8010788:	4803      	ldr	r0, [pc, #12]	; (8010798 <CDC_Init_FS+0x20>)
 801078a:	f7fe fe01 	bl	800f390 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801078e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8010790:	4618      	mov	r0, r3
 8010792:	bd80      	pop	{r7, pc}
 8010794:	200015d8 	.word	0x200015d8
 8010798:	20000b08 	.word	0x20000b08
 801079c:	20000dd8 	.word	0x20000dd8

080107a0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80107a0:	b480      	push	{r7}
 80107a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80107a4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80107a6:	4618      	mov	r0, r3
 80107a8:	46bd      	mov	sp, r7
 80107aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107ae:	4770      	bx	lr

080107b0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80107b0:	b480      	push	{r7}
 80107b2:	b083      	sub	sp, #12
 80107b4:	af00      	add	r7, sp, #0
 80107b6:	4603      	mov	r3, r0
 80107b8:	6039      	str	r1, [r7, #0]
 80107ba:	71fb      	strb	r3, [r7, #7]
 80107bc:	4613      	mov	r3, r2
 80107be:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80107c0:	79fb      	ldrb	r3, [r7, #7]
 80107c2:	2b23      	cmp	r3, #35	; 0x23
 80107c4:	f200 808c 	bhi.w	80108e0 <CDC_Control_FS+0x130>
 80107c8:	a201      	add	r2, pc, #4	; (adr r2, 80107d0 <CDC_Control_FS+0x20>)
 80107ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80107ce:	bf00      	nop
 80107d0:	080108e1 	.word	0x080108e1
 80107d4:	080108e1 	.word	0x080108e1
 80107d8:	080108e1 	.word	0x080108e1
 80107dc:	080108e1 	.word	0x080108e1
 80107e0:	080108e1 	.word	0x080108e1
 80107e4:	080108e1 	.word	0x080108e1
 80107e8:	080108e1 	.word	0x080108e1
 80107ec:	080108e1 	.word	0x080108e1
 80107f0:	080108e1 	.word	0x080108e1
 80107f4:	080108e1 	.word	0x080108e1
 80107f8:	080108e1 	.word	0x080108e1
 80107fc:	080108e1 	.word	0x080108e1
 8010800:	080108e1 	.word	0x080108e1
 8010804:	080108e1 	.word	0x080108e1
 8010808:	080108e1 	.word	0x080108e1
 801080c:	080108e1 	.word	0x080108e1
 8010810:	080108e1 	.word	0x080108e1
 8010814:	080108e1 	.word	0x080108e1
 8010818:	080108e1 	.word	0x080108e1
 801081c:	080108e1 	.word	0x080108e1
 8010820:	080108e1 	.word	0x080108e1
 8010824:	080108e1 	.word	0x080108e1
 8010828:	080108e1 	.word	0x080108e1
 801082c:	080108e1 	.word	0x080108e1
 8010830:	080108e1 	.word	0x080108e1
 8010834:	080108e1 	.word	0x080108e1
 8010838:	080108e1 	.word	0x080108e1
 801083c:	080108e1 	.word	0x080108e1
 8010840:	080108e1 	.word	0x080108e1
 8010844:	080108e1 	.word	0x080108e1
 8010848:	080108e1 	.word	0x080108e1
 801084c:	080108e1 	.word	0x080108e1
 8010850:	08010861 	.word	0x08010861
 8010854:	0801089b 	.word	0x0801089b
 8010858:	080108e1 	.word	0x080108e1
 801085c:	080108e1 	.word	0x080108e1
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    	buffer[0]=pbuf[0];
 8010860:	683b      	ldr	r3, [r7, #0]
 8010862:	781a      	ldrb	r2, [r3, #0]
 8010864:	4b22      	ldr	r3, [pc, #136]	; (80108f0 <CDC_Control_FS+0x140>)
 8010866:	701a      	strb	r2, [r3, #0]
    	buffer[1]=pbuf[1];
 8010868:	683b      	ldr	r3, [r7, #0]
 801086a:	785a      	ldrb	r2, [r3, #1]
 801086c:	4b20      	ldr	r3, [pc, #128]	; (80108f0 <CDC_Control_FS+0x140>)
 801086e:	705a      	strb	r2, [r3, #1]
    	buffer[2]=pbuf[2];
 8010870:	683b      	ldr	r3, [r7, #0]
 8010872:	789a      	ldrb	r2, [r3, #2]
 8010874:	4b1e      	ldr	r3, [pc, #120]	; (80108f0 <CDC_Control_FS+0x140>)
 8010876:	709a      	strb	r2, [r3, #2]
    	buffer[3]=pbuf[3];
 8010878:	683b      	ldr	r3, [r7, #0]
 801087a:	78da      	ldrb	r2, [r3, #3]
 801087c:	4b1c      	ldr	r3, [pc, #112]	; (80108f0 <CDC_Control_FS+0x140>)
 801087e:	70da      	strb	r2, [r3, #3]
    	buffer[4]=pbuf[4];
 8010880:	683b      	ldr	r3, [r7, #0]
 8010882:	791a      	ldrb	r2, [r3, #4]
 8010884:	4b1a      	ldr	r3, [pc, #104]	; (80108f0 <CDC_Control_FS+0x140>)
 8010886:	711a      	strb	r2, [r3, #4]
    	buffer[5]=pbuf[5];
 8010888:	683b      	ldr	r3, [r7, #0]
 801088a:	795a      	ldrb	r2, [r3, #5]
 801088c:	4b18      	ldr	r3, [pc, #96]	; (80108f0 <CDC_Control_FS+0x140>)
 801088e:	715a      	strb	r2, [r3, #5]
    	buffer[6]=pbuf[6];
 8010890:	683b      	ldr	r3, [r7, #0]
 8010892:	799a      	ldrb	r2, [r3, #6]
 8010894:	4b16      	ldr	r3, [pc, #88]	; (80108f0 <CDC_Control_FS+0x140>)
 8010896:	719a      	strb	r2, [r3, #6]
    break;
 8010898:	e023      	b.n	80108e2 <CDC_Control_FS+0x132>

    case CDC_GET_LINE_CODING:
    	pbuf[0]=buffer[0];
 801089a:	4b15      	ldr	r3, [pc, #84]	; (80108f0 <CDC_Control_FS+0x140>)
 801089c:	781a      	ldrb	r2, [r3, #0]
 801089e:	683b      	ldr	r3, [r7, #0]
 80108a0:	701a      	strb	r2, [r3, #0]
    	pbuf[1]=buffer[1];
 80108a2:	683b      	ldr	r3, [r7, #0]
 80108a4:	3301      	adds	r3, #1
 80108a6:	4a12      	ldr	r2, [pc, #72]	; (80108f0 <CDC_Control_FS+0x140>)
 80108a8:	7852      	ldrb	r2, [r2, #1]
 80108aa:	701a      	strb	r2, [r3, #0]
    	pbuf[2]=buffer[2];
 80108ac:	683b      	ldr	r3, [r7, #0]
 80108ae:	3302      	adds	r3, #2
 80108b0:	4a0f      	ldr	r2, [pc, #60]	; (80108f0 <CDC_Control_FS+0x140>)
 80108b2:	7892      	ldrb	r2, [r2, #2]
 80108b4:	701a      	strb	r2, [r3, #0]
    	pbuf[3]=buffer[3];
 80108b6:	683b      	ldr	r3, [r7, #0]
 80108b8:	3303      	adds	r3, #3
 80108ba:	4a0d      	ldr	r2, [pc, #52]	; (80108f0 <CDC_Control_FS+0x140>)
 80108bc:	78d2      	ldrb	r2, [r2, #3]
 80108be:	701a      	strb	r2, [r3, #0]
    	pbuf[4]=buffer[4];
 80108c0:	683b      	ldr	r3, [r7, #0]
 80108c2:	3304      	adds	r3, #4
 80108c4:	4a0a      	ldr	r2, [pc, #40]	; (80108f0 <CDC_Control_FS+0x140>)
 80108c6:	7912      	ldrb	r2, [r2, #4]
 80108c8:	701a      	strb	r2, [r3, #0]
    	pbuf[5]=buffer[5];
 80108ca:	683b      	ldr	r3, [r7, #0]
 80108cc:	3305      	adds	r3, #5
 80108ce:	4a08      	ldr	r2, [pc, #32]	; (80108f0 <CDC_Control_FS+0x140>)
 80108d0:	7952      	ldrb	r2, [r2, #5]
 80108d2:	701a      	strb	r2, [r3, #0]
    	pbuf[6]=buffer[6];
 80108d4:	683b      	ldr	r3, [r7, #0]
 80108d6:	3306      	adds	r3, #6
 80108d8:	4a05      	ldr	r2, [pc, #20]	; (80108f0 <CDC_Control_FS+0x140>)
 80108da:	7992      	ldrb	r2, [r2, #6]
 80108dc:	701a      	strb	r2, [r3, #0]
    break;
 80108de:	e000      	b.n	80108e2 <CDC_Control_FS+0x132>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80108e0:	bf00      	nop
  }

  return (USBD_OK);
 80108e2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80108e4:	4618      	mov	r0, r3
 80108e6:	370c      	adds	r7, #12
 80108e8:	46bd      	mov	sp, r7
 80108ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108ee:	4770      	bx	lr
 80108f0:	20001dd8 	.word	0x20001dd8

080108f4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80108f4:	b580      	push	{r7, lr}
 80108f6:	b082      	sub	sp, #8
 80108f8:	af00      	add	r7, sp, #0
 80108fa:	6078      	str	r0, [r7, #4]
 80108fc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80108fe:	6879      	ldr	r1, [r7, #4]
 8010900:	480a      	ldr	r0, [pc, #40]	; (801092c <CDC_Receive_FS+0x38>)
 8010902:	f7fe fd45 	bl	800f390 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8010906:	4809      	ldr	r0, [pc, #36]	; (801092c <CDC_Receive_FS+0x38>)
 8010908:	f7fe fd86 	bl	800f418 <USBD_CDC_ReceivePacket>
  CDC_Transmit_FS(Buf, *Len); //added (loopback -> when receive, send it back) [debug]
 801090c:	683b      	ldr	r3, [r7, #0]
 801090e:	681b      	ldr	r3, [r3, #0]
 8010910:	b29b      	uxth	r3, r3
 8010912:	4619      	mov	r1, r3
 8010914:	6878      	ldr	r0, [r7, #4]
 8010916:	f000 f80d 	bl	8010934 <CDC_Transmit_FS>
  Debug_write("coucou\n", (uint16_t)7);
 801091a:	2107      	movs	r1, #7
 801091c:	4804      	ldr	r0, [pc, #16]	; (8010930 <CDC_Receive_FS+0x3c>)
 801091e:	f7ff ff10 	bl	8010742 <Debug_write>
  return (USBD_OK);
 8010922:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8010924:	4618      	mov	r0, r3
 8010926:	3708      	adds	r7, #8
 8010928:	46bd      	mov	sp, r7
 801092a:	bd80      	pop	{r7, pc}
 801092c:	20000b08 	.word	0x20000b08
 8010930:	080126d4 	.word	0x080126d4

08010934 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8010934:	b580      	push	{r7, lr}
 8010936:	b084      	sub	sp, #16
 8010938:	af00      	add	r7, sp, #0
 801093a:	6078      	str	r0, [r7, #4]
 801093c:	460b      	mov	r3, r1
 801093e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8010940:	2300      	movs	r3, #0
 8010942:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */

  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8010944:	4b0d      	ldr	r3, [pc, #52]	; (801097c <CDC_Transmit_FS+0x48>)
 8010946:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801094a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 801094c:	68bb      	ldr	r3, [r7, #8]
 801094e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010952:	2b00      	cmp	r3, #0
 8010954:	d001      	beq.n	801095a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8010956:	2301      	movs	r3, #1
 8010958:	e00b      	b.n	8010972 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 801095a:	887b      	ldrh	r3, [r7, #2]
 801095c:	461a      	mov	r2, r3
 801095e:	6879      	ldr	r1, [r7, #4]
 8010960:	4806      	ldr	r0, [pc, #24]	; (801097c <CDC_Transmit_FS+0x48>)
 8010962:	f7fe fcfc 	bl	800f35e <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8010966:	4805      	ldr	r0, [pc, #20]	; (801097c <CDC_Transmit_FS+0x48>)
 8010968:	f7fe fd26 	bl	800f3b8 <USBD_CDC_TransmitPacket>
 801096c:	4603      	mov	r3, r0
 801096e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8010970:	7bfb      	ldrb	r3, [r7, #15]
}
 8010972:	4618      	mov	r0, r3
 8010974:	3710      	adds	r7, #16
 8010976:	46bd      	mov	sp, r7
 8010978:	bd80      	pop	{r7, pc}
 801097a:	bf00      	nop
 801097c:	20000b08 	.word	0x20000b08

08010980 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8010980:	b480      	push	{r7}
 8010982:	b087      	sub	sp, #28
 8010984:	af00      	add	r7, sp, #0
 8010986:	60f8      	str	r0, [r7, #12]
 8010988:	60b9      	str	r1, [r7, #8]
 801098a:	4613      	mov	r3, r2
 801098c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801098e:	2300      	movs	r3, #0
 8010990:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8010992:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010996:	4618      	mov	r0, r3
 8010998:	371c      	adds	r7, #28
 801099a:	46bd      	mov	sp, r7
 801099c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109a0:	4770      	bx	lr
	...

080109a4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80109a4:	b480      	push	{r7}
 80109a6:	b083      	sub	sp, #12
 80109a8:	af00      	add	r7, sp, #0
 80109aa:	4603      	mov	r3, r0
 80109ac:	6039      	str	r1, [r7, #0]
 80109ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80109b0:	683b      	ldr	r3, [r7, #0]
 80109b2:	2212      	movs	r2, #18
 80109b4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80109b6:	4b03      	ldr	r3, [pc, #12]	; (80109c4 <USBD_FS_DeviceDescriptor+0x20>)
}
 80109b8:	4618      	mov	r0, r3
 80109ba:	370c      	adds	r7, #12
 80109bc:	46bd      	mov	sp, r7
 80109be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109c2:	4770      	bx	lr
 80109c4:	200001b4 	.word	0x200001b4

080109c8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80109c8:	b480      	push	{r7}
 80109ca:	b083      	sub	sp, #12
 80109cc:	af00      	add	r7, sp, #0
 80109ce:	4603      	mov	r3, r0
 80109d0:	6039      	str	r1, [r7, #0]
 80109d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80109d4:	683b      	ldr	r3, [r7, #0]
 80109d6:	2204      	movs	r2, #4
 80109d8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80109da:	4b03      	ldr	r3, [pc, #12]	; (80109e8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80109dc:	4618      	mov	r0, r3
 80109de:	370c      	adds	r7, #12
 80109e0:	46bd      	mov	sp, r7
 80109e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109e6:	4770      	bx	lr
 80109e8:	200001c8 	.word	0x200001c8

080109ec <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80109ec:	b580      	push	{r7, lr}
 80109ee:	b082      	sub	sp, #8
 80109f0:	af00      	add	r7, sp, #0
 80109f2:	4603      	mov	r3, r0
 80109f4:	6039      	str	r1, [r7, #0]
 80109f6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80109f8:	79fb      	ldrb	r3, [r7, #7]
 80109fa:	2b00      	cmp	r3, #0
 80109fc:	d105      	bne.n	8010a0a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80109fe:	683a      	ldr	r2, [r7, #0]
 8010a00:	4907      	ldr	r1, [pc, #28]	; (8010a20 <USBD_FS_ProductStrDescriptor+0x34>)
 8010a02:	4808      	ldr	r0, [pc, #32]	; (8010a24 <USBD_FS_ProductStrDescriptor+0x38>)
 8010a04:	f7ff fd66 	bl	80104d4 <USBD_GetString>
 8010a08:	e004      	b.n	8010a14 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010a0a:	683a      	ldr	r2, [r7, #0]
 8010a0c:	4904      	ldr	r1, [pc, #16]	; (8010a20 <USBD_FS_ProductStrDescriptor+0x34>)
 8010a0e:	4805      	ldr	r0, [pc, #20]	; (8010a24 <USBD_FS_ProductStrDescriptor+0x38>)
 8010a10:	f7ff fd60 	bl	80104d4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010a14:	4b02      	ldr	r3, [pc, #8]	; (8010a20 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8010a16:	4618      	mov	r0, r3
 8010a18:	3708      	adds	r7, #8
 8010a1a:	46bd      	mov	sp, r7
 8010a1c:	bd80      	pop	{r7, pc}
 8010a1e:	bf00      	nop
 8010a20:	20001de0 	.word	0x20001de0
 8010a24:	080126dc 	.word	0x080126dc

08010a28 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010a28:	b580      	push	{r7, lr}
 8010a2a:	b082      	sub	sp, #8
 8010a2c:	af00      	add	r7, sp, #0
 8010a2e:	4603      	mov	r3, r0
 8010a30:	6039      	str	r1, [r7, #0]
 8010a32:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8010a34:	683a      	ldr	r2, [r7, #0]
 8010a36:	4904      	ldr	r1, [pc, #16]	; (8010a48 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8010a38:	4804      	ldr	r0, [pc, #16]	; (8010a4c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8010a3a:	f7ff fd4b 	bl	80104d4 <USBD_GetString>
  return USBD_StrDesc;
 8010a3e:	4b02      	ldr	r3, [pc, #8]	; (8010a48 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8010a40:	4618      	mov	r0, r3
 8010a42:	3708      	adds	r7, #8
 8010a44:	46bd      	mov	sp, r7
 8010a46:	bd80      	pop	{r7, pc}
 8010a48:	20001de0 	.word	0x20001de0
 8010a4c:	080126f4 	.word	0x080126f4

08010a50 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010a50:	b580      	push	{r7, lr}
 8010a52:	b082      	sub	sp, #8
 8010a54:	af00      	add	r7, sp, #0
 8010a56:	4603      	mov	r3, r0
 8010a58:	6039      	str	r1, [r7, #0]
 8010a5a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8010a5c:	683b      	ldr	r3, [r7, #0]
 8010a5e:	221a      	movs	r2, #26
 8010a60:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8010a62:	f000 f843 	bl	8010aec <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8010a66:	4b02      	ldr	r3, [pc, #8]	; (8010a70 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8010a68:	4618      	mov	r0, r3
 8010a6a:	3708      	adds	r7, #8
 8010a6c:	46bd      	mov	sp, r7
 8010a6e:	bd80      	pop	{r7, pc}
 8010a70:	200001cc 	.word	0x200001cc

08010a74 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010a74:	b580      	push	{r7, lr}
 8010a76:	b082      	sub	sp, #8
 8010a78:	af00      	add	r7, sp, #0
 8010a7a:	4603      	mov	r3, r0
 8010a7c:	6039      	str	r1, [r7, #0]
 8010a7e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8010a80:	79fb      	ldrb	r3, [r7, #7]
 8010a82:	2b00      	cmp	r3, #0
 8010a84:	d105      	bne.n	8010a92 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8010a86:	683a      	ldr	r2, [r7, #0]
 8010a88:	4907      	ldr	r1, [pc, #28]	; (8010aa8 <USBD_FS_ConfigStrDescriptor+0x34>)
 8010a8a:	4808      	ldr	r0, [pc, #32]	; (8010aac <USBD_FS_ConfigStrDescriptor+0x38>)
 8010a8c:	f7ff fd22 	bl	80104d4 <USBD_GetString>
 8010a90:	e004      	b.n	8010a9c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8010a92:	683a      	ldr	r2, [r7, #0]
 8010a94:	4904      	ldr	r1, [pc, #16]	; (8010aa8 <USBD_FS_ConfigStrDescriptor+0x34>)
 8010a96:	4805      	ldr	r0, [pc, #20]	; (8010aac <USBD_FS_ConfigStrDescriptor+0x38>)
 8010a98:	f7ff fd1c 	bl	80104d4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010a9c:	4b02      	ldr	r3, [pc, #8]	; (8010aa8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8010a9e:	4618      	mov	r0, r3
 8010aa0:	3708      	adds	r7, #8
 8010aa2:	46bd      	mov	sp, r7
 8010aa4:	bd80      	pop	{r7, pc}
 8010aa6:	bf00      	nop
 8010aa8:	20001de0 	.word	0x20001de0
 8010aac:	08012708 	.word	0x08012708

08010ab0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010ab0:	b580      	push	{r7, lr}
 8010ab2:	b082      	sub	sp, #8
 8010ab4:	af00      	add	r7, sp, #0
 8010ab6:	4603      	mov	r3, r0
 8010ab8:	6039      	str	r1, [r7, #0]
 8010aba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010abc:	79fb      	ldrb	r3, [r7, #7]
 8010abe:	2b00      	cmp	r3, #0
 8010ac0:	d105      	bne.n	8010ace <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8010ac2:	683a      	ldr	r2, [r7, #0]
 8010ac4:	4907      	ldr	r1, [pc, #28]	; (8010ae4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8010ac6:	4808      	ldr	r0, [pc, #32]	; (8010ae8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8010ac8:	f7ff fd04 	bl	80104d4 <USBD_GetString>
 8010acc:	e004      	b.n	8010ad8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8010ace:	683a      	ldr	r2, [r7, #0]
 8010ad0:	4904      	ldr	r1, [pc, #16]	; (8010ae4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8010ad2:	4805      	ldr	r0, [pc, #20]	; (8010ae8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8010ad4:	f7ff fcfe 	bl	80104d4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010ad8:	4b02      	ldr	r3, [pc, #8]	; (8010ae4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8010ada:	4618      	mov	r0, r3
 8010adc:	3708      	adds	r7, #8
 8010ade:	46bd      	mov	sp, r7
 8010ae0:	bd80      	pop	{r7, pc}
 8010ae2:	bf00      	nop
 8010ae4:	20001de0 	.word	0x20001de0
 8010ae8:	08012714 	.word	0x08012714

08010aec <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8010aec:	b580      	push	{r7, lr}
 8010aee:	b084      	sub	sp, #16
 8010af0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8010af2:	4b0f      	ldr	r3, [pc, #60]	; (8010b30 <Get_SerialNum+0x44>)
 8010af4:	681b      	ldr	r3, [r3, #0]
 8010af6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8010af8:	4b0e      	ldr	r3, [pc, #56]	; (8010b34 <Get_SerialNum+0x48>)
 8010afa:	681b      	ldr	r3, [r3, #0]
 8010afc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8010afe:	4b0e      	ldr	r3, [pc, #56]	; (8010b38 <Get_SerialNum+0x4c>)
 8010b00:	681b      	ldr	r3, [r3, #0]
 8010b02:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8010b04:	68fa      	ldr	r2, [r7, #12]
 8010b06:	687b      	ldr	r3, [r7, #4]
 8010b08:	4413      	add	r3, r2
 8010b0a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8010b0c:	68fb      	ldr	r3, [r7, #12]
 8010b0e:	2b00      	cmp	r3, #0
 8010b10:	d009      	beq.n	8010b26 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8010b12:	2208      	movs	r2, #8
 8010b14:	4909      	ldr	r1, [pc, #36]	; (8010b3c <Get_SerialNum+0x50>)
 8010b16:	68f8      	ldr	r0, [r7, #12]
 8010b18:	f000 f814 	bl	8010b44 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8010b1c:	2204      	movs	r2, #4
 8010b1e:	4908      	ldr	r1, [pc, #32]	; (8010b40 <Get_SerialNum+0x54>)
 8010b20:	68b8      	ldr	r0, [r7, #8]
 8010b22:	f000 f80f 	bl	8010b44 <IntToUnicode>
  }
}
 8010b26:	bf00      	nop
 8010b28:	3710      	adds	r7, #16
 8010b2a:	46bd      	mov	sp, r7
 8010b2c:	bd80      	pop	{r7, pc}
 8010b2e:	bf00      	nop
 8010b30:	1fff7a10 	.word	0x1fff7a10
 8010b34:	1fff7a14 	.word	0x1fff7a14
 8010b38:	1fff7a18 	.word	0x1fff7a18
 8010b3c:	200001ce 	.word	0x200001ce
 8010b40:	200001de 	.word	0x200001de

08010b44 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8010b44:	b480      	push	{r7}
 8010b46:	b087      	sub	sp, #28
 8010b48:	af00      	add	r7, sp, #0
 8010b4a:	60f8      	str	r0, [r7, #12]
 8010b4c:	60b9      	str	r1, [r7, #8]
 8010b4e:	4613      	mov	r3, r2
 8010b50:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8010b52:	2300      	movs	r3, #0
 8010b54:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8010b56:	2300      	movs	r3, #0
 8010b58:	75fb      	strb	r3, [r7, #23]
 8010b5a:	e027      	b.n	8010bac <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8010b5c:	68fb      	ldr	r3, [r7, #12]
 8010b5e:	0f1b      	lsrs	r3, r3, #28
 8010b60:	2b09      	cmp	r3, #9
 8010b62:	d80b      	bhi.n	8010b7c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8010b64:	68fb      	ldr	r3, [r7, #12]
 8010b66:	0f1b      	lsrs	r3, r3, #28
 8010b68:	b2da      	uxtb	r2, r3
 8010b6a:	7dfb      	ldrb	r3, [r7, #23]
 8010b6c:	005b      	lsls	r3, r3, #1
 8010b6e:	4619      	mov	r1, r3
 8010b70:	68bb      	ldr	r3, [r7, #8]
 8010b72:	440b      	add	r3, r1
 8010b74:	3230      	adds	r2, #48	; 0x30
 8010b76:	b2d2      	uxtb	r2, r2
 8010b78:	701a      	strb	r2, [r3, #0]
 8010b7a:	e00a      	b.n	8010b92 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8010b7c:	68fb      	ldr	r3, [r7, #12]
 8010b7e:	0f1b      	lsrs	r3, r3, #28
 8010b80:	b2da      	uxtb	r2, r3
 8010b82:	7dfb      	ldrb	r3, [r7, #23]
 8010b84:	005b      	lsls	r3, r3, #1
 8010b86:	4619      	mov	r1, r3
 8010b88:	68bb      	ldr	r3, [r7, #8]
 8010b8a:	440b      	add	r3, r1
 8010b8c:	3237      	adds	r2, #55	; 0x37
 8010b8e:	b2d2      	uxtb	r2, r2
 8010b90:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8010b92:	68fb      	ldr	r3, [r7, #12]
 8010b94:	011b      	lsls	r3, r3, #4
 8010b96:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8010b98:	7dfb      	ldrb	r3, [r7, #23]
 8010b9a:	005b      	lsls	r3, r3, #1
 8010b9c:	3301      	adds	r3, #1
 8010b9e:	68ba      	ldr	r2, [r7, #8]
 8010ba0:	4413      	add	r3, r2
 8010ba2:	2200      	movs	r2, #0
 8010ba4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8010ba6:	7dfb      	ldrb	r3, [r7, #23]
 8010ba8:	3301      	adds	r3, #1
 8010baa:	75fb      	strb	r3, [r7, #23]
 8010bac:	7dfa      	ldrb	r2, [r7, #23]
 8010bae:	79fb      	ldrb	r3, [r7, #7]
 8010bb0:	429a      	cmp	r2, r3
 8010bb2:	d3d3      	bcc.n	8010b5c <IntToUnicode+0x18>
  }
}
 8010bb4:	bf00      	nop
 8010bb6:	bf00      	nop
 8010bb8:	371c      	adds	r7, #28
 8010bba:	46bd      	mov	sp, r7
 8010bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bc0:	4770      	bx	lr
	...

08010bc4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8010bc4:	b580      	push	{r7, lr}
 8010bc6:	b08a      	sub	sp, #40	; 0x28
 8010bc8:	af00      	add	r7, sp, #0
 8010bca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010bcc:	f107 0314 	add.w	r3, r7, #20
 8010bd0:	2200      	movs	r2, #0
 8010bd2:	601a      	str	r2, [r3, #0]
 8010bd4:	605a      	str	r2, [r3, #4]
 8010bd6:	609a      	str	r2, [r3, #8]
 8010bd8:	60da      	str	r2, [r3, #12]
 8010bda:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8010bdc:	687b      	ldr	r3, [r7, #4]
 8010bde:	681b      	ldr	r3, [r3, #0]
 8010be0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8010be4:	d147      	bne.n	8010c76 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8010be6:	2300      	movs	r3, #0
 8010be8:	613b      	str	r3, [r7, #16]
 8010bea:	4b25      	ldr	r3, [pc, #148]	; (8010c80 <HAL_PCD_MspInit+0xbc>)
 8010bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010bee:	4a24      	ldr	r2, [pc, #144]	; (8010c80 <HAL_PCD_MspInit+0xbc>)
 8010bf0:	f043 0301 	orr.w	r3, r3, #1
 8010bf4:	6313      	str	r3, [r2, #48]	; 0x30
 8010bf6:	4b22      	ldr	r3, [pc, #136]	; (8010c80 <HAL_PCD_MspInit+0xbc>)
 8010bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010bfa:	f003 0301 	and.w	r3, r3, #1
 8010bfe:	613b      	str	r3, [r7, #16]
 8010c00:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8010c02:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010c06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8010c08:	2300      	movs	r3, #0
 8010c0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010c0c:	2300      	movs	r3, #0
 8010c0e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010c10:	f107 0314 	add.w	r3, r7, #20
 8010c14:	4619      	mov	r1, r3
 8010c16:	481b      	ldr	r0, [pc, #108]	; (8010c84 <HAL_PCD_MspInit+0xc0>)
 8010c18:	f7f5 f92e 	bl	8005e78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8010c1c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8010c20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010c22:	2302      	movs	r3, #2
 8010c24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010c26:	2300      	movs	r3, #0
 8010c28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010c2a:	2303      	movs	r3, #3
 8010c2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8010c2e:	230a      	movs	r3, #10
 8010c30:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010c32:	f107 0314 	add.w	r3, r7, #20
 8010c36:	4619      	mov	r1, r3
 8010c38:	4812      	ldr	r0, [pc, #72]	; (8010c84 <HAL_PCD_MspInit+0xc0>)
 8010c3a:	f7f5 f91d 	bl	8005e78 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8010c3e:	4b10      	ldr	r3, [pc, #64]	; (8010c80 <HAL_PCD_MspInit+0xbc>)
 8010c40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010c42:	4a0f      	ldr	r2, [pc, #60]	; (8010c80 <HAL_PCD_MspInit+0xbc>)
 8010c44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010c48:	6353      	str	r3, [r2, #52]	; 0x34
 8010c4a:	2300      	movs	r3, #0
 8010c4c:	60fb      	str	r3, [r7, #12]
 8010c4e:	4b0c      	ldr	r3, [pc, #48]	; (8010c80 <HAL_PCD_MspInit+0xbc>)
 8010c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010c52:	4a0b      	ldr	r2, [pc, #44]	; (8010c80 <HAL_PCD_MspInit+0xbc>)
 8010c54:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8010c58:	6453      	str	r3, [r2, #68]	; 0x44
 8010c5a:	4b09      	ldr	r3, [pc, #36]	; (8010c80 <HAL_PCD_MspInit+0xbc>)
 8010c5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010c5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010c62:	60fb      	str	r3, [r7, #12]
 8010c64:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8010c66:	2200      	movs	r2, #0
 8010c68:	2100      	movs	r1, #0
 8010c6a:	2043      	movs	r0, #67	; 0x43
 8010c6c:	f7f4 f8db 	bl	8004e26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8010c70:	2043      	movs	r0, #67	; 0x43
 8010c72:	f7f4 f8f4 	bl	8004e5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8010c76:	bf00      	nop
 8010c78:	3728      	adds	r7, #40	; 0x28
 8010c7a:	46bd      	mov	sp, r7
 8010c7c:	bd80      	pop	{r7, pc}
 8010c7e:	bf00      	nop
 8010c80:	40023800 	.word	0x40023800
 8010c84:	40020000 	.word	0x40020000

08010c88 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010c88:	b580      	push	{r7, lr}
 8010c8a:	b082      	sub	sp, #8
 8010c8c:	af00      	add	r7, sp, #0
 8010c8e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8010c90:	687b      	ldr	r3, [r7, #4]
 8010c92:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8010c96:	687b      	ldr	r3, [r7, #4]
 8010c98:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8010c9c:	4619      	mov	r1, r3
 8010c9e:	4610      	mov	r0, r2
 8010ca0:	f7fe fc86 	bl	800f5b0 <USBD_LL_SetupStage>
}
 8010ca4:	bf00      	nop
 8010ca6:	3708      	adds	r7, #8
 8010ca8:	46bd      	mov	sp, r7
 8010caa:	bd80      	pop	{r7, pc}

08010cac <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010cac:	b580      	push	{r7, lr}
 8010cae:	b082      	sub	sp, #8
 8010cb0:	af00      	add	r7, sp, #0
 8010cb2:	6078      	str	r0, [r7, #4]
 8010cb4:	460b      	mov	r3, r1
 8010cb6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8010cb8:	687b      	ldr	r3, [r7, #4]
 8010cba:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8010cbe:	78fa      	ldrb	r2, [r7, #3]
 8010cc0:	6879      	ldr	r1, [r7, #4]
 8010cc2:	4613      	mov	r3, r2
 8010cc4:	00db      	lsls	r3, r3, #3
 8010cc6:	1a9b      	subs	r3, r3, r2
 8010cc8:	009b      	lsls	r3, r3, #2
 8010cca:	440b      	add	r3, r1
 8010ccc:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8010cd0:	681a      	ldr	r2, [r3, #0]
 8010cd2:	78fb      	ldrb	r3, [r7, #3]
 8010cd4:	4619      	mov	r1, r3
 8010cd6:	f7fe fcc0 	bl	800f65a <USBD_LL_DataOutStage>
}
 8010cda:	bf00      	nop
 8010cdc:	3708      	adds	r7, #8
 8010cde:	46bd      	mov	sp, r7
 8010ce0:	bd80      	pop	{r7, pc}

08010ce2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010ce2:	b580      	push	{r7, lr}
 8010ce4:	b082      	sub	sp, #8
 8010ce6:	af00      	add	r7, sp, #0
 8010ce8:	6078      	str	r0, [r7, #4]
 8010cea:	460b      	mov	r3, r1
 8010cec:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8010cee:	687b      	ldr	r3, [r7, #4]
 8010cf0:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8010cf4:	78fa      	ldrb	r2, [r7, #3]
 8010cf6:	6879      	ldr	r1, [r7, #4]
 8010cf8:	4613      	mov	r3, r2
 8010cfa:	00db      	lsls	r3, r3, #3
 8010cfc:	1a9b      	subs	r3, r3, r2
 8010cfe:	009b      	lsls	r3, r3, #2
 8010d00:	440b      	add	r3, r1
 8010d02:	3348      	adds	r3, #72	; 0x48
 8010d04:	681a      	ldr	r2, [r3, #0]
 8010d06:	78fb      	ldrb	r3, [r7, #3]
 8010d08:	4619      	mov	r1, r3
 8010d0a:	f7fe fd09 	bl	800f720 <USBD_LL_DataInStage>
}
 8010d0e:	bf00      	nop
 8010d10:	3708      	adds	r7, #8
 8010d12:	46bd      	mov	sp, r7
 8010d14:	bd80      	pop	{r7, pc}

08010d16 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010d16:	b580      	push	{r7, lr}
 8010d18:	b082      	sub	sp, #8
 8010d1a:	af00      	add	r7, sp, #0
 8010d1c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8010d1e:	687b      	ldr	r3, [r7, #4]
 8010d20:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8010d24:	4618      	mov	r0, r3
 8010d26:	f7fe fe0d 	bl	800f944 <USBD_LL_SOF>
}
 8010d2a:	bf00      	nop
 8010d2c:	3708      	adds	r7, #8
 8010d2e:	46bd      	mov	sp, r7
 8010d30:	bd80      	pop	{r7, pc}

08010d32 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010d32:	b580      	push	{r7, lr}
 8010d34:	b084      	sub	sp, #16
 8010d36:	af00      	add	r7, sp, #0
 8010d38:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8010d3a:	2301      	movs	r3, #1
 8010d3c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8010d3e:	687b      	ldr	r3, [r7, #4]
 8010d40:	68db      	ldr	r3, [r3, #12]
 8010d42:	2b00      	cmp	r3, #0
 8010d44:	d102      	bne.n	8010d4c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8010d46:	2300      	movs	r3, #0
 8010d48:	73fb      	strb	r3, [r7, #15]
 8010d4a:	e008      	b.n	8010d5e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8010d4c:	687b      	ldr	r3, [r7, #4]
 8010d4e:	68db      	ldr	r3, [r3, #12]
 8010d50:	2b02      	cmp	r3, #2
 8010d52:	d102      	bne.n	8010d5a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8010d54:	2301      	movs	r3, #1
 8010d56:	73fb      	strb	r3, [r7, #15]
 8010d58:	e001      	b.n	8010d5e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8010d5a:	f7f2 fa43 	bl	80031e4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8010d5e:	687b      	ldr	r3, [r7, #4]
 8010d60:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8010d64:	7bfa      	ldrb	r2, [r7, #15]
 8010d66:	4611      	mov	r1, r2
 8010d68:	4618      	mov	r0, r3
 8010d6a:	f7fe fdb0 	bl	800f8ce <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8010d6e:	687b      	ldr	r3, [r7, #4]
 8010d70:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8010d74:	4618      	mov	r0, r3
 8010d76:	f7fe fd69 	bl	800f84c <USBD_LL_Reset>
}
 8010d7a:	bf00      	nop
 8010d7c:	3710      	adds	r7, #16
 8010d7e:	46bd      	mov	sp, r7
 8010d80:	bd80      	pop	{r7, pc}
	...

08010d84 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010d84:	b580      	push	{r7, lr}
 8010d86:	b082      	sub	sp, #8
 8010d88:	af00      	add	r7, sp, #0
 8010d8a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8010d8c:	687b      	ldr	r3, [r7, #4]
 8010d8e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8010d92:	4618      	mov	r0, r3
 8010d94:	f7fe fdab 	bl	800f8ee <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8010d98:	687b      	ldr	r3, [r7, #4]
 8010d9a:	681b      	ldr	r3, [r3, #0]
 8010d9c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8010da0:	681b      	ldr	r3, [r3, #0]
 8010da2:	687a      	ldr	r2, [r7, #4]
 8010da4:	6812      	ldr	r2, [r2, #0]
 8010da6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8010daa:	f043 0301 	orr.w	r3, r3, #1
 8010dae:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8010db0:	687b      	ldr	r3, [r7, #4]
 8010db2:	6a1b      	ldr	r3, [r3, #32]
 8010db4:	2b00      	cmp	r3, #0
 8010db6:	d005      	beq.n	8010dc4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010db8:	4b04      	ldr	r3, [pc, #16]	; (8010dcc <HAL_PCD_SuspendCallback+0x48>)
 8010dba:	691b      	ldr	r3, [r3, #16]
 8010dbc:	4a03      	ldr	r2, [pc, #12]	; (8010dcc <HAL_PCD_SuspendCallback+0x48>)
 8010dbe:	f043 0306 	orr.w	r3, r3, #6
 8010dc2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8010dc4:	bf00      	nop
 8010dc6:	3708      	adds	r7, #8
 8010dc8:	46bd      	mov	sp, r7
 8010dca:	bd80      	pop	{r7, pc}
 8010dcc:	e000ed00 	.word	0xe000ed00

08010dd0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010dd0:	b580      	push	{r7, lr}
 8010dd2:	b082      	sub	sp, #8
 8010dd4:	af00      	add	r7, sp, #0
 8010dd6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8010dd8:	687b      	ldr	r3, [r7, #4]
 8010dda:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8010dde:	4618      	mov	r0, r3
 8010de0:	f7fe fd9a 	bl	800f918 <USBD_LL_Resume>
}
 8010de4:	bf00      	nop
 8010de6:	3708      	adds	r7, #8
 8010de8:	46bd      	mov	sp, r7
 8010dea:	bd80      	pop	{r7, pc}

08010dec <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010dec:	b580      	push	{r7, lr}
 8010dee:	b082      	sub	sp, #8
 8010df0:	af00      	add	r7, sp, #0
 8010df2:	6078      	str	r0, [r7, #4]
 8010df4:	460b      	mov	r3, r1
 8010df6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010df8:	687b      	ldr	r3, [r7, #4]
 8010dfa:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8010dfe:	78fa      	ldrb	r2, [r7, #3]
 8010e00:	4611      	mov	r1, r2
 8010e02:	4618      	mov	r0, r3
 8010e04:	f7fe fdc5 	bl	800f992 <USBD_LL_IsoOUTIncomplete>
}
 8010e08:	bf00      	nop
 8010e0a:	3708      	adds	r7, #8
 8010e0c:	46bd      	mov	sp, r7
 8010e0e:	bd80      	pop	{r7, pc}

08010e10 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010e10:	b580      	push	{r7, lr}
 8010e12:	b082      	sub	sp, #8
 8010e14:	af00      	add	r7, sp, #0
 8010e16:	6078      	str	r0, [r7, #4]
 8010e18:	460b      	mov	r3, r1
 8010e1a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010e1c:	687b      	ldr	r3, [r7, #4]
 8010e1e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8010e22:	78fa      	ldrb	r2, [r7, #3]
 8010e24:	4611      	mov	r1, r2
 8010e26:	4618      	mov	r0, r3
 8010e28:	f7fe fda6 	bl	800f978 <USBD_LL_IsoINIncomplete>
}
 8010e2c:	bf00      	nop
 8010e2e:	3708      	adds	r7, #8
 8010e30:	46bd      	mov	sp, r7
 8010e32:	bd80      	pop	{r7, pc}

08010e34 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010e34:	b580      	push	{r7, lr}
 8010e36:	b082      	sub	sp, #8
 8010e38:	af00      	add	r7, sp, #0
 8010e3a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8010e3c:	687b      	ldr	r3, [r7, #4]
 8010e3e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8010e42:	4618      	mov	r0, r3
 8010e44:	f7fe fdb2 	bl	800f9ac <USBD_LL_DevConnected>
}
 8010e48:	bf00      	nop
 8010e4a:	3708      	adds	r7, #8
 8010e4c:	46bd      	mov	sp, r7
 8010e4e:	bd80      	pop	{r7, pc}

08010e50 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010e50:	b580      	push	{r7, lr}
 8010e52:	b082      	sub	sp, #8
 8010e54:	af00      	add	r7, sp, #0
 8010e56:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8010e58:	687b      	ldr	r3, [r7, #4]
 8010e5a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8010e5e:	4618      	mov	r0, r3
 8010e60:	f7fe fdaf 	bl	800f9c2 <USBD_LL_DevDisconnected>
}
 8010e64:	bf00      	nop
 8010e66:	3708      	adds	r7, #8
 8010e68:	46bd      	mov	sp, r7
 8010e6a:	bd80      	pop	{r7, pc}

08010e6c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8010e6c:	b580      	push	{r7, lr}
 8010e6e:	b082      	sub	sp, #8
 8010e70:	af00      	add	r7, sp, #0
 8010e72:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8010e74:	687b      	ldr	r3, [r7, #4]
 8010e76:	781b      	ldrb	r3, [r3, #0]
 8010e78:	2b00      	cmp	r3, #0
 8010e7a:	d13c      	bne.n	8010ef6 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8010e7c:	4a20      	ldr	r2, [pc, #128]	; (8010f00 <USBD_LL_Init+0x94>)
 8010e7e:	687b      	ldr	r3, [r7, #4]
 8010e80:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	4a1e      	ldr	r2, [pc, #120]	; (8010f00 <USBD_LL_Init+0x94>)
 8010e88:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8010e8c:	4b1c      	ldr	r3, [pc, #112]	; (8010f00 <USBD_LL_Init+0x94>)
 8010e8e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8010e92:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8010e94:	4b1a      	ldr	r3, [pc, #104]	; (8010f00 <USBD_LL_Init+0x94>)
 8010e96:	2204      	movs	r2, #4
 8010e98:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8010e9a:	4b19      	ldr	r3, [pc, #100]	; (8010f00 <USBD_LL_Init+0x94>)
 8010e9c:	2202      	movs	r2, #2
 8010e9e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8010ea0:	4b17      	ldr	r3, [pc, #92]	; (8010f00 <USBD_LL_Init+0x94>)
 8010ea2:	2200      	movs	r2, #0
 8010ea4:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8010ea6:	4b16      	ldr	r3, [pc, #88]	; (8010f00 <USBD_LL_Init+0x94>)
 8010ea8:	2202      	movs	r2, #2
 8010eaa:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8010eac:	4b14      	ldr	r3, [pc, #80]	; (8010f00 <USBD_LL_Init+0x94>)
 8010eae:	2200      	movs	r2, #0
 8010eb0:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8010eb2:	4b13      	ldr	r3, [pc, #76]	; (8010f00 <USBD_LL_Init+0x94>)
 8010eb4:	2200      	movs	r2, #0
 8010eb6:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8010eb8:	4b11      	ldr	r3, [pc, #68]	; (8010f00 <USBD_LL_Init+0x94>)
 8010eba:	2200      	movs	r2, #0
 8010ebc:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8010ebe:	4b10      	ldr	r3, [pc, #64]	; (8010f00 <USBD_LL_Init+0x94>)
 8010ec0:	2201      	movs	r2, #1
 8010ec2:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8010ec4:	4b0e      	ldr	r3, [pc, #56]	; (8010f00 <USBD_LL_Init+0x94>)
 8010ec6:	2200      	movs	r2, #0
 8010ec8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8010eca:	480d      	ldr	r0, [pc, #52]	; (8010f00 <USBD_LL_Init+0x94>)
 8010ecc:	f7f7 fbe8 	bl	80086a0 <HAL_PCD_Init>
 8010ed0:	4603      	mov	r3, r0
 8010ed2:	2b00      	cmp	r3, #0
 8010ed4:	d001      	beq.n	8010eda <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8010ed6:	f7f2 f985 	bl	80031e4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8010eda:	2180      	movs	r1, #128	; 0x80
 8010edc:	4808      	ldr	r0, [pc, #32]	; (8010f00 <USBD_LL_Init+0x94>)
 8010ede:	f7f8 fd46 	bl	800996e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8010ee2:	2240      	movs	r2, #64	; 0x40
 8010ee4:	2100      	movs	r1, #0
 8010ee6:	4806      	ldr	r0, [pc, #24]	; (8010f00 <USBD_LL_Init+0x94>)
 8010ee8:	f7f8 fcfa 	bl	80098e0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8010eec:	2280      	movs	r2, #128	; 0x80
 8010eee:	2101      	movs	r1, #1
 8010ef0:	4803      	ldr	r0, [pc, #12]	; (8010f00 <USBD_LL_Init+0x94>)
 8010ef2:	f7f8 fcf5 	bl	80098e0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8010ef6:	2300      	movs	r3, #0
}
 8010ef8:	4618      	mov	r0, r3
 8010efa:	3708      	adds	r7, #8
 8010efc:	46bd      	mov	sp, r7
 8010efe:	bd80      	pop	{r7, pc}
 8010f00:	20001fe0 	.word	0x20001fe0

08010f04 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8010f04:	b580      	push	{r7, lr}
 8010f06:	b084      	sub	sp, #16
 8010f08:	af00      	add	r7, sp, #0
 8010f0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010f0c:	2300      	movs	r3, #0
 8010f0e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010f10:	2300      	movs	r3, #0
 8010f12:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8010f14:	687b      	ldr	r3, [r7, #4]
 8010f16:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8010f1a:	4618      	mov	r0, r3
 8010f1c:	f7f7 fcdd 	bl	80088da <HAL_PCD_Start>
 8010f20:	4603      	mov	r3, r0
 8010f22:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010f24:	7bfb      	ldrb	r3, [r7, #15]
 8010f26:	4618      	mov	r0, r3
 8010f28:	f000 f92a 	bl	8011180 <USBD_Get_USB_Status>
 8010f2c:	4603      	mov	r3, r0
 8010f2e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010f30:	7bbb      	ldrb	r3, [r7, #14]
}
 8010f32:	4618      	mov	r0, r3
 8010f34:	3710      	adds	r7, #16
 8010f36:	46bd      	mov	sp, r7
 8010f38:	bd80      	pop	{r7, pc}

08010f3a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8010f3a:	b580      	push	{r7, lr}
 8010f3c:	b084      	sub	sp, #16
 8010f3e:	af00      	add	r7, sp, #0
 8010f40:	6078      	str	r0, [r7, #4]
 8010f42:	4608      	mov	r0, r1
 8010f44:	4611      	mov	r1, r2
 8010f46:	461a      	mov	r2, r3
 8010f48:	4603      	mov	r3, r0
 8010f4a:	70fb      	strb	r3, [r7, #3]
 8010f4c:	460b      	mov	r3, r1
 8010f4e:	70bb      	strb	r3, [r7, #2]
 8010f50:	4613      	mov	r3, r2
 8010f52:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010f54:	2300      	movs	r3, #0
 8010f56:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010f58:	2300      	movs	r3, #0
 8010f5a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8010f5c:	687b      	ldr	r3, [r7, #4]
 8010f5e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8010f62:	78bb      	ldrb	r3, [r7, #2]
 8010f64:	883a      	ldrh	r2, [r7, #0]
 8010f66:	78f9      	ldrb	r1, [r7, #3]
 8010f68:	f7f8 f8c1 	bl	80090ee <HAL_PCD_EP_Open>
 8010f6c:	4603      	mov	r3, r0
 8010f6e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010f70:	7bfb      	ldrb	r3, [r7, #15]
 8010f72:	4618      	mov	r0, r3
 8010f74:	f000 f904 	bl	8011180 <USBD_Get_USB_Status>
 8010f78:	4603      	mov	r3, r0
 8010f7a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010f7c:	7bbb      	ldrb	r3, [r7, #14]
}
 8010f7e:	4618      	mov	r0, r3
 8010f80:	3710      	adds	r7, #16
 8010f82:	46bd      	mov	sp, r7
 8010f84:	bd80      	pop	{r7, pc}

08010f86 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010f86:	b580      	push	{r7, lr}
 8010f88:	b084      	sub	sp, #16
 8010f8a:	af00      	add	r7, sp, #0
 8010f8c:	6078      	str	r0, [r7, #4]
 8010f8e:	460b      	mov	r3, r1
 8010f90:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010f92:	2300      	movs	r3, #0
 8010f94:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010f96:	2300      	movs	r3, #0
 8010f98:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8010f9a:	687b      	ldr	r3, [r7, #4]
 8010f9c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8010fa0:	78fa      	ldrb	r2, [r7, #3]
 8010fa2:	4611      	mov	r1, r2
 8010fa4:	4618      	mov	r0, r3
 8010fa6:	f7f8 f90a 	bl	80091be <HAL_PCD_EP_Close>
 8010faa:	4603      	mov	r3, r0
 8010fac:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010fae:	7bfb      	ldrb	r3, [r7, #15]
 8010fb0:	4618      	mov	r0, r3
 8010fb2:	f000 f8e5 	bl	8011180 <USBD_Get_USB_Status>
 8010fb6:	4603      	mov	r3, r0
 8010fb8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010fba:	7bbb      	ldrb	r3, [r7, #14]
}
 8010fbc:	4618      	mov	r0, r3
 8010fbe:	3710      	adds	r7, #16
 8010fc0:	46bd      	mov	sp, r7
 8010fc2:	bd80      	pop	{r7, pc}

08010fc4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010fc4:	b580      	push	{r7, lr}
 8010fc6:	b084      	sub	sp, #16
 8010fc8:	af00      	add	r7, sp, #0
 8010fca:	6078      	str	r0, [r7, #4]
 8010fcc:	460b      	mov	r3, r1
 8010fce:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010fd0:	2300      	movs	r3, #0
 8010fd2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010fd4:	2300      	movs	r3, #0
 8010fd6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8010fd8:	687b      	ldr	r3, [r7, #4]
 8010fda:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8010fde:	78fa      	ldrb	r2, [r7, #3]
 8010fe0:	4611      	mov	r1, r2
 8010fe2:	4618      	mov	r0, r3
 8010fe4:	f7f8 f9e2 	bl	80093ac <HAL_PCD_EP_SetStall>
 8010fe8:	4603      	mov	r3, r0
 8010fea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010fec:	7bfb      	ldrb	r3, [r7, #15]
 8010fee:	4618      	mov	r0, r3
 8010ff0:	f000 f8c6 	bl	8011180 <USBD_Get_USB_Status>
 8010ff4:	4603      	mov	r3, r0
 8010ff6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010ff8:	7bbb      	ldrb	r3, [r7, #14]
}
 8010ffa:	4618      	mov	r0, r3
 8010ffc:	3710      	adds	r7, #16
 8010ffe:	46bd      	mov	sp, r7
 8011000:	bd80      	pop	{r7, pc}

08011002 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011002:	b580      	push	{r7, lr}
 8011004:	b084      	sub	sp, #16
 8011006:	af00      	add	r7, sp, #0
 8011008:	6078      	str	r0, [r7, #4]
 801100a:	460b      	mov	r3, r1
 801100c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801100e:	2300      	movs	r3, #0
 8011010:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011012:	2300      	movs	r3, #0
 8011014:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8011016:	687b      	ldr	r3, [r7, #4]
 8011018:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801101c:	78fa      	ldrb	r2, [r7, #3]
 801101e:	4611      	mov	r1, r2
 8011020:	4618      	mov	r0, r3
 8011022:	f7f8 fa27 	bl	8009474 <HAL_PCD_EP_ClrStall>
 8011026:	4603      	mov	r3, r0
 8011028:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801102a:	7bfb      	ldrb	r3, [r7, #15]
 801102c:	4618      	mov	r0, r3
 801102e:	f000 f8a7 	bl	8011180 <USBD_Get_USB_Status>
 8011032:	4603      	mov	r3, r0
 8011034:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011036:	7bbb      	ldrb	r3, [r7, #14]
}
 8011038:	4618      	mov	r0, r3
 801103a:	3710      	adds	r7, #16
 801103c:	46bd      	mov	sp, r7
 801103e:	bd80      	pop	{r7, pc}

08011040 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011040:	b480      	push	{r7}
 8011042:	b085      	sub	sp, #20
 8011044:	af00      	add	r7, sp, #0
 8011046:	6078      	str	r0, [r7, #4]
 8011048:	460b      	mov	r3, r1
 801104a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 801104c:	687b      	ldr	r3, [r7, #4]
 801104e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011052:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8011054:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011058:	2b00      	cmp	r3, #0
 801105a:	da0b      	bge.n	8011074 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 801105c:	78fb      	ldrb	r3, [r7, #3]
 801105e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011062:	68f9      	ldr	r1, [r7, #12]
 8011064:	4613      	mov	r3, r2
 8011066:	00db      	lsls	r3, r3, #3
 8011068:	1a9b      	subs	r3, r3, r2
 801106a:	009b      	lsls	r3, r3, #2
 801106c:	440b      	add	r3, r1
 801106e:	333e      	adds	r3, #62	; 0x3e
 8011070:	781b      	ldrb	r3, [r3, #0]
 8011072:	e00b      	b.n	801108c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8011074:	78fb      	ldrb	r3, [r7, #3]
 8011076:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801107a:	68f9      	ldr	r1, [r7, #12]
 801107c:	4613      	mov	r3, r2
 801107e:	00db      	lsls	r3, r3, #3
 8011080:	1a9b      	subs	r3, r3, r2
 8011082:	009b      	lsls	r3, r3, #2
 8011084:	440b      	add	r3, r1
 8011086:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801108a:	781b      	ldrb	r3, [r3, #0]
  }
}
 801108c:	4618      	mov	r0, r3
 801108e:	3714      	adds	r7, #20
 8011090:	46bd      	mov	sp, r7
 8011092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011096:	4770      	bx	lr

08011098 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8011098:	b580      	push	{r7, lr}
 801109a:	b084      	sub	sp, #16
 801109c:	af00      	add	r7, sp, #0
 801109e:	6078      	str	r0, [r7, #4]
 80110a0:	460b      	mov	r3, r1
 80110a2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80110a4:	2300      	movs	r3, #0
 80110a6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80110a8:	2300      	movs	r3, #0
 80110aa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80110ac:	687b      	ldr	r3, [r7, #4]
 80110ae:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80110b2:	78fa      	ldrb	r2, [r7, #3]
 80110b4:	4611      	mov	r1, r2
 80110b6:	4618      	mov	r0, r3
 80110b8:	f7f7 fff4 	bl	80090a4 <HAL_PCD_SetAddress>
 80110bc:	4603      	mov	r3, r0
 80110be:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80110c0:	7bfb      	ldrb	r3, [r7, #15]
 80110c2:	4618      	mov	r0, r3
 80110c4:	f000 f85c 	bl	8011180 <USBD_Get_USB_Status>
 80110c8:	4603      	mov	r3, r0
 80110ca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80110cc:	7bbb      	ldrb	r3, [r7, #14]
}
 80110ce:	4618      	mov	r0, r3
 80110d0:	3710      	adds	r7, #16
 80110d2:	46bd      	mov	sp, r7
 80110d4:	bd80      	pop	{r7, pc}

080110d6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80110d6:	b580      	push	{r7, lr}
 80110d8:	b086      	sub	sp, #24
 80110da:	af00      	add	r7, sp, #0
 80110dc:	60f8      	str	r0, [r7, #12]
 80110de:	607a      	str	r2, [r7, #4]
 80110e0:	603b      	str	r3, [r7, #0]
 80110e2:	460b      	mov	r3, r1
 80110e4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80110e6:	2300      	movs	r3, #0
 80110e8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80110ea:	2300      	movs	r3, #0
 80110ec:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80110ee:	68fb      	ldr	r3, [r7, #12]
 80110f0:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80110f4:	7af9      	ldrb	r1, [r7, #11]
 80110f6:	683b      	ldr	r3, [r7, #0]
 80110f8:	687a      	ldr	r2, [r7, #4]
 80110fa:	f7f8 f90d 	bl	8009318 <HAL_PCD_EP_Transmit>
 80110fe:	4603      	mov	r3, r0
 8011100:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011102:	7dfb      	ldrb	r3, [r7, #23]
 8011104:	4618      	mov	r0, r3
 8011106:	f000 f83b 	bl	8011180 <USBD_Get_USB_Status>
 801110a:	4603      	mov	r3, r0
 801110c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801110e:	7dbb      	ldrb	r3, [r7, #22]
}
 8011110:	4618      	mov	r0, r3
 8011112:	3718      	adds	r7, #24
 8011114:	46bd      	mov	sp, r7
 8011116:	bd80      	pop	{r7, pc}

08011118 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8011118:	b580      	push	{r7, lr}
 801111a:	b086      	sub	sp, #24
 801111c:	af00      	add	r7, sp, #0
 801111e:	60f8      	str	r0, [r7, #12]
 8011120:	607a      	str	r2, [r7, #4]
 8011122:	603b      	str	r3, [r7, #0]
 8011124:	460b      	mov	r3, r1
 8011126:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011128:	2300      	movs	r3, #0
 801112a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801112c:	2300      	movs	r3, #0
 801112e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8011130:	68fb      	ldr	r3, [r7, #12]
 8011132:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8011136:	7af9      	ldrb	r1, [r7, #11]
 8011138:	683b      	ldr	r3, [r7, #0]
 801113a:	687a      	ldr	r2, [r7, #4]
 801113c:	f7f8 f889 	bl	8009252 <HAL_PCD_EP_Receive>
 8011140:	4603      	mov	r3, r0
 8011142:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011144:	7dfb      	ldrb	r3, [r7, #23]
 8011146:	4618      	mov	r0, r3
 8011148:	f000 f81a 	bl	8011180 <USBD_Get_USB_Status>
 801114c:	4603      	mov	r3, r0
 801114e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8011150:	7dbb      	ldrb	r3, [r7, #22]
}
 8011152:	4618      	mov	r0, r3
 8011154:	3718      	adds	r7, #24
 8011156:	46bd      	mov	sp, r7
 8011158:	bd80      	pop	{r7, pc}

0801115a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801115a:	b580      	push	{r7, lr}
 801115c:	b082      	sub	sp, #8
 801115e:	af00      	add	r7, sp, #0
 8011160:	6078      	str	r0, [r7, #4]
 8011162:	460b      	mov	r3, r1
 8011164:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8011166:	687b      	ldr	r3, [r7, #4]
 8011168:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801116c:	78fa      	ldrb	r2, [r7, #3]
 801116e:	4611      	mov	r1, r2
 8011170:	4618      	mov	r0, r3
 8011172:	f7f8 f8b9 	bl	80092e8 <HAL_PCD_EP_GetRxCount>
 8011176:	4603      	mov	r3, r0
}
 8011178:	4618      	mov	r0, r3
 801117a:	3708      	adds	r7, #8
 801117c:	46bd      	mov	sp, r7
 801117e:	bd80      	pop	{r7, pc}

08011180 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8011180:	b480      	push	{r7}
 8011182:	b085      	sub	sp, #20
 8011184:	af00      	add	r7, sp, #0
 8011186:	4603      	mov	r3, r0
 8011188:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801118a:	2300      	movs	r3, #0
 801118c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801118e:	79fb      	ldrb	r3, [r7, #7]
 8011190:	2b03      	cmp	r3, #3
 8011192:	d817      	bhi.n	80111c4 <USBD_Get_USB_Status+0x44>
 8011194:	a201      	add	r2, pc, #4	; (adr r2, 801119c <USBD_Get_USB_Status+0x1c>)
 8011196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801119a:	bf00      	nop
 801119c:	080111ad 	.word	0x080111ad
 80111a0:	080111b3 	.word	0x080111b3
 80111a4:	080111b9 	.word	0x080111b9
 80111a8:	080111bf 	.word	0x080111bf
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80111ac:	2300      	movs	r3, #0
 80111ae:	73fb      	strb	r3, [r7, #15]
    break;
 80111b0:	e00b      	b.n	80111ca <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80111b2:	2303      	movs	r3, #3
 80111b4:	73fb      	strb	r3, [r7, #15]
    break;
 80111b6:	e008      	b.n	80111ca <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80111b8:	2301      	movs	r3, #1
 80111ba:	73fb      	strb	r3, [r7, #15]
    break;
 80111bc:	e005      	b.n	80111ca <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80111be:	2303      	movs	r3, #3
 80111c0:	73fb      	strb	r3, [r7, #15]
    break;
 80111c2:	e002      	b.n	80111ca <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80111c4:	2303      	movs	r3, #3
 80111c6:	73fb      	strb	r3, [r7, #15]
    break;
 80111c8:	bf00      	nop
  }
  return usb_status;
 80111ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80111cc:	4618      	mov	r0, r3
 80111ce:	3714      	adds	r7, #20
 80111d0:	46bd      	mov	sp, r7
 80111d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111d6:	4770      	bx	lr

080111d8 <__assert_func>:
 80111d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80111da:	4614      	mov	r4, r2
 80111dc:	461a      	mov	r2, r3
 80111de:	4b09      	ldr	r3, [pc, #36]	; (8011204 <__assert_func+0x2c>)
 80111e0:	681b      	ldr	r3, [r3, #0]
 80111e2:	4605      	mov	r5, r0
 80111e4:	68d8      	ldr	r0, [r3, #12]
 80111e6:	b14c      	cbz	r4, 80111fc <__assert_func+0x24>
 80111e8:	4b07      	ldr	r3, [pc, #28]	; (8011208 <__assert_func+0x30>)
 80111ea:	9100      	str	r1, [sp, #0]
 80111ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80111f0:	4906      	ldr	r1, [pc, #24]	; (801120c <__assert_func+0x34>)
 80111f2:	462b      	mov	r3, r5
 80111f4:	f000 f814 	bl	8011220 <fiprintf>
 80111f8:	f000 fce8 	bl	8011bcc <abort>
 80111fc:	4b04      	ldr	r3, [pc, #16]	; (8011210 <__assert_func+0x38>)
 80111fe:	461c      	mov	r4, r3
 8011200:	e7f3      	b.n	80111ea <__assert_func+0x12>
 8011202:	bf00      	nop
 8011204:	200001e8 	.word	0x200001e8
 8011208:	08012f58 	.word	0x08012f58
 801120c:	08012f65 	.word	0x08012f65
 8011210:	08012f93 	.word	0x08012f93

08011214 <__errno>:
 8011214:	4b01      	ldr	r3, [pc, #4]	; (801121c <__errno+0x8>)
 8011216:	6818      	ldr	r0, [r3, #0]
 8011218:	4770      	bx	lr
 801121a:	bf00      	nop
 801121c:	200001e8 	.word	0x200001e8

08011220 <fiprintf>:
 8011220:	b40e      	push	{r1, r2, r3}
 8011222:	b503      	push	{r0, r1, lr}
 8011224:	4601      	mov	r1, r0
 8011226:	ab03      	add	r3, sp, #12
 8011228:	4805      	ldr	r0, [pc, #20]	; (8011240 <fiprintf+0x20>)
 801122a:	f853 2b04 	ldr.w	r2, [r3], #4
 801122e:	6800      	ldr	r0, [r0, #0]
 8011230:	9301      	str	r3, [sp, #4]
 8011232:	f000 f917 	bl	8011464 <_vfiprintf_r>
 8011236:	b002      	add	sp, #8
 8011238:	f85d eb04 	ldr.w	lr, [sp], #4
 801123c:	b003      	add	sp, #12
 801123e:	4770      	bx	lr
 8011240:	200001e8 	.word	0x200001e8

08011244 <__libc_init_array>:
 8011244:	b570      	push	{r4, r5, r6, lr}
 8011246:	4d0d      	ldr	r5, [pc, #52]	; (801127c <__libc_init_array+0x38>)
 8011248:	4c0d      	ldr	r4, [pc, #52]	; (8011280 <__libc_init_array+0x3c>)
 801124a:	1b64      	subs	r4, r4, r5
 801124c:	10a4      	asrs	r4, r4, #2
 801124e:	2600      	movs	r6, #0
 8011250:	42a6      	cmp	r6, r4
 8011252:	d109      	bne.n	8011268 <__libc_init_array+0x24>
 8011254:	4d0b      	ldr	r5, [pc, #44]	; (8011284 <__libc_init_array+0x40>)
 8011256:	4c0c      	ldr	r4, [pc, #48]	; (8011288 <__libc_init_array+0x44>)
 8011258:	f001 f9d2 	bl	8012600 <_init>
 801125c:	1b64      	subs	r4, r4, r5
 801125e:	10a4      	asrs	r4, r4, #2
 8011260:	2600      	movs	r6, #0
 8011262:	42a6      	cmp	r6, r4
 8011264:	d105      	bne.n	8011272 <__libc_init_array+0x2e>
 8011266:	bd70      	pop	{r4, r5, r6, pc}
 8011268:	f855 3b04 	ldr.w	r3, [r5], #4
 801126c:	4798      	blx	r3
 801126e:	3601      	adds	r6, #1
 8011270:	e7ee      	b.n	8011250 <__libc_init_array+0xc>
 8011272:	f855 3b04 	ldr.w	r3, [r5], #4
 8011276:	4798      	blx	r3
 8011278:	3601      	adds	r6, #1
 801127a:	e7f2      	b.n	8011262 <__libc_init_array+0x1e>
 801127c:	08013034 	.word	0x08013034
 8011280:	08013034 	.word	0x08013034
 8011284:	08013034 	.word	0x08013034
 8011288:	08013038 	.word	0x08013038

0801128c <malloc>:
 801128c:	4b02      	ldr	r3, [pc, #8]	; (8011298 <malloc+0xc>)
 801128e:	4601      	mov	r1, r0
 8011290:	6818      	ldr	r0, [r3, #0]
 8011292:	f000 b863 	b.w	801135c <_malloc_r>
 8011296:	bf00      	nop
 8011298:	200001e8 	.word	0x200001e8

0801129c <free>:
 801129c:	4b02      	ldr	r3, [pc, #8]	; (80112a8 <free+0xc>)
 801129e:	4601      	mov	r1, r0
 80112a0:	6818      	ldr	r0, [r3, #0]
 80112a2:	f000 b80b 	b.w	80112bc <_free_r>
 80112a6:	bf00      	nop
 80112a8:	200001e8 	.word	0x200001e8

080112ac <memset>:
 80112ac:	4402      	add	r2, r0
 80112ae:	4603      	mov	r3, r0
 80112b0:	4293      	cmp	r3, r2
 80112b2:	d100      	bne.n	80112b6 <memset+0xa>
 80112b4:	4770      	bx	lr
 80112b6:	f803 1b01 	strb.w	r1, [r3], #1
 80112ba:	e7f9      	b.n	80112b0 <memset+0x4>

080112bc <_free_r>:
 80112bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80112be:	2900      	cmp	r1, #0
 80112c0:	d048      	beq.n	8011354 <_free_r+0x98>
 80112c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80112c6:	9001      	str	r0, [sp, #4]
 80112c8:	2b00      	cmp	r3, #0
 80112ca:	f1a1 0404 	sub.w	r4, r1, #4
 80112ce:	bfb8      	it	lt
 80112d0:	18e4      	addlt	r4, r4, r3
 80112d2:	f000 fec9 	bl	8012068 <__malloc_lock>
 80112d6:	4a20      	ldr	r2, [pc, #128]	; (8011358 <_free_r+0x9c>)
 80112d8:	9801      	ldr	r0, [sp, #4]
 80112da:	6813      	ldr	r3, [r2, #0]
 80112dc:	4615      	mov	r5, r2
 80112de:	b933      	cbnz	r3, 80112ee <_free_r+0x32>
 80112e0:	6063      	str	r3, [r4, #4]
 80112e2:	6014      	str	r4, [r2, #0]
 80112e4:	b003      	add	sp, #12
 80112e6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80112ea:	f000 bec3 	b.w	8012074 <__malloc_unlock>
 80112ee:	42a3      	cmp	r3, r4
 80112f0:	d90b      	bls.n	801130a <_free_r+0x4e>
 80112f2:	6821      	ldr	r1, [r4, #0]
 80112f4:	1862      	adds	r2, r4, r1
 80112f6:	4293      	cmp	r3, r2
 80112f8:	bf04      	itt	eq
 80112fa:	681a      	ldreq	r2, [r3, #0]
 80112fc:	685b      	ldreq	r3, [r3, #4]
 80112fe:	6063      	str	r3, [r4, #4]
 8011300:	bf04      	itt	eq
 8011302:	1852      	addeq	r2, r2, r1
 8011304:	6022      	streq	r2, [r4, #0]
 8011306:	602c      	str	r4, [r5, #0]
 8011308:	e7ec      	b.n	80112e4 <_free_r+0x28>
 801130a:	461a      	mov	r2, r3
 801130c:	685b      	ldr	r3, [r3, #4]
 801130e:	b10b      	cbz	r3, 8011314 <_free_r+0x58>
 8011310:	42a3      	cmp	r3, r4
 8011312:	d9fa      	bls.n	801130a <_free_r+0x4e>
 8011314:	6811      	ldr	r1, [r2, #0]
 8011316:	1855      	adds	r5, r2, r1
 8011318:	42a5      	cmp	r5, r4
 801131a:	d10b      	bne.n	8011334 <_free_r+0x78>
 801131c:	6824      	ldr	r4, [r4, #0]
 801131e:	4421      	add	r1, r4
 8011320:	1854      	adds	r4, r2, r1
 8011322:	42a3      	cmp	r3, r4
 8011324:	6011      	str	r1, [r2, #0]
 8011326:	d1dd      	bne.n	80112e4 <_free_r+0x28>
 8011328:	681c      	ldr	r4, [r3, #0]
 801132a:	685b      	ldr	r3, [r3, #4]
 801132c:	6053      	str	r3, [r2, #4]
 801132e:	4421      	add	r1, r4
 8011330:	6011      	str	r1, [r2, #0]
 8011332:	e7d7      	b.n	80112e4 <_free_r+0x28>
 8011334:	d902      	bls.n	801133c <_free_r+0x80>
 8011336:	230c      	movs	r3, #12
 8011338:	6003      	str	r3, [r0, #0]
 801133a:	e7d3      	b.n	80112e4 <_free_r+0x28>
 801133c:	6825      	ldr	r5, [r4, #0]
 801133e:	1961      	adds	r1, r4, r5
 8011340:	428b      	cmp	r3, r1
 8011342:	bf04      	itt	eq
 8011344:	6819      	ldreq	r1, [r3, #0]
 8011346:	685b      	ldreq	r3, [r3, #4]
 8011348:	6063      	str	r3, [r4, #4]
 801134a:	bf04      	itt	eq
 801134c:	1949      	addeq	r1, r1, r5
 801134e:	6021      	streq	r1, [r4, #0]
 8011350:	6054      	str	r4, [r2, #4]
 8011352:	e7c7      	b.n	80112e4 <_free_r+0x28>
 8011354:	b003      	add	sp, #12
 8011356:	bd30      	pop	{r4, r5, pc}
 8011358:	20000694 	.word	0x20000694

0801135c <_malloc_r>:
 801135c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801135e:	1ccd      	adds	r5, r1, #3
 8011360:	f025 0503 	bic.w	r5, r5, #3
 8011364:	3508      	adds	r5, #8
 8011366:	2d0c      	cmp	r5, #12
 8011368:	bf38      	it	cc
 801136a:	250c      	movcc	r5, #12
 801136c:	2d00      	cmp	r5, #0
 801136e:	4606      	mov	r6, r0
 8011370:	db01      	blt.n	8011376 <_malloc_r+0x1a>
 8011372:	42a9      	cmp	r1, r5
 8011374:	d903      	bls.n	801137e <_malloc_r+0x22>
 8011376:	230c      	movs	r3, #12
 8011378:	6033      	str	r3, [r6, #0]
 801137a:	2000      	movs	r0, #0
 801137c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801137e:	f000 fe73 	bl	8012068 <__malloc_lock>
 8011382:	4921      	ldr	r1, [pc, #132]	; (8011408 <_malloc_r+0xac>)
 8011384:	680a      	ldr	r2, [r1, #0]
 8011386:	4614      	mov	r4, r2
 8011388:	b99c      	cbnz	r4, 80113b2 <_malloc_r+0x56>
 801138a:	4f20      	ldr	r7, [pc, #128]	; (801140c <_malloc_r+0xb0>)
 801138c:	683b      	ldr	r3, [r7, #0]
 801138e:	b923      	cbnz	r3, 801139a <_malloc_r+0x3e>
 8011390:	4621      	mov	r1, r4
 8011392:	4630      	mov	r0, r6
 8011394:	f000 fb2a 	bl	80119ec <_sbrk_r>
 8011398:	6038      	str	r0, [r7, #0]
 801139a:	4629      	mov	r1, r5
 801139c:	4630      	mov	r0, r6
 801139e:	f000 fb25 	bl	80119ec <_sbrk_r>
 80113a2:	1c43      	adds	r3, r0, #1
 80113a4:	d123      	bne.n	80113ee <_malloc_r+0x92>
 80113a6:	230c      	movs	r3, #12
 80113a8:	6033      	str	r3, [r6, #0]
 80113aa:	4630      	mov	r0, r6
 80113ac:	f000 fe62 	bl	8012074 <__malloc_unlock>
 80113b0:	e7e3      	b.n	801137a <_malloc_r+0x1e>
 80113b2:	6823      	ldr	r3, [r4, #0]
 80113b4:	1b5b      	subs	r3, r3, r5
 80113b6:	d417      	bmi.n	80113e8 <_malloc_r+0x8c>
 80113b8:	2b0b      	cmp	r3, #11
 80113ba:	d903      	bls.n	80113c4 <_malloc_r+0x68>
 80113bc:	6023      	str	r3, [r4, #0]
 80113be:	441c      	add	r4, r3
 80113c0:	6025      	str	r5, [r4, #0]
 80113c2:	e004      	b.n	80113ce <_malloc_r+0x72>
 80113c4:	6863      	ldr	r3, [r4, #4]
 80113c6:	42a2      	cmp	r2, r4
 80113c8:	bf0c      	ite	eq
 80113ca:	600b      	streq	r3, [r1, #0]
 80113cc:	6053      	strne	r3, [r2, #4]
 80113ce:	4630      	mov	r0, r6
 80113d0:	f000 fe50 	bl	8012074 <__malloc_unlock>
 80113d4:	f104 000b 	add.w	r0, r4, #11
 80113d8:	1d23      	adds	r3, r4, #4
 80113da:	f020 0007 	bic.w	r0, r0, #7
 80113de:	1ac2      	subs	r2, r0, r3
 80113e0:	d0cc      	beq.n	801137c <_malloc_r+0x20>
 80113e2:	1a1b      	subs	r3, r3, r0
 80113e4:	50a3      	str	r3, [r4, r2]
 80113e6:	e7c9      	b.n	801137c <_malloc_r+0x20>
 80113e8:	4622      	mov	r2, r4
 80113ea:	6864      	ldr	r4, [r4, #4]
 80113ec:	e7cc      	b.n	8011388 <_malloc_r+0x2c>
 80113ee:	1cc4      	adds	r4, r0, #3
 80113f0:	f024 0403 	bic.w	r4, r4, #3
 80113f4:	42a0      	cmp	r0, r4
 80113f6:	d0e3      	beq.n	80113c0 <_malloc_r+0x64>
 80113f8:	1a21      	subs	r1, r4, r0
 80113fa:	4630      	mov	r0, r6
 80113fc:	f000 faf6 	bl	80119ec <_sbrk_r>
 8011400:	3001      	adds	r0, #1
 8011402:	d1dd      	bne.n	80113c0 <_malloc_r+0x64>
 8011404:	e7cf      	b.n	80113a6 <_malloc_r+0x4a>
 8011406:	bf00      	nop
 8011408:	20000694 	.word	0x20000694
 801140c:	20000698 	.word	0x20000698

08011410 <__sfputc_r>:
 8011410:	6893      	ldr	r3, [r2, #8]
 8011412:	3b01      	subs	r3, #1
 8011414:	2b00      	cmp	r3, #0
 8011416:	b410      	push	{r4}
 8011418:	6093      	str	r3, [r2, #8]
 801141a:	da08      	bge.n	801142e <__sfputc_r+0x1e>
 801141c:	6994      	ldr	r4, [r2, #24]
 801141e:	42a3      	cmp	r3, r4
 8011420:	db01      	blt.n	8011426 <__sfputc_r+0x16>
 8011422:	290a      	cmp	r1, #10
 8011424:	d103      	bne.n	801142e <__sfputc_r+0x1e>
 8011426:	f85d 4b04 	ldr.w	r4, [sp], #4
 801142a:	f000 bb0f 	b.w	8011a4c <__swbuf_r>
 801142e:	6813      	ldr	r3, [r2, #0]
 8011430:	1c58      	adds	r0, r3, #1
 8011432:	6010      	str	r0, [r2, #0]
 8011434:	7019      	strb	r1, [r3, #0]
 8011436:	4608      	mov	r0, r1
 8011438:	f85d 4b04 	ldr.w	r4, [sp], #4
 801143c:	4770      	bx	lr

0801143e <__sfputs_r>:
 801143e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011440:	4606      	mov	r6, r0
 8011442:	460f      	mov	r7, r1
 8011444:	4614      	mov	r4, r2
 8011446:	18d5      	adds	r5, r2, r3
 8011448:	42ac      	cmp	r4, r5
 801144a:	d101      	bne.n	8011450 <__sfputs_r+0x12>
 801144c:	2000      	movs	r0, #0
 801144e:	e007      	b.n	8011460 <__sfputs_r+0x22>
 8011450:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011454:	463a      	mov	r2, r7
 8011456:	4630      	mov	r0, r6
 8011458:	f7ff ffda 	bl	8011410 <__sfputc_r>
 801145c:	1c43      	adds	r3, r0, #1
 801145e:	d1f3      	bne.n	8011448 <__sfputs_r+0xa>
 8011460:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011464 <_vfiprintf_r>:
 8011464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011468:	460d      	mov	r5, r1
 801146a:	b09d      	sub	sp, #116	; 0x74
 801146c:	4614      	mov	r4, r2
 801146e:	4698      	mov	r8, r3
 8011470:	4606      	mov	r6, r0
 8011472:	b118      	cbz	r0, 801147c <_vfiprintf_r+0x18>
 8011474:	6983      	ldr	r3, [r0, #24]
 8011476:	b90b      	cbnz	r3, 801147c <_vfiprintf_r+0x18>
 8011478:	f000 fcca 	bl	8011e10 <__sinit>
 801147c:	4b89      	ldr	r3, [pc, #548]	; (80116a4 <_vfiprintf_r+0x240>)
 801147e:	429d      	cmp	r5, r3
 8011480:	d11b      	bne.n	80114ba <_vfiprintf_r+0x56>
 8011482:	6875      	ldr	r5, [r6, #4]
 8011484:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011486:	07d9      	lsls	r1, r3, #31
 8011488:	d405      	bmi.n	8011496 <_vfiprintf_r+0x32>
 801148a:	89ab      	ldrh	r3, [r5, #12]
 801148c:	059a      	lsls	r2, r3, #22
 801148e:	d402      	bmi.n	8011496 <_vfiprintf_r+0x32>
 8011490:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011492:	f000 fd5b 	bl	8011f4c <__retarget_lock_acquire_recursive>
 8011496:	89ab      	ldrh	r3, [r5, #12]
 8011498:	071b      	lsls	r3, r3, #28
 801149a:	d501      	bpl.n	80114a0 <_vfiprintf_r+0x3c>
 801149c:	692b      	ldr	r3, [r5, #16]
 801149e:	b9eb      	cbnz	r3, 80114dc <_vfiprintf_r+0x78>
 80114a0:	4629      	mov	r1, r5
 80114a2:	4630      	mov	r0, r6
 80114a4:	f000 fb24 	bl	8011af0 <__swsetup_r>
 80114a8:	b1c0      	cbz	r0, 80114dc <_vfiprintf_r+0x78>
 80114aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80114ac:	07dc      	lsls	r4, r3, #31
 80114ae:	d50e      	bpl.n	80114ce <_vfiprintf_r+0x6a>
 80114b0:	f04f 30ff 	mov.w	r0, #4294967295
 80114b4:	b01d      	add	sp, #116	; 0x74
 80114b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80114ba:	4b7b      	ldr	r3, [pc, #492]	; (80116a8 <_vfiprintf_r+0x244>)
 80114bc:	429d      	cmp	r5, r3
 80114be:	d101      	bne.n	80114c4 <_vfiprintf_r+0x60>
 80114c0:	68b5      	ldr	r5, [r6, #8]
 80114c2:	e7df      	b.n	8011484 <_vfiprintf_r+0x20>
 80114c4:	4b79      	ldr	r3, [pc, #484]	; (80116ac <_vfiprintf_r+0x248>)
 80114c6:	429d      	cmp	r5, r3
 80114c8:	bf08      	it	eq
 80114ca:	68f5      	ldreq	r5, [r6, #12]
 80114cc:	e7da      	b.n	8011484 <_vfiprintf_r+0x20>
 80114ce:	89ab      	ldrh	r3, [r5, #12]
 80114d0:	0598      	lsls	r0, r3, #22
 80114d2:	d4ed      	bmi.n	80114b0 <_vfiprintf_r+0x4c>
 80114d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80114d6:	f000 fd3a 	bl	8011f4e <__retarget_lock_release_recursive>
 80114da:	e7e9      	b.n	80114b0 <_vfiprintf_r+0x4c>
 80114dc:	2300      	movs	r3, #0
 80114de:	9309      	str	r3, [sp, #36]	; 0x24
 80114e0:	2320      	movs	r3, #32
 80114e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80114e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80114ea:	2330      	movs	r3, #48	; 0x30
 80114ec:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80116b0 <_vfiprintf_r+0x24c>
 80114f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80114f4:	f04f 0901 	mov.w	r9, #1
 80114f8:	4623      	mov	r3, r4
 80114fa:	469a      	mov	sl, r3
 80114fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011500:	b10a      	cbz	r2, 8011506 <_vfiprintf_r+0xa2>
 8011502:	2a25      	cmp	r2, #37	; 0x25
 8011504:	d1f9      	bne.n	80114fa <_vfiprintf_r+0x96>
 8011506:	ebba 0b04 	subs.w	fp, sl, r4
 801150a:	d00b      	beq.n	8011524 <_vfiprintf_r+0xc0>
 801150c:	465b      	mov	r3, fp
 801150e:	4622      	mov	r2, r4
 8011510:	4629      	mov	r1, r5
 8011512:	4630      	mov	r0, r6
 8011514:	f7ff ff93 	bl	801143e <__sfputs_r>
 8011518:	3001      	adds	r0, #1
 801151a:	f000 80aa 	beq.w	8011672 <_vfiprintf_r+0x20e>
 801151e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011520:	445a      	add	r2, fp
 8011522:	9209      	str	r2, [sp, #36]	; 0x24
 8011524:	f89a 3000 	ldrb.w	r3, [sl]
 8011528:	2b00      	cmp	r3, #0
 801152a:	f000 80a2 	beq.w	8011672 <_vfiprintf_r+0x20e>
 801152e:	2300      	movs	r3, #0
 8011530:	f04f 32ff 	mov.w	r2, #4294967295
 8011534:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011538:	f10a 0a01 	add.w	sl, sl, #1
 801153c:	9304      	str	r3, [sp, #16]
 801153e:	9307      	str	r3, [sp, #28]
 8011540:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011544:	931a      	str	r3, [sp, #104]	; 0x68
 8011546:	4654      	mov	r4, sl
 8011548:	2205      	movs	r2, #5
 801154a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801154e:	4858      	ldr	r0, [pc, #352]	; (80116b0 <_vfiprintf_r+0x24c>)
 8011550:	f7ee fe46 	bl	80001e0 <memchr>
 8011554:	9a04      	ldr	r2, [sp, #16]
 8011556:	b9d8      	cbnz	r0, 8011590 <_vfiprintf_r+0x12c>
 8011558:	06d1      	lsls	r1, r2, #27
 801155a:	bf44      	itt	mi
 801155c:	2320      	movmi	r3, #32
 801155e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011562:	0713      	lsls	r3, r2, #28
 8011564:	bf44      	itt	mi
 8011566:	232b      	movmi	r3, #43	; 0x2b
 8011568:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801156c:	f89a 3000 	ldrb.w	r3, [sl]
 8011570:	2b2a      	cmp	r3, #42	; 0x2a
 8011572:	d015      	beq.n	80115a0 <_vfiprintf_r+0x13c>
 8011574:	9a07      	ldr	r2, [sp, #28]
 8011576:	4654      	mov	r4, sl
 8011578:	2000      	movs	r0, #0
 801157a:	f04f 0c0a 	mov.w	ip, #10
 801157e:	4621      	mov	r1, r4
 8011580:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011584:	3b30      	subs	r3, #48	; 0x30
 8011586:	2b09      	cmp	r3, #9
 8011588:	d94e      	bls.n	8011628 <_vfiprintf_r+0x1c4>
 801158a:	b1b0      	cbz	r0, 80115ba <_vfiprintf_r+0x156>
 801158c:	9207      	str	r2, [sp, #28]
 801158e:	e014      	b.n	80115ba <_vfiprintf_r+0x156>
 8011590:	eba0 0308 	sub.w	r3, r0, r8
 8011594:	fa09 f303 	lsl.w	r3, r9, r3
 8011598:	4313      	orrs	r3, r2
 801159a:	9304      	str	r3, [sp, #16]
 801159c:	46a2      	mov	sl, r4
 801159e:	e7d2      	b.n	8011546 <_vfiprintf_r+0xe2>
 80115a0:	9b03      	ldr	r3, [sp, #12]
 80115a2:	1d19      	adds	r1, r3, #4
 80115a4:	681b      	ldr	r3, [r3, #0]
 80115a6:	9103      	str	r1, [sp, #12]
 80115a8:	2b00      	cmp	r3, #0
 80115aa:	bfbb      	ittet	lt
 80115ac:	425b      	neglt	r3, r3
 80115ae:	f042 0202 	orrlt.w	r2, r2, #2
 80115b2:	9307      	strge	r3, [sp, #28]
 80115b4:	9307      	strlt	r3, [sp, #28]
 80115b6:	bfb8      	it	lt
 80115b8:	9204      	strlt	r2, [sp, #16]
 80115ba:	7823      	ldrb	r3, [r4, #0]
 80115bc:	2b2e      	cmp	r3, #46	; 0x2e
 80115be:	d10c      	bne.n	80115da <_vfiprintf_r+0x176>
 80115c0:	7863      	ldrb	r3, [r4, #1]
 80115c2:	2b2a      	cmp	r3, #42	; 0x2a
 80115c4:	d135      	bne.n	8011632 <_vfiprintf_r+0x1ce>
 80115c6:	9b03      	ldr	r3, [sp, #12]
 80115c8:	1d1a      	adds	r2, r3, #4
 80115ca:	681b      	ldr	r3, [r3, #0]
 80115cc:	9203      	str	r2, [sp, #12]
 80115ce:	2b00      	cmp	r3, #0
 80115d0:	bfb8      	it	lt
 80115d2:	f04f 33ff 	movlt.w	r3, #4294967295
 80115d6:	3402      	adds	r4, #2
 80115d8:	9305      	str	r3, [sp, #20]
 80115da:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80116c0 <_vfiprintf_r+0x25c>
 80115de:	7821      	ldrb	r1, [r4, #0]
 80115e0:	2203      	movs	r2, #3
 80115e2:	4650      	mov	r0, sl
 80115e4:	f7ee fdfc 	bl	80001e0 <memchr>
 80115e8:	b140      	cbz	r0, 80115fc <_vfiprintf_r+0x198>
 80115ea:	2340      	movs	r3, #64	; 0x40
 80115ec:	eba0 000a 	sub.w	r0, r0, sl
 80115f0:	fa03 f000 	lsl.w	r0, r3, r0
 80115f4:	9b04      	ldr	r3, [sp, #16]
 80115f6:	4303      	orrs	r3, r0
 80115f8:	3401      	adds	r4, #1
 80115fa:	9304      	str	r3, [sp, #16]
 80115fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011600:	482c      	ldr	r0, [pc, #176]	; (80116b4 <_vfiprintf_r+0x250>)
 8011602:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011606:	2206      	movs	r2, #6
 8011608:	f7ee fdea 	bl	80001e0 <memchr>
 801160c:	2800      	cmp	r0, #0
 801160e:	d03f      	beq.n	8011690 <_vfiprintf_r+0x22c>
 8011610:	4b29      	ldr	r3, [pc, #164]	; (80116b8 <_vfiprintf_r+0x254>)
 8011612:	bb1b      	cbnz	r3, 801165c <_vfiprintf_r+0x1f8>
 8011614:	9b03      	ldr	r3, [sp, #12]
 8011616:	3307      	adds	r3, #7
 8011618:	f023 0307 	bic.w	r3, r3, #7
 801161c:	3308      	adds	r3, #8
 801161e:	9303      	str	r3, [sp, #12]
 8011620:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011622:	443b      	add	r3, r7
 8011624:	9309      	str	r3, [sp, #36]	; 0x24
 8011626:	e767      	b.n	80114f8 <_vfiprintf_r+0x94>
 8011628:	fb0c 3202 	mla	r2, ip, r2, r3
 801162c:	460c      	mov	r4, r1
 801162e:	2001      	movs	r0, #1
 8011630:	e7a5      	b.n	801157e <_vfiprintf_r+0x11a>
 8011632:	2300      	movs	r3, #0
 8011634:	3401      	adds	r4, #1
 8011636:	9305      	str	r3, [sp, #20]
 8011638:	4619      	mov	r1, r3
 801163a:	f04f 0c0a 	mov.w	ip, #10
 801163e:	4620      	mov	r0, r4
 8011640:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011644:	3a30      	subs	r2, #48	; 0x30
 8011646:	2a09      	cmp	r2, #9
 8011648:	d903      	bls.n	8011652 <_vfiprintf_r+0x1ee>
 801164a:	2b00      	cmp	r3, #0
 801164c:	d0c5      	beq.n	80115da <_vfiprintf_r+0x176>
 801164e:	9105      	str	r1, [sp, #20]
 8011650:	e7c3      	b.n	80115da <_vfiprintf_r+0x176>
 8011652:	fb0c 2101 	mla	r1, ip, r1, r2
 8011656:	4604      	mov	r4, r0
 8011658:	2301      	movs	r3, #1
 801165a:	e7f0      	b.n	801163e <_vfiprintf_r+0x1da>
 801165c:	ab03      	add	r3, sp, #12
 801165e:	9300      	str	r3, [sp, #0]
 8011660:	462a      	mov	r2, r5
 8011662:	4b16      	ldr	r3, [pc, #88]	; (80116bc <_vfiprintf_r+0x258>)
 8011664:	a904      	add	r1, sp, #16
 8011666:	4630      	mov	r0, r6
 8011668:	f3af 8000 	nop.w
 801166c:	4607      	mov	r7, r0
 801166e:	1c78      	adds	r0, r7, #1
 8011670:	d1d6      	bne.n	8011620 <_vfiprintf_r+0x1bc>
 8011672:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011674:	07d9      	lsls	r1, r3, #31
 8011676:	d405      	bmi.n	8011684 <_vfiprintf_r+0x220>
 8011678:	89ab      	ldrh	r3, [r5, #12]
 801167a:	059a      	lsls	r2, r3, #22
 801167c:	d402      	bmi.n	8011684 <_vfiprintf_r+0x220>
 801167e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011680:	f000 fc65 	bl	8011f4e <__retarget_lock_release_recursive>
 8011684:	89ab      	ldrh	r3, [r5, #12]
 8011686:	065b      	lsls	r3, r3, #25
 8011688:	f53f af12 	bmi.w	80114b0 <_vfiprintf_r+0x4c>
 801168c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801168e:	e711      	b.n	80114b4 <_vfiprintf_r+0x50>
 8011690:	ab03      	add	r3, sp, #12
 8011692:	9300      	str	r3, [sp, #0]
 8011694:	462a      	mov	r2, r5
 8011696:	4b09      	ldr	r3, [pc, #36]	; (80116bc <_vfiprintf_r+0x258>)
 8011698:	a904      	add	r1, sp, #16
 801169a:	4630      	mov	r0, r6
 801169c:	f000 f880 	bl	80117a0 <_printf_i>
 80116a0:	e7e4      	b.n	801166c <_vfiprintf_r+0x208>
 80116a2:	bf00      	nop
 80116a4:	08012fec 	.word	0x08012fec
 80116a8:	0801300c 	.word	0x0801300c
 80116ac:	08012fcc 	.word	0x08012fcc
 80116b0:	08012f98 	.word	0x08012f98
 80116b4:	08012fa2 	.word	0x08012fa2
 80116b8:	00000000 	.word	0x00000000
 80116bc:	0801143f 	.word	0x0801143f
 80116c0:	08012f9e 	.word	0x08012f9e

080116c4 <_printf_common>:
 80116c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80116c8:	4616      	mov	r6, r2
 80116ca:	4699      	mov	r9, r3
 80116cc:	688a      	ldr	r2, [r1, #8]
 80116ce:	690b      	ldr	r3, [r1, #16]
 80116d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80116d4:	4293      	cmp	r3, r2
 80116d6:	bfb8      	it	lt
 80116d8:	4613      	movlt	r3, r2
 80116da:	6033      	str	r3, [r6, #0]
 80116dc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80116e0:	4607      	mov	r7, r0
 80116e2:	460c      	mov	r4, r1
 80116e4:	b10a      	cbz	r2, 80116ea <_printf_common+0x26>
 80116e6:	3301      	adds	r3, #1
 80116e8:	6033      	str	r3, [r6, #0]
 80116ea:	6823      	ldr	r3, [r4, #0]
 80116ec:	0699      	lsls	r1, r3, #26
 80116ee:	bf42      	ittt	mi
 80116f0:	6833      	ldrmi	r3, [r6, #0]
 80116f2:	3302      	addmi	r3, #2
 80116f4:	6033      	strmi	r3, [r6, #0]
 80116f6:	6825      	ldr	r5, [r4, #0]
 80116f8:	f015 0506 	ands.w	r5, r5, #6
 80116fc:	d106      	bne.n	801170c <_printf_common+0x48>
 80116fe:	f104 0a19 	add.w	sl, r4, #25
 8011702:	68e3      	ldr	r3, [r4, #12]
 8011704:	6832      	ldr	r2, [r6, #0]
 8011706:	1a9b      	subs	r3, r3, r2
 8011708:	42ab      	cmp	r3, r5
 801170a:	dc26      	bgt.n	801175a <_printf_common+0x96>
 801170c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8011710:	1e13      	subs	r3, r2, #0
 8011712:	6822      	ldr	r2, [r4, #0]
 8011714:	bf18      	it	ne
 8011716:	2301      	movne	r3, #1
 8011718:	0692      	lsls	r2, r2, #26
 801171a:	d42b      	bmi.n	8011774 <_printf_common+0xb0>
 801171c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011720:	4649      	mov	r1, r9
 8011722:	4638      	mov	r0, r7
 8011724:	47c0      	blx	r8
 8011726:	3001      	adds	r0, #1
 8011728:	d01e      	beq.n	8011768 <_printf_common+0xa4>
 801172a:	6823      	ldr	r3, [r4, #0]
 801172c:	68e5      	ldr	r5, [r4, #12]
 801172e:	6832      	ldr	r2, [r6, #0]
 8011730:	f003 0306 	and.w	r3, r3, #6
 8011734:	2b04      	cmp	r3, #4
 8011736:	bf08      	it	eq
 8011738:	1aad      	subeq	r5, r5, r2
 801173a:	68a3      	ldr	r3, [r4, #8]
 801173c:	6922      	ldr	r2, [r4, #16]
 801173e:	bf0c      	ite	eq
 8011740:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011744:	2500      	movne	r5, #0
 8011746:	4293      	cmp	r3, r2
 8011748:	bfc4      	itt	gt
 801174a:	1a9b      	subgt	r3, r3, r2
 801174c:	18ed      	addgt	r5, r5, r3
 801174e:	2600      	movs	r6, #0
 8011750:	341a      	adds	r4, #26
 8011752:	42b5      	cmp	r5, r6
 8011754:	d11a      	bne.n	801178c <_printf_common+0xc8>
 8011756:	2000      	movs	r0, #0
 8011758:	e008      	b.n	801176c <_printf_common+0xa8>
 801175a:	2301      	movs	r3, #1
 801175c:	4652      	mov	r2, sl
 801175e:	4649      	mov	r1, r9
 8011760:	4638      	mov	r0, r7
 8011762:	47c0      	blx	r8
 8011764:	3001      	adds	r0, #1
 8011766:	d103      	bne.n	8011770 <_printf_common+0xac>
 8011768:	f04f 30ff 	mov.w	r0, #4294967295
 801176c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011770:	3501      	adds	r5, #1
 8011772:	e7c6      	b.n	8011702 <_printf_common+0x3e>
 8011774:	18e1      	adds	r1, r4, r3
 8011776:	1c5a      	adds	r2, r3, #1
 8011778:	2030      	movs	r0, #48	; 0x30
 801177a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801177e:	4422      	add	r2, r4
 8011780:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011784:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011788:	3302      	adds	r3, #2
 801178a:	e7c7      	b.n	801171c <_printf_common+0x58>
 801178c:	2301      	movs	r3, #1
 801178e:	4622      	mov	r2, r4
 8011790:	4649      	mov	r1, r9
 8011792:	4638      	mov	r0, r7
 8011794:	47c0      	blx	r8
 8011796:	3001      	adds	r0, #1
 8011798:	d0e6      	beq.n	8011768 <_printf_common+0xa4>
 801179a:	3601      	adds	r6, #1
 801179c:	e7d9      	b.n	8011752 <_printf_common+0x8e>
	...

080117a0 <_printf_i>:
 80117a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80117a4:	460c      	mov	r4, r1
 80117a6:	4691      	mov	r9, r2
 80117a8:	7e27      	ldrb	r7, [r4, #24]
 80117aa:	990c      	ldr	r1, [sp, #48]	; 0x30
 80117ac:	2f78      	cmp	r7, #120	; 0x78
 80117ae:	4680      	mov	r8, r0
 80117b0:	469a      	mov	sl, r3
 80117b2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80117b6:	d807      	bhi.n	80117c8 <_printf_i+0x28>
 80117b8:	2f62      	cmp	r7, #98	; 0x62
 80117ba:	d80a      	bhi.n	80117d2 <_printf_i+0x32>
 80117bc:	2f00      	cmp	r7, #0
 80117be:	f000 80d8 	beq.w	8011972 <_printf_i+0x1d2>
 80117c2:	2f58      	cmp	r7, #88	; 0x58
 80117c4:	f000 80a3 	beq.w	801190e <_printf_i+0x16e>
 80117c8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80117cc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80117d0:	e03a      	b.n	8011848 <_printf_i+0xa8>
 80117d2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80117d6:	2b15      	cmp	r3, #21
 80117d8:	d8f6      	bhi.n	80117c8 <_printf_i+0x28>
 80117da:	a001      	add	r0, pc, #4	; (adr r0, 80117e0 <_printf_i+0x40>)
 80117dc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80117e0:	08011839 	.word	0x08011839
 80117e4:	0801184d 	.word	0x0801184d
 80117e8:	080117c9 	.word	0x080117c9
 80117ec:	080117c9 	.word	0x080117c9
 80117f0:	080117c9 	.word	0x080117c9
 80117f4:	080117c9 	.word	0x080117c9
 80117f8:	0801184d 	.word	0x0801184d
 80117fc:	080117c9 	.word	0x080117c9
 8011800:	080117c9 	.word	0x080117c9
 8011804:	080117c9 	.word	0x080117c9
 8011808:	080117c9 	.word	0x080117c9
 801180c:	08011959 	.word	0x08011959
 8011810:	0801187d 	.word	0x0801187d
 8011814:	0801193b 	.word	0x0801193b
 8011818:	080117c9 	.word	0x080117c9
 801181c:	080117c9 	.word	0x080117c9
 8011820:	0801197b 	.word	0x0801197b
 8011824:	080117c9 	.word	0x080117c9
 8011828:	0801187d 	.word	0x0801187d
 801182c:	080117c9 	.word	0x080117c9
 8011830:	080117c9 	.word	0x080117c9
 8011834:	08011943 	.word	0x08011943
 8011838:	680b      	ldr	r3, [r1, #0]
 801183a:	1d1a      	adds	r2, r3, #4
 801183c:	681b      	ldr	r3, [r3, #0]
 801183e:	600a      	str	r2, [r1, #0]
 8011840:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8011844:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011848:	2301      	movs	r3, #1
 801184a:	e0a3      	b.n	8011994 <_printf_i+0x1f4>
 801184c:	6825      	ldr	r5, [r4, #0]
 801184e:	6808      	ldr	r0, [r1, #0]
 8011850:	062e      	lsls	r6, r5, #24
 8011852:	f100 0304 	add.w	r3, r0, #4
 8011856:	d50a      	bpl.n	801186e <_printf_i+0xce>
 8011858:	6805      	ldr	r5, [r0, #0]
 801185a:	600b      	str	r3, [r1, #0]
 801185c:	2d00      	cmp	r5, #0
 801185e:	da03      	bge.n	8011868 <_printf_i+0xc8>
 8011860:	232d      	movs	r3, #45	; 0x2d
 8011862:	426d      	negs	r5, r5
 8011864:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011868:	485e      	ldr	r0, [pc, #376]	; (80119e4 <_printf_i+0x244>)
 801186a:	230a      	movs	r3, #10
 801186c:	e019      	b.n	80118a2 <_printf_i+0x102>
 801186e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8011872:	6805      	ldr	r5, [r0, #0]
 8011874:	600b      	str	r3, [r1, #0]
 8011876:	bf18      	it	ne
 8011878:	b22d      	sxthne	r5, r5
 801187a:	e7ef      	b.n	801185c <_printf_i+0xbc>
 801187c:	680b      	ldr	r3, [r1, #0]
 801187e:	6825      	ldr	r5, [r4, #0]
 8011880:	1d18      	adds	r0, r3, #4
 8011882:	6008      	str	r0, [r1, #0]
 8011884:	0628      	lsls	r0, r5, #24
 8011886:	d501      	bpl.n	801188c <_printf_i+0xec>
 8011888:	681d      	ldr	r5, [r3, #0]
 801188a:	e002      	b.n	8011892 <_printf_i+0xf2>
 801188c:	0669      	lsls	r1, r5, #25
 801188e:	d5fb      	bpl.n	8011888 <_printf_i+0xe8>
 8011890:	881d      	ldrh	r5, [r3, #0]
 8011892:	4854      	ldr	r0, [pc, #336]	; (80119e4 <_printf_i+0x244>)
 8011894:	2f6f      	cmp	r7, #111	; 0x6f
 8011896:	bf0c      	ite	eq
 8011898:	2308      	moveq	r3, #8
 801189a:	230a      	movne	r3, #10
 801189c:	2100      	movs	r1, #0
 801189e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80118a2:	6866      	ldr	r6, [r4, #4]
 80118a4:	60a6      	str	r6, [r4, #8]
 80118a6:	2e00      	cmp	r6, #0
 80118a8:	bfa2      	ittt	ge
 80118aa:	6821      	ldrge	r1, [r4, #0]
 80118ac:	f021 0104 	bicge.w	r1, r1, #4
 80118b0:	6021      	strge	r1, [r4, #0]
 80118b2:	b90d      	cbnz	r5, 80118b8 <_printf_i+0x118>
 80118b4:	2e00      	cmp	r6, #0
 80118b6:	d04d      	beq.n	8011954 <_printf_i+0x1b4>
 80118b8:	4616      	mov	r6, r2
 80118ba:	fbb5 f1f3 	udiv	r1, r5, r3
 80118be:	fb03 5711 	mls	r7, r3, r1, r5
 80118c2:	5dc7      	ldrb	r7, [r0, r7]
 80118c4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80118c8:	462f      	mov	r7, r5
 80118ca:	42bb      	cmp	r3, r7
 80118cc:	460d      	mov	r5, r1
 80118ce:	d9f4      	bls.n	80118ba <_printf_i+0x11a>
 80118d0:	2b08      	cmp	r3, #8
 80118d2:	d10b      	bne.n	80118ec <_printf_i+0x14c>
 80118d4:	6823      	ldr	r3, [r4, #0]
 80118d6:	07df      	lsls	r7, r3, #31
 80118d8:	d508      	bpl.n	80118ec <_printf_i+0x14c>
 80118da:	6923      	ldr	r3, [r4, #16]
 80118dc:	6861      	ldr	r1, [r4, #4]
 80118de:	4299      	cmp	r1, r3
 80118e0:	bfde      	ittt	le
 80118e2:	2330      	movle	r3, #48	; 0x30
 80118e4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80118e8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80118ec:	1b92      	subs	r2, r2, r6
 80118ee:	6122      	str	r2, [r4, #16]
 80118f0:	f8cd a000 	str.w	sl, [sp]
 80118f4:	464b      	mov	r3, r9
 80118f6:	aa03      	add	r2, sp, #12
 80118f8:	4621      	mov	r1, r4
 80118fa:	4640      	mov	r0, r8
 80118fc:	f7ff fee2 	bl	80116c4 <_printf_common>
 8011900:	3001      	adds	r0, #1
 8011902:	d14c      	bne.n	801199e <_printf_i+0x1fe>
 8011904:	f04f 30ff 	mov.w	r0, #4294967295
 8011908:	b004      	add	sp, #16
 801190a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801190e:	4835      	ldr	r0, [pc, #212]	; (80119e4 <_printf_i+0x244>)
 8011910:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8011914:	6823      	ldr	r3, [r4, #0]
 8011916:	680e      	ldr	r6, [r1, #0]
 8011918:	061f      	lsls	r7, r3, #24
 801191a:	f856 5b04 	ldr.w	r5, [r6], #4
 801191e:	600e      	str	r6, [r1, #0]
 8011920:	d514      	bpl.n	801194c <_printf_i+0x1ac>
 8011922:	07d9      	lsls	r1, r3, #31
 8011924:	bf44      	itt	mi
 8011926:	f043 0320 	orrmi.w	r3, r3, #32
 801192a:	6023      	strmi	r3, [r4, #0]
 801192c:	b91d      	cbnz	r5, 8011936 <_printf_i+0x196>
 801192e:	6823      	ldr	r3, [r4, #0]
 8011930:	f023 0320 	bic.w	r3, r3, #32
 8011934:	6023      	str	r3, [r4, #0]
 8011936:	2310      	movs	r3, #16
 8011938:	e7b0      	b.n	801189c <_printf_i+0xfc>
 801193a:	6823      	ldr	r3, [r4, #0]
 801193c:	f043 0320 	orr.w	r3, r3, #32
 8011940:	6023      	str	r3, [r4, #0]
 8011942:	2378      	movs	r3, #120	; 0x78
 8011944:	4828      	ldr	r0, [pc, #160]	; (80119e8 <_printf_i+0x248>)
 8011946:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801194a:	e7e3      	b.n	8011914 <_printf_i+0x174>
 801194c:	065e      	lsls	r6, r3, #25
 801194e:	bf48      	it	mi
 8011950:	b2ad      	uxthmi	r5, r5
 8011952:	e7e6      	b.n	8011922 <_printf_i+0x182>
 8011954:	4616      	mov	r6, r2
 8011956:	e7bb      	b.n	80118d0 <_printf_i+0x130>
 8011958:	680b      	ldr	r3, [r1, #0]
 801195a:	6826      	ldr	r6, [r4, #0]
 801195c:	6960      	ldr	r0, [r4, #20]
 801195e:	1d1d      	adds	r5, r3, #4
 8011960:	600d      	str	r5, [r1, #0]
 8011962:	0635      	lsls	r5, r6, #24
 8011964:	681b      	ldr	r3, [r3, #0]
 8011966:	d501      	bpl.n	801196c <_printf_i+0x1cc>
 8011968:	6018      	str	r0, [r3, #0]
 801196a:	e002      	b.n	8011972 <_printf_i+0x1d2>
 801196c:	0671      	lsls	r1, r6, #25
 801196e:	d5fb      	bpl.n	8011968 <_printf_i+0x1c8>
 8011970:	8018      	strh	r0, [r3, #0]
 8011972:	2300      	movs	r3, #0
 8011974:	6123      	str	r3, [r4, #16]
 8011976:	4616      	mov	r6, r2
 8011978:	e7ba      	b.n	80118f0 <_printf_i+0x150>
 801197a:	680b      	ldr	r3, [r1, #0]
 801197c:	1d1a      	adds	r2, r3, #4
 801197e:	600a      	str	r2, [r1, #0]
 8011980:	681e      	ldr	r6, [r3, #0]
 8011982:	6862      	ldr	r2, [r4, #4]
 8011984:	2100      	movs	r1, #0
 8011986:	4630      	mov	r0, r6
 8011988:	f7ee fc2a 	bl	80001e0 <memchr>
 801198c:	b108      	cbz	r0, 8011992 <_printf_i+0x1f2>
 801198e:	1b80      	subs	r0, r0, r6
 8011990:	6060      	str	r0, [r4, #4]
 8011992:	6863      	ldr	r3, [r4, #4]
 8011994:	6123      	str	r3, [r4, #16]
 8011996:	2300      	movs	r3, #0
 8011998:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801199c:	e7a8      	b.n	80118f0 <_printf_i+0x150>
 801199e:	6923      	ldr	r3, [r4, #16]
 80119a0:	4632      	mov	r2, r6
 80119a2:	4649      	mov	r1, r9
 80119a4:	4640      	mov	r0, r8
 80119a6:	47d0      	blx	sl
 80119a8:	3001      	adds	r0, #1
 80119aa:	d0ab      	beq.n	8011904 <_printf_i+0x164>
 80119ac:	6823      	ldr	r3, [r4, #0]
 80119ae:	079b      	lsls	r3, r3, #30
 80119b0:	d413      	bmi.n	80119da <_printf_i+0x23a>
 80119b2:	68e0      	ldr	r0, [r4, #12]
 80119b4:	9b03      	ldr	r3, [sp, #12]
 80119b6:	4298      	cmp	r0, r3
 80119b8:	bfb8      	it	lt
 80119ba:	4618      	movlt	r0, r3
 80119bc:	e7a4      	b.n	8011908 <_printf_i+0x168>
 80119be:	2301      	movs	r3, #1
 80119c0:	4632      	mov	r2, r6
 80119c2:	4649      	mov	r1, r9
 80119c4:	4640      	mov	r0, r8
 80119c6:	47d0      	blx	sl
 80119c8:	3001      	adds	r0, #1
 80119ca:	d09b      	beq.n	8011904 <_printf_i+0x164>
 80119cc:	3501      	adds	r5, #1
 80119ce:	68e3      	ldr	r3, [r4, #12]
 80119d0:	9903      	ldr	r1, [sp, #12]
 80119d2:	1a5b      	subs	r3, r3, r1
 80119d4:	42ab      	cmp	r3, r5
 80119d6:	dcf2      	bgt.n	80119be <_printf_i+0x21e>
 80119d8:	e7eb      	b.n	80119b2 <_printf_i+0x212>
 80119da:	2500      	movs	r5, #0
 80119dc:	f104 0619 	add.w	r6, r4, #25
 80119e0:	e7f5      	b.n	80119ce <_printf_i+0x22e>
 80119e2:	bf00      	nop
 80119e4:	08012fa9 	.word	0x08012fa9
 80119e8:	08012fba 	.word	0x08012fba

080119ec <_sbrk_r>:
 80119ec:	b538      	push	{r3, r4, r5, lr}
 80119ee:	4d06      	ldr	r5, [pc, #24]	; (8011a08 <_sbrk_r+0x1c>)
 80119f0:	2300      	movs	r3, #0
 80119f2:	4604      	mov	r4, r0
 80119f4:	4608      	mov	r0, r1
 80119f6:	602b      	str	r3, [r5, #0]
 80119f8:	f7f2 fb52 	bl	80040a0 <_sbrk>
 80119fc:	1c43      	adds	r3, r0, #1
 80119fe:	d102      	bne.n	8011a06 <_sbrk_r+0x1a>
 8011a00:	682b      	ldr	r3, [r5, #0]
 8011a02:	b103      	cbz	r3, 8011a06 <_sbrk_r+0x1a>
 8011a04:	6023      	str	r3, [r4, #0]
 8011a06:	bd38      	pop	{r3, r4, r5, pc}
 8011a08:	200023f4 	.word	0x200023f4

08011a0c <siprintf>:
 8011a0c:	b40e      	push	{r1, r2, r3}
 8011a0e:	b500      	push	{lr}
 8011a10:	b09c      	sub	sp, #112	; 0x70
 8011a12:	ab1d      	add	r3, sp, #116	; 0x74
 8011a14:	9002      	str	r0, [sp, #8]
 8011a16:	9006      	str	r0, [sp, #24]
 8011a18:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8011a1c:	4809      	ldr	r0, [pc, #36]	; (8011a44 <siprintf+0x38>)
 8011a1e:	9107      	str	r1, [sp, #28]
 8011a20:	9104      	str	r1, [sp, #16]
 8011a22:	4909      	ldr	r1, [pc, #36]	; (8011a48 <siprintf+0x3c>)
 8011a24:	f853 2b04 	ldr.w	r2, [r3], #4
 8011a28:	9105      	str	r1, [sp, #20]
 8011a2a:	6800      	ldr	r0, [r0, #0]
 8011a2c:	9301      	str	r3, [sp, #4]
 8011a2e:	a902      	add	r1, sp, #8
 8011a30:	f000 fba8 	bl	8012184 <_svfiprintf_r>
 8011a34:	9b02      	ldr	r3, [sp, #8]
 8011a36:	2200      	movs	r2, #0
 8011a38:	701a      	strb	r2, [r3, #0]
 8011a3a:	b01c      	add	sp, #112	; 0x70
 8011a3c:	f85d eb04 	ldr.w	lr, [sp], #4
 8011a40:	b003      	add	sp, #12
 8011a42:	4770      	bx	lr
 8011a44:	200001e8 	.word	0x200001e8
 8011a48:	ffff0208 	.word	0xffff0208

08011a4c <__swbuf_r>:
 8011a4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a4e:	460e      	mov	r6, r1
 8011a50:	4614      	mov	r4, r2
 8011a52:	4605      	mov	r5, r0
 8011a54:	b118      	cbz	r0, 8011a5e <__swbuf_r+0x12>
 8011a56:	6983      	ldr	r3, [r0, #24]
 8011a58:	b90b      	cbnz	r3, 8011a5e <__swbuf_r+0x12>
 8011a5a:	f000 f9d9 	bl	8011e10 <__sinit>
 8011a5e:	4b21      	ldr	r3, [pc, #132]	; (8011ae4 <__swbuf_r+0x98>)
 8011a60:	429c      	cmp	r4, r3
 8011a62:	d12b      	bne.n	8011abc <__swbuf_r+0x70>
 8011a64:	686c      	ldr	r4, [r5, #4]
 8011a66:	69a3      	ldr	r3, [r4, #24]
 8011a68:	60a3      	str	r3, [r4, #8]
 8011a6a:	89a3      	ldrh	r3, [r4, #12]
 8011a6c:	071a      	lsls	r2, r3, #28
 8011a6e:	d52f      	bpl.n	8011ad0 <__swbuf_r+0x84>
 8011a70:	6923      	ldr	r3, [r4, #16]
 8011a72:	b36b      	cbz	r3, 8011ad0 <__swbuf_r+0x84>
 8011a74:	6923      	ldr	r3, [r4, #16]
 8011a76:	6820      	ldr	r0, [r4, #0]
 8011a78:	1ac0      	subs	r0, r0, r3
 8011a7a:	6963      	ldr	r3, [r4, #20]
 8011a7c:	b2f6      	uxtb	r6, r6
 8011a7e:	4283      	cmp	r3, r0
 8011a80:	4637      	mov	r7, r6
 8011a82:	dc04      	bgt.n	8011a8e <__swbuf_r+0x42>
 8011a84:	4621      	mov	r1, r4
 8011a86:	4628      	mov	r0, r5
 8011a88:	f000 f92e 	bl	8011ce8 <_fflush_r>
 8011a8c:	bb30      	cbnz	r0, 8011adc <__swbuf_r+0x90>
 8011a8e:	68a3      	ldr	r3, [r4, #8]
 8011a90:	3b01      	subs	r3, #1
 8011a92:	60a3      	str	r3, [r4, #8]
 8011a94:	6823      	ldr	r3, [r4, #0]
 8011a96:	1c5a      	adds	r2, r3, #1
 8011a98:	6022      	str	r2, [r4, #0]
 8011a9a:	701e      	strb	r6, [r3, #0]
 8011a9c:	6963      	ldr	r3, [r4, #20]
 8011a9e:	3001      	adds	r0, #1
 8011aa0:	4283      	cmp	r3, r0
 8011aa2:	d004      	beq.n	8011aae <__swbuf_r+0x62>
 8011aa4:	89a3      	ldrh	r3, [r4, #12]
 8011aa6:	07db      	lsls	r3, r3, #31
 8011aa8:	d506      	bpl.n	8011ab8 <__swbuf_r+0x6c>
 8011aaa:	2e0a      	cmp	r6, #10
 8011aac:	d104      	bne.n	8011ab8 <__swbuf_r+0x6c>
 8011aae:	4621      	mov	r1, r4
 8011ab0:	4628      	mov	r0, r5
 8011ab2:	f000 f919 	bl	8011ce8 <_fflush_r>
 8011ab6:	b988      	cbnz	r0, 8011adc <__swbuf_r+0x90>
 8011ab8:	4638      	mov	r0, r7
 8011aba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011abc:	4b0a      	ldr	r3, [pc, #40]	; (8011ae8 <__swbuf_r+0x9c>)
 8011abe:	429c      	cmp	r4, r3
 8011ac0:	d101      	bne.n	8011ac6 <__swbuf_r+0x7a>
 8011ac2:	68ac      	ldr	r4, [r5, #8]
 8011ac4:	e7cf      	b.n	8011a66 <__swbuf_r+0x1a>
 8011ac6:	4b09      	ldr	r3, [pc, #36]	; (8011aec <__swbuf_r+0xa0>)
 8011ac8:	429c      	cmp	r4, r3
 8011aca:	bf08      	it	eq
 8011acc:	68ec      	ldreq	r4, [r5, #12]
 8011ace:	e7ca      	b.n	8011a66 <__swbuf_r+0x1a>
 8011ad0:	4621      	mov	r1, r4
 8011ad2:	4628      	mov	r0, r5
 8011ad4:	f000 f80c 	bl	8011af0 <__swsetup_r>
 8011ad8:	2800      	cmp	r0, #0
 8011ada:	d0cb      	beq.n	8011a74 <__swbuf_r+0x28>
 8011adc:	f04f 37ff 	mov.w	r7, #4294967295
 8011ae0:	e7ea      	b.n	8011ab8 <__swbuf_r+0x6c>
 8011ae2:	bf00      	nop
 8011ae4:	08012fec 	.word	0x08012fec
 8011ae8:	0801300c 	.word	0x0801300c
 8011aec:	08012fcc 	.word	0x08012fcc

08011af0 <__swsetup_r>:
 8011af0:	4b32      	ldr	r3, [pc, #200]	; (8011bbc <__swsetup_r+0xcc>)
 8011af2:	b570      	push	{r4, r5, r6, lr}
 8011af4:	681d      	ldr	r5, [r3, #0]
 8011af6:	4606      	mov	r6, r0
 8011af8:	460c      	mov	r4, r1
 8011afa:	b125      	cbz	r5, 8011b06 <__swsetup_r+0x16>
 8011afc:	69ab      	ldr	r3, [r5, #24]
 8011afe:	b913      	cbnz	r3, 8011b06 <__swsetup_r+0x16>
 8011b00:	4628      	mov	r0, r5
 8011b02:	f000 f985 	bl	8011e10 <__sinit>
 8011b06:	4b2e      	ldr	r3, [pc, #184]	; (8011bc0 <__swsetup_r+0xd0>)
 8011b08:	429c      	cmp	r4, r3
 8011b0a:	d10f      	bne.n	8011b2c <__swsetup_r+0x3c>
 8011b0c:	686c      	ldr	r4, [r5, #4]
 8011b0e:	89a3      	ldrh	r3, [r4, #12]
 8011b10:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011b14:	0719      	lsls	r1, r3, #28
 8011b16:	d42c      	bmi.n	8011b72 <__swsetup_r+0x82>
 8011b18:	06dd      	lsls	r5, r3, #27
 8011b1a:	d411      	bmi.n	8011b40 <__swsetup_r+0x50>
 8011b1c:	2309      	movs	r3, #9
 8011b1e:	6033      	str	r3, [r6, #0]
 8011b20:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8011b24:	81a3      	strh	r3, [r4, #12]
 8011b26:	f04f 30ff 	mov.w	r0, #4294967295
 8011b2a:	e03e      	b.n	8011baa <__swsetup_r+0xba>
 8011b2c:	4b25      	ldr	r3, [pc, #148]	; (8011bc4 <__swsetup_r+0xd4>)
 8011b2e:	429c      	cmp	r4, r3
 8011b30:	d101      	bne.n	8011b36 <__swsetup_r+0x46>
 8011b32:	68ac      	ldr	r4, [r5, #8]
 8011b34:	e7eb      	b.n	8011b0e <__swsetup_r+0x1e>
 8011b36:	4b24      	ldr	r3, [pc, #144]	; (8011bc8 <__swsetup_r+0xd8>)
 8011b38:	429c      	cmp	r4, r3
 8011b3a:	bf08      	it	eq
 8011b3c:	68ec      	ldreq	r4, [r5, #12]
 8011b3e:	e7e6      	b.n	8011b0e <__swsetup_r+0x1e>
 8011b40:	0758      	lsls	r0, r3, #29
 8011b42:	d512      	bpl.n	8011b6a <__swsetup_r+0x7a>
 8011b44:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011b46:	b141      	cbz	r1, 8011b5a <__swsetup_r+0x6a>
 8011b48:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011b4c:	4299      	cmp	r1, r3
 8011b4e:	d002      	beq.n	8011b56 <__swsetup_r+0x66>
 8011b50:	4630      	mov	r0, r6
 8011b52:	f7ff fbb3 	bl	80112bc <_free_r>
 8011b56:	2300      	movs	r3, #0
 8011b58:	6363      	str	r3, [r4, #52]	; 0x34
 8011b5a:	89a3      	ldrh	r3, [r4, #12]
 8011b5c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8011b60:	81a3      	strh	r3, [r4, #12]
 8011b62:	2300      	movs	r3, #0
 8011b64:	6063      	str	r3, [r4, #4]
 8011b66:	6923      	ldr	r3, [r4, #16]
 8011b68:	6023      	str	r3, [r4, #0]
 8011b6a:	89a3      	ldrh	r3, [r4, #12]
 8011b6c:	f043 0308 	orr.w	r3, r3, #8
 8011b70:	81a3      	strh	r3, [r4, #12]
 8011b72:	6923      	ldr	r3, [r4, #16]
 8011b74:	b94b      	cbnz	r3, 8011b8a <__swsetup_r+0x9a>
 8011b76:	89a3      	ldrh	r3, [r4, #12]
 8011b78:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8011b7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011b80:	d003      	beq.n	8011b8a <__swsetup_r+0x9a>
 8011b82:	4621      	mov	r1, r4
 8011b84:	4630      	mov	r0, r6
 8011b86:	f000 fa07 	bl	8011f98 <__smakebuf_r>
 8011b8a:	89a0      	ldrh	r0, [r4, #12]
 8011b8c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011b90:	f010 0301 	ands.w	r3, r0, #1
 8011b94:	d00a      	beq.n	8011bac <__swsetup_r+0xbc>
 8011b96:	2300      	movs	r3, #0
 8011b98:	60a3      	str	r3, [r4, #8]
 8011b9a:	6963      	ldr	r3, [r4, #20]
 8011b9c:	425b      	negs	r3, r3
 8011b9e:	61a3      	str	r3, [r4, #24]
 8011ba0:	6923      	ldr	r3, [r4, #16]
 8011ba2:	b943      	cbnz	r3, 8011bb6 <__swsetup_r+0xc6>
 8011ba4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8011ba8:	d1ba      	bne.n	8011b20 <__swsetup_r+0x30>
 8011baa:	bd70      	pop	{r4, r5, r6, pc}
 8011bac:	0781      	lsls	r1, r0, #30
 8011bae:	bf58      	it	pl
 8011bb0:	6963      	ldrpl	r3, [r4, #20]
 8011bb2:	60a3      	str	r3, [r4, #8]
 8011bb4:	e7f4      	b.n	8011ba0 <__swsetup_r+0xb0>
 8011bb6:	2000      	movs	r0, #0
 8011bb8:	e7f7      	b.n	8011baa <__swsetup_r+0xba>
 8011bba:	bf00      	nop
 8011bbc:	200001e8 	.word	0x200001e8
 8011bc0:	08012fec 	.word	0x08012fec
 8011bc4:	0801300c 	.word	0x0801300c
 8011bc8:	08012fcc 	.word	0x08012fcc

08011bcc <abort>:
 8011bcc:	b508      	push	{r3, lr}
 8011bce:	2006      	movs	r0, #6
 8011bd0:	f000 fc00 	bl	80123d4 <raise>
 8011bd4:	2001      	movs	r0, #1
 8011bd6:	f7f2 f9eb 	bl	8003fb0 <_exit>
	...

08011bdc <__sflush_r>:
 8011bdc:	898a      	ldrh	r2, [r1, #12]
 8011bde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011be2:	4605      	mov	r5, r0
 8011be4:	0710      	lsls	r0, r2, #28
 8011be6:	460c      	mov	r4, r1
 8011be8:	d458      	bmi.n	8011c9c <__sflush_r+0xc0>
 8011bea:	684b      	ldr	r3, [r1, #4]
 8011bec:	2b00      	cmp	r3, #0
 8011bee:	dc05      	bgt.n	8011bfc <__sflush_r+0x20>
 8011bf0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8011bf2:	2b00      	cmp	r3, #0
 8011bf4:	dc02      	bgt.n	8011bfc <__sflush_r+0x20>
 8011bf6:	2000      	movs	r0, #0
 8011bf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011bfc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011bfe:	2e00      	cmp	r6, #0
 8011c00:	d0f9      	beq.n	8011bf6 <__sflush_r+0x1a>
 8011c02:	2300      	movs	r3, #0
 8011c04:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011c08:	682f      	ldr	r7, [r5, #0]
 8011c0a:	602b      	str	r3, [r5, #0]
 8011c0c:	d032      	beq.n	8011c74 <__sflush_r+0x98>
 8011c0e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011c10:	89a3      	ldrh	r3, [r4, #12]
 8011c12:	075a      	lsls	r2, r3, #29
 8011c14:	d505      	bpl.n	8011c22 <__sflush_r+0x46>
 8011c16:	6863      	ldr	r3, [r4, #4]
 8011c18:	1ac0      	subs	r0, r0, r3
 8011c1a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011c1c:	b10b      	cbz	r3, 8011c22 <__sflush_r+0x46>
 8011c1e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011c20:	1ac0      	subs	r0, r0, r3
 8011c22:	2300      	movs	r3, #0
 8011c24:	4602      	mov	r2, r0
 8011c26:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011c28:	6a21      	ldr	r1, [r4, #32]
 8011c2a:	4628      	mov	r0, r5
 8011c2c:	47b0      	blx	r6
 8011c2e:	1c43      	adds	r3, r0, #1
 8011c30:	89a3      	ldrh	r3, [r4, #12]
 8011c32:	d106      	bne.n	8011c42 <__sflush_r+0x66>
 8011c34:	6829      	ldr	r1, [r5, #0]
 8011c36:	291d      	cmp	r1, #29
 8011c38:	d82c      	bhi.n	8011c94 <__sflush_r+0xb8>
 8011c3a:	4a2a      	ldr	r2, [pc, #168]	; (8011ce4 <__sflush_r+0x108>)
 8011c3c:	40ca      	lsrs	r2, r1
 8011c3e:	07d6      	lsls	r6, r2, #31
 8011c40:	d528      	bpl.n	8011c94 <__sflush_r+0xb8>
 8011c42:	2200      	movs	r2, #0
 8011c44:	6062      	str	r2, [r4, #4]
 8011c46:	04d9      	lsls	r1, r3, #19
 8011c48:	6922      	ldr	r2, [r4, #16]
 8011c4a:	6022      	str	r2, [r4, #0]
 8011c4c:	d504      	bpl.n	8011c58 <__sflush_r+0x7c>
 8011c4e:	1c42      	adds	r2, r0, #1
 8011c50:	d101      	bne.n	8011c56 <__sflush_r+0x7a>
 8011c52:	682b      	ldr	r3, [r5, #0]
 8011c54:	b903      	cbnz	r3, 8011c58 <__sflush_r+0x7c>
 8011c56:	6560      	str	r0, [r4, #84]	; 0x54
 8011c58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011c5a:	602f      	str	r7, [r5, #0]
 8011c5c:	2900      	cmp	r1, #0
 8011c5e:	d0ca      	beq.n	8011bf6 <__sflush_r+0x1a>
 8011c60:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011c64:	4299      	cmp	r1, r3
 8011c66:	d002      	beq.n	8011c6e <__sflush_r+0x92>
 8011c68:	4628      	mov	r0, r5
 8011c6a:	f7ff fb27 	bl	80112bc <_free_r>
 8011c6e:	2000      	movs	r0, #0
 8011c70:	6360      	str	r0, [r4, #52]	; 0x34
 8011c72:	e7c1      	b.n	8011bf8 <__sflush_r+0x1c>
 8011c74:	6a21      	ldr	r1, [r4, #32]
 8011c76:	2301      	movs	r3, #1
 8011c78:	4628      	mov	r0, r5
 8011c7a:	47b0      	blx	r6
 8011c7c:	1c41      	adds	r1, r0, #1
 8011c7e:	d1c7      	bne.n	8011c10 <__sflush_r+0x34>
 8011c80:	682b      	ldr	r3, [r5, #0]
 8011c82:	2b00      	cmp	r3, #0
 8011c84:	d0c4      	beq.n	8011c10 <__sflush_r+0x34>
 8011c86:	2b1d      	cmp	r3, #29
 8011c88:	d001      	beq.n	8011c8e <__sflush_r+0xb2>
 8011c8a:	2b16      	cmp	r3, #22
 8011c8c:	d101      	bne.n	8011c92 <__sflush_r+0xb6>
 8011c8e:	602f      	str	r7, [r5, #0]
 8011c90:	e7b1      	b.n	8011bf6 <__sflush_r+0x1a>
 8011c92:	89a3      	ldrh	r3, [r4, #12]
 8011c94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011c98:	81a3      	strh	r3, [r4, #12]
 8011c9a:	e7ad      	b.n	8011bf8 <__sflush_r+0x1c>
 8011c9c:	690f      	ldr	r7, [r1, #16]
 8011c9e:	2f00      	cmp	r7, #0
 8011ca0:	d0a9      	beq.n	8011bf6 <__sflush_r+0x1a>
 8011ca2:	0793      	lsls	r3, r2, #30
 8011ca4:	680e      	ldr	r6, [r1, #0]
 8011ca6:	bf08      	it	eq
 8011ca8:	694b      	ldreq	r3, [r1, #20]
 8011caa:	600f      	str	r7, [r1, #0]
 8011cac:	bf18      	it	ne
 8011cae:	2300      	movne	r3, #0
 8011cb0:	eba6 0807 	sub.w	r8, r6, r7
 8011cb4:	608b      	str	r3, [r1, #8]
 8011cb6:	f1b8 0f00 	cmp.w	r8, #0
 8011cba:	dd9c      	ble.n	8011bf6 <__sflush_r+0x1a>
 8011cbc:	6a21      	ldr	r1, [r4, #32]
 8011cbe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011cc0:	4643      	mov	r3, r8
 8011cc2:	463a      	mov	r2, r7
 8011cc4:	4628      	mov	r0, r5
 8011cc6:	47b0      	blx	r6
 8011cc8:	2800      	cmp	r0, #0
 8011cca:	dc06      	bgt.n	8011cda <__sflush_r+0xfe>
 8011ccc:	89a3      	ldrh	r3, [r4, #12]
 8011cce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011cd2:	81a3      	strh	r3, [r4, #12]
 8011cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8011cd8:	e78e      	b.n	8011bf8 <__sflush_r+0x1c>
 8011cda:	4407      	add	r7, r0
 8011cdc:	eba8 0800 	sub.w	r8, r8, r0
 8011ce0:	e7e9      	b.n	8011cb6 <__sflush_r+0xda>
 8011ce2:	bf00      	nop
 8011ce4:	20400001 	.word	0x20400001

08011ce8 <_fflush_r>:
 8011ce8:	b538      	push	{r3, r4, r5, lr}
 8011cea:	690b      	ldr	r3, [r1, #16]
 8011cec:	4605      	mov	r5, r0
 8011cee:	460c      	mov	r4, r1
 8011cf0:	b913      	cbnz	r3, 8011cf8 <_fflush_r+0x10>
 8011cf2:	2500      	movs	r5, #0
 8011cf4:	4628      	mov	r0, r5
 8011cf6:	bd38      	pop	{r3, r4, r5, pc}
 8011cf8:	b118      	cbz	r0, 8011d02 <_fflush_r+0x1a>
 8011cfa:	6983      	ldr	r3, [r0, #24]
 8011cfc:	b90b      	cbnz	r3, 8011d02 <_fflush_r+0x1a>
 8011cfe:	f000 f887 	bl	8011e10 <__sinit>
 8011d02:	4b14      	ldr	r3, [pc, #80]	; (8011d54 <_fflush_r+0x6c>)
 8011d04:	429c      	cmp	r4, r3
 8011d06:	d11b      	bne.n	8011d40 <_fflush_r+0x58>
 8011d08:	686c      	ldr	r4, [r5, #4]
 8011d0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011d0e:	2b00      	cmp	r3, #0
 8011d10:	d0ef      	beq.n	8011cf2 <_fflush_r+0xa>
 8011d12:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011d14:	07d0      	lsls	r0, r2, #31
 8011d16:	d404      	bmi.n	8011d22 <_fflush_r+0x3a>
 8011d18:	0599      	lsls	r1, r3, #22
 8011d1a:	d402      	bmi.n	8011d22 <_fflush_r+0x3a>
 8011d1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011d1e:	f000 f915 	bl	8011f4c <__retarget_lock_acquire_recursive>
 8011d22:	4628      	mov	r0, r5
 8011d24:	4621      	mov	r1, r4
 8011d26:	f7ff ff59 	bl	8011bdc <__sflush_r>
 8011d2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011d2c:	07da      	lsls	r2, r3, #31
 8011d2e:	4605      	mov	r5, r0
 8011d30:	d4e0      	bmi.n	8011cf4 <_fflush_r+0xc>
 8011d32:	89a3      	ldrh	r3, [r4, #12]
 8011d34:	059b      	lsls	r3, r3, #22
 8011d36:	d4dd      	bmi.n	8011cf4 <_fflush_r+0xc>
 8011d38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011d3a:	f000 f908 	bl	8011f4e <__retarget_lock_release_recursive>
 8011d3e:	e7d9      	b.n	8011cf4 <_fflush_r+0xc>
 8011d40:	4b05      	ldr	r3, [pc, #20]	; (8011d58 <_fflush_r+0x70>)
 8011d42:	429c      	cmp	r4, r3
 8011d44:	d101      	bne.n	8011d4a <_fflush_r+0x62>
 8011d46:	68ac      	ldr	r4, [r5, #8]
 8011d48:	e7df      	b.n	8011d0a <_fflush_r+0x22>
 8011d4a:	4b04      	ldr	r3, [pc, #16]	; (8011d5c <_fflush_r+0x74>)
 8011d4c:	429c      	cmp	r4, r3
 8011d4e:	bf08      	it	eq
 8011d50:	68ec      	ldreq	r4, [r5, #12]
 8011d52:	e7da      	b.n	8011d0a <_fflush_r+0x22>
 8011d54:	08012fec 	.word	0x08012fec
 8011d58:	0801300c 	.word	0x0801300c
 8011d5c:	08012fcc 	.word	0x08012fcc

08011d60 <std>:
 8011d60:	2300      	movs	r3, #0
 8011d62:	b510      	push	{r4, lr}
 8011d64:	4604      	mov	r4, r0
 8011d66:	e9c0 3300 	strd	r3, r3, [r0]
 8011d6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011d6e:	6083      	str	r3, [r0, #8]
 8011d70:	8181      	strh	r1, [r0, #12]
 8011d72:	6643      	str	r3, [r0, #100]	; 0x64
 8011d74:	81c2      	strh	r2, [r0, #14]
 8011d76:	6183      	str	r3, [r0, #24]
 8011d78:	4619      	mov	r1, r3
 8011d7a:	2208      	movs	r2, #8
 8011d7c:	305c      	adds	r0, #92	; 0x5c
 8011d7e:	f7ff fa95 	bl	80112ac <memset>
 8011d82:	4b05      	ldr	r3, [pc, #20]	; (8011d98 <std+0x38>)
 8011d84:	6263      	str	r3, [r4, #36]	; 0x24
 8011d86:	4b05      	ldr	r3, [pc, #20]	; (8011d9c <std+0x3c>)
 8011d88:	62a3      	str	r3, [r4, #40]	; 0x28
 8011d8a:	4b05      	ldr	r3, [pc, #20]	; (8011da0 <std+0x40>)
 8011d8c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011d8e:	4b05      	ldr	r3, [pc, #20]	; (8011da4 <std+0x44>)
 8011d90:	6224      	str	r4, [r4, #32]
 8011d92:	6323      	str	r3, [r4, #48]	; 0x30
 8011d94:	bd10      	pop	{r4, pc}
 8011d96:	bf00      	nop
 8011d98:	0801240d 	.word	0x0801240d
 8011d9c:	0801242f 	.word	0x0801242f
 8011da0:	08012467 	.word	0x08012467
 8011da4:	0801248b 	.word	0x0801248b

08011da8 <_cleanup_r>:
 8011da8:	4901      	ldr	r1, [pc, #4]	; (8011db0 <_cleanup_r+0x8>)
 8011daa:	f000 b8af 	b.w	8011f0c <_fwalk_reent>
 8011dae:	bf00      	nop
 8011db0:	08011ce9 	.word	0x08011ce9

08011db4 <__sfmoreglue>:
 8011db4:	b570      	push	{r4, r5, r6, lr}
 8011db6:	1e4a      	subs	r2, r1, #1
 8011db8:	2568      	movs	r5, #104	; 0x68
 8011dba:	4355      	muls	r5, r2
 8011dbc:	460e      	mov	r6, r1
 8011dbe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8011dc2:	f7ff facb 	bl	801135c <_malloc_r>
 8011dc6:	4604      	mov	r4, r0
 8011dc8:	b140      	cbz	r0, 8011ddc <__sfmoreglue+0x28>
 8011dca:	2100      	movs	r1, #0
 8011dcc:	e9c0 1600 	strd	r1, r6, [r0]
 8011dd0:	300c      	adds	r0, #12
 8011dd2:	60a0      	str	r0, [r4, #8]
 8011dd4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8011dd8:	f7ff fa68 	bl	80112ac <memset>
 8011ddc:	4620      	mov	r0, r4
 8011dde:	bd70      	pop	{r4, r5, r6, pc}

08011de0 <__sfp_lock_acquire>:
 8011de0:	4801      	ldr	r0, [pc, #4]	; (8011de8 <__sfp_lock_acquire+0x8>)
 8011de2:	f000 b8b3 	b.w	8011f4c <__retarget_lock_acquire_recursive>
 8011de6:	bf00      	nop
 8011de8:	200023f0 	.word	0x200023f0

08011dec <__sfp_lock_release>:
 8011dec:	4801      	ldr	r0, [pc, #4]	; (8011df4 <__sfp_lock_release+0x8>)
 8011dee:	f000 b8ae 	b.w	8011f4e <__retarget_lock_release_recursive>
 8011df2:	bf00      	nop
 8011df4:	200023f0 	.word	0x200023f0

08011df8 <__sinit_lock_acquire>:
 8011df8:	4801      	ldr	r0, [pc, #4]	; (8011e00 <__sinit_lock_acquire+0x8>)
 8011dfa:	f000 b8a7 	b.w	8011f4c <__retarget_lock_acquire_recursive>
 8011dfe:	bf00      	nop
 8011e00:	200023eb 	.word	0x200023eb

08011e04 <__sinit_lock_release>:
 8011e04:	4801      	ldr	r0, [pc, #4]	; (8011e0c <__sinit_lock_release+0x8>)
 8011e06:	f000 b8a2 	b.w	8011f4e <__retarget_lock_release_recursive>
 8011e0a:	bf00      	nop
 8011e0c:	200023eb 	.word	0x200023eb

08011e10 <__sinit>:
 8011e10:	b510      	push	{r4, lr}
 8011e12:	4604      	mov	r4, r0
 8011e14:	f7ff fff0 	bl	8011df8 <__sinit_lock_acquire>
 8011e18:	69a3      	ldr	r3, [r4, #24]
 8011e1a:	b11b      	cbz	r3, 8011e24 <__sinit+0x14>
 8011e1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011e20:	f7ff bff0 	b.w	8011e04 <__sinit_lock_release>
 8011e24:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8011e28:	6523      	str	r3, [r4, #80]	; 0x50
 8011e2a:	4b13      	ldr	r3, [pc, #76]	; (8011e78 <__sinit+0x68>)
 8011e2c:	4a13      	ldr	r2, [pc, #76]	; (8011e7c <__sinit+0x6c>)
 8011e2e:	681b      	ldr	r3, [r3, #0]
 8011e30:	62a2      	str	r2, [r4, #40]	; 0x28
 8011e32:	42a3      	cmp	r3, r4
 8011e34:	bf04      	itt	eq
 8011e36:	2301      	moveq	r3, #1
 8011e38:	61a3      	streq	r3, [r4, #24]
 8011e3a:	4620      	mov	r0, r4
 8011e3c:	f000 f820 	bl	8011e80 <__sfp>
 8011e40:	6060      	str	r0, [r4, #4]
 8011e42:	4620      	mov	r0, r4
 8011e44:	f000 f81c 	bl	8011e80 <__sfp>
 8011e48:	60a0      	str	r0, [r4, #8]
 8011e4a:	4620      	mov	r0, r4
 8011e4c:	f000 f818 	bl	8011e80 <__sfp>
 8011e50:	2200      	movs	r2, #0
 8011e52:	60e0      	str	r0, [r4, #12]
 8011e54:	2104      	movs	r1, #4
 8011e56:	6860      	ldr	r0, [r4, #4]
 8011e58:	f7ff ff82 	bl	8011d60 <std>
 8011e5c:	68a0      	ldr	r0, [r4, #8]
 8011e5e:	2201      	movs	r2, #1
 8011e60:	2109      	movs	r1, #9
 8011e62:	f7ff ff7d 	bl	8011d60 <std>
 8011e66:	68e0      	ldr	r0, [r4, #12]
 8011e68:	2202      	movs	r2, #2
 8011e6a:	2112      	movs	r1, #18
 8011e6c:	f7ff ff78 	bl	8011d60 <std>
 8011e70:	2301      	movs	r3, #1
 8011e72:	61a3      	str	r3, [r4, #24]
 8011e74:	e7d2      	b.n	8011e1c <__sinit+0xc>
 8011e76:	bf00      	nop
 8011e78:	08012f94 	.word	0x08012f94
 8011e7c:	08011da9 	.word	0x08011da9

08011e80 <__sfp>:
 8011e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011e82:	4607      	mov	r7, r0
 8011e84:	f7ff ffac 	bl	8011de0 <__sfp_lock_acquire>
 8011e88:	4b1e      	ldr	r3, [pc, #120]	; (8011f04 <__sfp+0x84>)
 8011e8a:	681e      	ldr	r6, [r3, #0]
 8011e8c:	69b3      	ldr	r3, [r6, #24]
 8011e8e:	b913      	cbnz	r3, 8011e96 <__sfp+0x16>
 8011e90:	4630      	mov	r0, r6
 8011e92:	f7ff ffbd 	bl	8011e10 <__sinit>
 8011e96:	3648      	adds	r6, #72	; 0x48
 8011e98:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8011e9c:	3b01      	subs	r3, #1
 8011e9e:	d503      	bpl.n	8011ea8 <__sfp+0x28>
 8011ea0:	6833      	ldr	r3, [r6, #0]
 8011ea2:	b30b      	cbz	r3, 8011ee8 <__sfp+0x68>
 8011ea4:	6836      	ldr	r6, [r6, #0]
 8011ea6:	e7f7      	b.n	8011e98 <__sfp+0x18>
 8011ea8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011eac:	b9d5      	cbnz	r5, 8011ee4 <__sfp+0x64>
 8011eae:	4b16      	ldr	r3, [pc, #88]	; (8011f08 <__sfp+0x88>)
 8011eb0:	60e3      	str	r3, [r4, #12]
 8011eb2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8011eb6:	6665      	str	r5, [r4, #100]	; 0x64
 8011eb8:	f000 f847 	bl	8011f4a <__retarget_lock_init_recursive>
 8011ebc:	f7ff ff96 	bl	8011dec <__sfp_lock_release>
 8011ec0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8011ec4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8011ec8:	6025      	str	r5, [r4, #0]
 8011eca:	61a5      	str	r5, [r4, #24]
 8011ecc:	2208      	movs	r2, #8
 8011ece:	4629      	mov	r1, r5
 8011ed0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8011ed4:	f7ff f9ea 	bl	80112ac <memset>
 8011ed8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011edc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8011ee0:	4620      	mov	r0, r4
 8011ee2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011ee4:	3468      	adds	r4, #104	; 0x68
 8011ee6:	e7d9      	b.n	8011e9c <__sfp+0x1c>
 8011ee8:	2104      	movs	r1, #4
 8011eea:	4638      	mov	r0, r7
 8011eec:	f7ff ff62 	bl	8011db4 <__sfmoreglue>
 8011ef0:	4604      	mov	r4, r0
 8011ef2:	6030      	str	r0, [r6, #0]
 8011ef4:	2800      	cmp	r0, #0
 8011ef6:	d1d5      	bne.n	8011ea4 <__sfp+0x24>
 8011ef8:	f7ff ff78 	bl	8011dec <__sfp_lock_release>
 8011efc:	230c      	movs	r3, #12
 8011efe:	603b      	str	r3, [r7, #0]
 8011f00:	e7ee      	b.n	8011ee0 <__sfp+0x60>
 8011f02:	bf00      	nop
 8011f04:	08012f94 	.word	0x08012f94
 8011f08:	ffff0001 	.word	0xffff0001

08011f0c <_fwalk_reent>:
 8011f0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011f10:	4606      	mov	r6, r0
 8011f12:	4688      	mov	r8, r1
 8011f14:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8011f18:	2700      	movs	r7, #0
 8011f1a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011f1e:	f1b9 0901 	subs.w	r9, r9, #1
 8011f22:	d505      	bpl.n	8011f30 <_fwalk_reent+0x24>
 8011f24:	6824      	ldr	r4, [r4, #0]
 8011f26:	2c00      	cmp	r4, #0
 8011f28:	d1f7      	bne.n	8011f1a <_fwalk_reent+0xe>
 8011f2a:	4638      	mov	r0, r7
 8011f2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011f30:	89ab      	ldrh	r3, [r5, #12]
 8011f32:	2b01      	cmp	r3, #1
 8011f34:	d907      	bls.n	8011f46 <_fwalk_reent+0x3a>
 8011f36:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011f3a:	3301      	adds	r3, #1
 8011f3c:	d003      	beq.n	8011f46 <_fwalk_reent+0x3a>
 8011f3e:	4629      	mov	r1, r5
 8011f40:	4630      	mov	r0, r6
 8011f42:	47c0      	blx	r8
 8011f44:	4307      	orrs	r7, r0
 8011f46:	3568      	adds	r5, #104	; 0x68
 8011f48:	e7e9      	b.n	8011f1e <_fwalk_reent+0x12>

08011f4a <__retarget_lock_init_recursive>:
 8011f4a:	4770      	bx	lr

08011f4c <__retarget_lock_acquire_recursive>:
 8011f4c:	4770      	bx	lr

08011f4e <__retarget_lock_release_recursive>:
 8011f4e:	4770      	bx	lr

08011f50 <__swhatbuf_r>:
 8011f50:	b570      	push	{r4, r5, r6, lr}
 8011f52:	460e      	mov	r6, r1
 8011f54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011f58:	2900      	cmp	r1, #0
 8011f5a:	b096      	sub	sp, #88	; 0x58
 8011f5c:	4614      	mov	r4, r2
 8011f5e:	461d      	mov	r5, r3
 8011f60:	da07      	bge.n	8011f72 <__swhatbuf_r+0x22>
 8011f62:	2300      	movs	r3, #0
 8011f64:	602b      	str	r3, [r5, #0]
 8011f66:	89b3      	ldrh	r3, [r6, #12]
 8011f68:	061a      	lsls	r2, r3, #24
 8011f6a:	d410      	bmi.n	8011f8e <__swhatbuf_r+0x3e>
 8011f6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011f70:	e00e      	b.n	8011f90 <__swhatbuf_r+0x40>
 8011f72:	466a      	mov	r2, sp
 8011f74:	f000 fab0 	bl	80124d8 <_fstat_r>
 8011f78:	2800      	cmp	r0, #0
 8011f7a:	dbf2      	blt.n	8011f62 <__swhatbuf_r+0x12>
 8011f7c:	9a01      	ldr	r2, [sp, #4]
 8011f7e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8011f82:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8011f86:	425a      	negs	r2, r3
 8011f88:	415a      	adcs	r2, r3
 8011f8a:	602a      	str	r2, [r5, #0]
 8011f8c:	e7ee      	b.n	8011f6c <__swhatbuf_r+0x1c>
 8011f8e:	2340      	movs	r3, #64	; 0x40
 8011f90:	2000      	movs	r0, #0
 8011f92:	6023      	str	r3, [r4, #0]
 8011f94:	b016      	add	sp, #88	; 0x58
 8011f96:	bd70      	pop	{r4, r5, r6, pc}

08011f98 <__smakebuf_r>:
 8011f98:	898b      	ldrh	r3, [r1, #12]
 8011f9a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011f9c:	079d      	lsls	r5, r3, #30
 8011f9e:	4606      	mov	r6, r0
 8011fa0:	460c      	mov	r4, r1
 8011fa2:	d507      	bpl.n	8011fb4 <__smakebuf_r+0x1c>
 8011fa4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011fa8:	6023      	str	r3, [r4, #0]
 8011faa:	6123      	str	r3, [r4, #16]
 8011fac:	2301      	movs	r3, #1
 8011fae:	6163      	str	r3, [r4, #20]
 8011fb0:	b002      	add	sp, #8
 8011fb2:	bd70      	pop	{r4, r5, r6, pc}
 8011fb4:	ab01      	add	r3, sp, #4
 8011fb6:	466a      	mov	r2, sp
 8011fb8:	f7ff ffca 	bl	8011f50 <__swhatbuf_r>
 8011fbc:	9900      	ldr	r1, [sp, #0]
 8011fbe:	4605      	mov	r5, r0
 8011fc0:	4630      	mov	r0, r6
 8011fc2:	f7ff f9cb 	bl	801135c <_malloc_r>
 8011fc6:	b948      	cbnz	r0, 8011fdc <__smakebuf_r+0x44>
 8011fc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011fcc:	059a      	lsls	r2, r3, #22
 8011fce:	d4ef      	bmi.n	8011fb0 <__smakebuf_r+0x18>
 8011fd0:	f023 0303 	bic.w	r3, r3, #3
 8011fd4:	f043 0302 	orr.w	r3, r3, #2
 8011fd8:	81a3      	strh	r3, [r4, #12]
 8011fda:	e7e3      	b.n	8011fa4 <__smakebuf_r+0xc>
 8011fdc:	4b0d      	ldr	r3, [pc, #52]	; (8012014 <__smakebuf_r+0x7c>)
 8011fde:	62b3      	str	r3, [r6, #40]	; 0x28
 8011fe0:	89a3      	ldrh	r3, [r4, #12]
 8011fe2:	6020      	str	r0, [r4, #0]
 8011fe4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011fe8:	81a3      	strh	r3, [r4, #12]
 8011fea:	9b00      	ldr	r3, [sp, #0]
 8011fec:	6163      	str	r3, [r4, #20]
 8011fee:	9b01      	ldr	r3, [sp, #4]
 8011ff0:	6120      	str	r0, [r4, #16]
 8011ff2:	b15b      	cbz	r3, 801200c <__smakebuf_r+0x74>
 8011ff4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011ff8:	4630      	mov	r0, r6
 8011ffa:	f000 fa7f 	bl	80124fc <_isatty_r>
 8011ffe:	b128      	cbz	r0, 801200c <__smakebuf_r+0x74>
 8012000:	89a3      	ldrh	r3, [r4, #12]
 8012002:	f023 0303 	bic.w	r3, r3, #3
 8012006:	f043 0301 	orr.w	r3, r3, #1
 801200a:	81a3      	strh	r3, [r4, #12]
 801200c:	89a0      	ldrh	r0, [r4, #12]
 801200e:	4305      	orrs	r5, r0
 8012010:	81a5      	strh	r5, [r4, #12]
 8012012:	e7cd      	b.n	8011fb0 <__smakebuf_r+0x18>
 8012014:	08011da9 	.word	0x08011da9

08012018 <memcpy>:
 8012018:	440a      	add	r2, r1
 801201a:	4291      	cmp	r1, r2
 801201c:	f100 33ff 	add.w	r3, r0, #4294967295
 8012020:	d100      	bne.n	8012024 <memcpy+0xc>
 8012022:	4770      	bx	lr
 8012024:	b510      	push	{r4, lr}
 8012026:	f811 4b01 	ldrb.w	r4, [r1], #1
 801202a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801202e:	4291      	cmp	r1, r2
 8012030:	d1f9      	bne.n	8012026 <memcpy+0xe>
 8012032:	bd10      	pop	{r4, pc}

08012034 <memmove>:
 8012034:	4288      	cmp	r0, r1
 8012036:	b510      	push	{r4, lr}
 8012038:	eb01 0402 	add.w	r4, r1, r2
 801203c:	d902      	bls.n	8012044 <memmove+0x10>
 801203e:	4284      	cmp	r4, r0
 8012040:	4623      	mov	r3, r4
 8012042:	d807      	bhi.n	8012054 <memmove+0x20>
 8012044:	1e43      	subs	r3, r0, #1
 8012046:	42a1      	cmp	r1, r4
 8012048:	d008      	beq.n	801205c <memmove+0x28>
 801204a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801204e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012052:	e7f8      	b.n	8012046 <memmove+0x12>
 8012054:	4402      	add	r2, r0
 8012056:	4601      	mov	r1, r0
 8012058:	428a      	cmp	r2, r1
 801205a:	d100      	bne.n	801205e <memmove+0x2a>
 801205c:	bd10      	pop	{r4, pc}
 801205e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012062:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012066:	e7f7      	b.n	8012058 <memmove+0x24>

08012068 <__malloc_lock>:
 8012068:	4801      	ldr	r0, [pc, #4]	; (8012070 <__malloc_lock+0x8>)
 801206a:	f7ff bf6f 	b.w	8011f4c <__retarget_lock_acquire_recursive>
 801206e:	bf00      	nop
 8012070:	200023ec 	.word	0x200023ec

08012074 <__malloc_unlock>:
 8012074:	4801      	ldr	r0, [pc, #4]	; (801207c <__malloc_unlock+0x8>)
 8012076:	f7ff bf6a 	b.w	8011f4e <__retarget_lock_release_recursive>
 801207a:	bf00      	nop
 801207c:	200023ec 	.word	0x200023ec

08012080 <_realloc_r>:
 8012080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012082:	4607      	mov	r7, r0
 8012084:	4614      	mov	r4, r2
 8012086:	460e      	mov	r6, r1
 8012088:	b921      	cbnz	r1, 8012094 <_realloc_r+0x14>
 801208a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801208e:	4611      	mov	r1, r2
 8012090:	f7ff b964 	b.w	801135c <_malloc_r>
 8012094:	b922      	cbnz	r2, 80120a0 <_realloc_r+0x20>
 8012096:	f7ff f911 	bl	80112bc <_free_r>
 801209a:	4625      	mov	r5, r4
 801209c:	4628      	mov	r0, r5
 801209e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80120a0:	f000 fa4e 	bl	8012540 <_malloc_usable_size_r>
 80120a4:	42a0      	cmp	r0, r4
 80120a6:	d20f      	bcs.n	80120c8 <_realloc_r+0x48>
 80120a8:	4621      	mov	r1, r4
 80120aa:	4638      	mov	r0, r7
 80120ac:	f7ff f956 	bl	801135c <_malloc_r>
 80120b0:	4605      	mov	r5, r0
 80120b2:	2800      	cmp	r0, #0
 80120b4:	d0f2      	beq.n	801209c <_realloc_r+0x1c>
 80120b6:	4631      	mov	r1, r6
 80120b8:	4622      	mov	r2, r4
 80120ba:	f7ff ffad 	bl	8012018 <memcpy>
 80120be:	4631      	mov	r1, r6
 80120c0:	4638      	mov	r0, r7
 80120c2:	f7ff f8fb 	bl	80112bc <_free_r>
 80120c6:	e7e9      	b.n	801209c <_realloc_r+0x1c>
 80120c8:	4635      	mov	r5, r6
 80120ca:	e7e7      	b.n	801209c <_realloc_r+0x1c>

080120cc <__ssputs_r>:
 80120cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80120d0:	688e      	ldr	r6, [r1, #8]
 80120d2:	429e      	cmp	r6, r3
 80120d4:	4682      	mov	sl, r0
 80120d6:	460c      	mov	r4, r1
 80120d8:	4690      	mov	r8, r2
 80120da:	461f      	mov	r7, r3
 80120dc:	d838      	bhi.n	8012150 <__ssputs_r+0x84>
 80120de:	898a      	ldrh	r2, [r1, #12]
 80120e0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80120e4:	d032      	beq.n	801214c <__ssputs_r+0x80>
 80120e6:	6825      	ldr	r5, [r4, #0]
 80120e8:	6909      	ldr	r1, [r1, #16]
 80120ea:	eba5 0901 	sub.w	r9, r5, r1
 80120ee:	6965      	ldr	r5, [r4, #20]
 80120f0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80120f4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80120f8:	3301      	adds	r3, #1
 80120fa:	444b      	add	r3, r9
 80120fc:	106d      	asrs	r5, r5, #1
 80120fe:	429d      	cmp	r5, r3
 8012100:	bf38      	it	cc
 8012102:	461d      	movcc	r5, r3
 8012104:	0553      	lsls	r3, r2, #21
 8012106:	d531      	bpl.n	801216c <__ssputs_r+0xa0>
 8012108:	4629      	mov	r1, r5
 801210a:	f7ff f927 	bl	801135c <_malloc_r>
 801210e:	4606      	mov	r6, r0
 8012110:	b950      	cbnz	r0, 8012128 <__ssputs_r+0x5c>
 8012112:	230c      	movs	r3, #12
 8012114:	f8ca 3000 	str.w	r3, [sl]
 8012118:	89a3      	ldrh	r3, [r4, #12]
 801211a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801211e:	81a3      	strh	r3, [r4, #12]
 8012120:	f04f 30ff 	mov.w	r0, #4294967295
 8012124:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012128:	6921      	ldr	r1, [r4, #16]
 801212a:	464a      	mov	r2, r9
 801212c:	f7ff ff74 	bl	8012018 <memcpy>
 8012130:	89a3      	ldrh	r3, [r4, #12]
 8012132:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8012136:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801213a:	81a3      	strh	r3, [r4, #12]
 801213c:	6126      	str	r6, [r4, #16]
 801213e:	6165      	str	r5, [r4, #20]
 8012140:	444e      	add	r6, r9
 8012142:	eba5 0509 	sub.w	r5, r5, r9
 8012146:	6026      	str	r6, [r4, #0]
 8012148:	60a5      	str	r5, [r4, #8]
 801214a:	463e      	mov	r6, r7
 801214c:	42be      	cmp	r6, r7
 801214e:	d900      	bls.n	8012152 <__ssputs_r+0x86>
 8012150:	463e      	mov	r6, r7
 8012152:	4632      	mov	r2, r6
 8012154:	6820      	ldr	r0, [r4, #0]
 8012156:	4641      	mov	r1, r8
 8012158:	f7ff ff6c 	bl	8012034 <memmove>
 801215c:	68a3      	ldr	r3, [r4, #8]
 801215e:	6822      	ldr	r2, [r4, #0]
 8012160:	1b9b      	subs	r3, r3, r6
 8012162:	4432      	add	r2, r6
 8012164:	60a3      	str	r3, [r4, #8]
 8012166:	6022      	str	r2, [r4, #0]
 8012168:	2000      	movs	r0, #0
 801216a:	e7db      	b.n	8012124 <__ssputs_r+0x58>
 801216c:	462a      	mov	r2, r5
 801216e:	f7ff ff87 	bl	8012080 <_realloc_r>
 8012172:	4606      	mov	r6, r0
 8012174:	2800      	cmp	r0, #0
 8012176:	d1e1      	bne.n	801213c <__ssputs_r+0x70>
 8012178:	6921      	ldr	r1, [r4, #16]
 801217a:	4650      	mov	r0, sl
 801217c:	f7ff f89e 	bl	80112bc <_free_r>
 8012180:	e7c7      	b.n	8012112 <__ssputs_r+0x46>
	...

08012184 <_svfiprintf_r>:
 8012184:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012188:	4698      	mov	r8, r3
 801218a:	898b      	ldrh	r3, [r1, #12]
 801218c:	061b      	lsls	r3, r3, #24
 801218e:	b09d      	sub	sp, #116	; 0x74
 8012190:	4607      	mov	r7, r0
 8012192:	460d      	mov	r5, r1
 8012194:	4614      	mov	r4, r2
 8012196:	d50e      	bpl.n	80121b6 <_svfiprintf_r+0x32>
 8012198:	690b      	ldr	r3, [r1, #16]
 801219a:	b963      	cbnz	r3, 80121b6 <_svfiprintf_r+0x32>
 801219c:	2140      	movs	r1, #64	; 0x40
 801219e:	f7ff f8dd 	bl	801135c <_malloc_r>
 80121a2:	6028      	str	r0, [r5, #0]
 80121a4:	6128      	str	r0, [r5, #16]
 80121a6:	b920      	cbnz	r0, 80121b2 <_svfiprintf_r+0x2e>
 80121a8:	230c      	movs	r3, #12
 80121aa:	603b      	str	r3, [r7, #0]
 80121ac:	f04f 30ff 	mov.w	r0, #4294967295
 80121b0:	e0d1      	b.n	8012356 <_svfiprintf_r+0x1d2>
 80121b2:	2340      	movs	r3, #64	; 0x40
 80121b4:	616b      	str	r3, [r5, #20]
 80121b6:	2300      	movs	r3, #0
 80121b8:	9309      	str	r3, [sp, #36]	; 0x24
 80121ba:	2320      	movs	r3, #32
 80121bc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80121c0:	f8cd 800c 	str.w	r8, [sp, #12]
 80121c4:	2330      	movs	r3, #48	; 0x30
 80121c6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8012370 <_svfiprintf_r+0x1ec>
 80121ca:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80121ce:	f04f 0901 	mov.w	r9, #1
 80121d2:	4623      	mov	r3, r4
 80121d4:	469a      	mov	sl, r3
 80121d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80121da:	b10a      	cbz	r2, 80121e0 <_svfiprintf_r+0x5c>
 80121dc:	2a25      	cmp	r2, #37	; 0x25
 80121de:	d1f9      	bne.n	80121d4 <_svfiprintf_r+0x50>
 80121e0:	ebba 0b04 	subs.w	fp, sl, r4
 80121e4:	d00b      	beq.n	80121fe <_svfiprintf_r+0x7a>
 80121e6:	465b      	mov	r3, fp
 80121e8:	4622      	mov	r2, r4
 80121ea:	4629      	mov	r1, r5
 80121ec:	4638      	mov	r0, r7
 80121ee:	f7ff ff6d 	bl	80120cc <__ssputs_r>
 80121f2:	3001      	adds	r0, #1
 80121f4:	f000 80aa 	beq.w	801234c <_svfiprintf_r+0x1c8>
 80121f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80121fa:	445a      	add	r2, fp
 80121fc:	9209      	str	r2, [sp, #36]	; 0x24
 80121fe:	f89a 3000 	ldrb.w	r3, [sl]
 8012202:	2b00      	cmp	r3, #0
 8012204:	f000 80a2 	beq.w	801234c <_svfiprintf_r+0x1c8>
 8012208:	2300      	movs	r3, #0
 801220a:	f04f 32ff 	mov.w	r2, #4294967295
 801220e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012212:	f10a 0a01 	add.w	sl, sl, #1
 8012216:	9304      	str	r3, [sp, #16]
 8012218:	9307      	str	r3, [sp, #28]
 801221a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801221e:	931a      	str	r3, [sp, #104]	; 0x68
 8012220:	4654      	mov	r4, sl
 8012222:	2205      	movs	r2, #5
 8012224:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012228:	4851      	ldr	r0, [pc, #324]	; (8012370 <_svfiprintf_r+0x1ec>)
 801222a:	f7ed ffd9 	bl	80001e0 <memchr>
 801222e:	9a04      	ldr	r2, [sp, #16]
 8012230:	b9d8      	cbnz	r0, 801226a <_svfiprintf_r+0xe6>
 8012232:	06d0      	lsls	r0, r2, #27
 8012234:	bf44      	itt	mi
 8012236:	2320      	movmi	r3, #32
 8012238:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801223c:	0711      	lsls	r1, r2, #28
 801223e:	bf44      	itt	mi
 8012240:	232b      	movmi	r3, #43	; 0x2b
 8012242:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012246:	f89a 3000 	ldrb.w	r3, [sl]
 801224a:	2b2a      	cmp	r3, #42	; 0x2a
 801224c:	d015      	beq.n	801227a <_svfiprintf_r+0xf6>
 801224e:	9a07      	ldr	r2, [sp, #28]
 8012250:	4654      	mov	r4, sl
 8012252:	2000      	movs	r0, #0
 8012254:	f04f 0c0a 	mov.w	ip, #10
 8012258:	4621      	mov	r1, r4
 801225a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801225e:	3b30      	subs	r3, #48	; 0x30
 8012260:	2b09      	cmp	r3, #9
 8012262:	d94e      	bls.n	8012302 <_svfiprintf_r+0x17e>
 8012264:	b1b0      	cbz	r0, 8012294 <_svfiprintf_r+0x110>
 8012266:	9207      	str	r2, [sp, #28]
 8012268:	e014      	b.n	8012294 <_svfiprintf_r+0x110>
 801226a:	eba0 0308 	sub.w	r3, r0, r8
 801226e:	fa09 f303 	lsl.w	r3, r9, r3
 8012272:	4313      	orrs	r3, r2
 8012274:	9304      	str	r3, [sp, #16]
 8012276:	46a2      	mov	sl, r4
 8012278:	e7d2      	b.n	8012220 <_svfiprintf_r+0x9c>
 801227a:	9b03      	ldr	r3, [sp, #12]
 801227c:	1d19      	adds	r1, r3, #4
 801227e:	681b      	ldr	r3, [r3, #0]
 8012280:	9103      	str	r1, [sp, #12]
 8012282:	2b00      	cmp	r3, #0
 8012284:	bfbb      	ittet	lt
 8012286:	425b      	neglt	r3, r3
 8012288:	f042 0202 	orrlt.w	r2, r2, #2
 801228c:	9307      	strge	r3, [sp, #28]
 801228e:	9307      	strlt	r3, [sp, #28]
 8012290:	bfb8      	it	lt
 8012292:	9204      	strlt	r2, [sp, #16]
 8012294:	7823      	ldrb	r3, [r4, #0]
 8012296:	2b2e      	cmp	r3, #46	; 0x2e
 8012298:	d10c      	bne.n	80122b4 <_svfiprintf_r+0x130>
 801229a:	7863      	ldrb	r3, [r4, #1]
 801229c:	2b2a      	cmp	r3, #42	; 0x2a
 801229e:	d135      	bne.n	801230c <_svfiprintf_r+0x188>
 80122a0:	9b03      	ldr	r3, [sp, #12]
 80122a2:	1d1a      	adds	r2, r3, #4
 80122a4:	681b      	ldr	r3, [r3, #0]
 80122a6:	9203      	str	r2, [sp, #12]
 80122a8:	2b00      	cmp	r3, #0
 80122aa:	bfb8      	it	lt
 80122ac:	f04f 33ff 	movlt.w	r3, #4294967295
 80122b0:	3402      	adds	r4, #2
 80122b2:	9305      	str	r3, [sp, #20]
 80122b4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8012380 <_svfiprintf_r+0x1fc>
 80122b8:	7821      	ldrb	r1, [r4, #0]
 80122ba:	2203      	movs	r2, #3
 80122bc:	4650      	mov	r0, sl
 80122be:	f7ed ff8f 	bl	80001e0 <memchr>
 80122c2:	b140      	cbz	r0, 80122d6 <_svfiprintf_r+0x152>
 80122c4:	2340      	movs	r3, #64	; 0x40
 80122c6:	eba0 000a 	sub.w	r0, r0, sl
 80122ca:	fa03 f000 	lsl.w	r0, r3, r0
 80122ce:	9b04      	ldr	r3, [sp, #16]
 80122d0:	4303      	orrs	r3, r0
 80122d2:	3401      	adds	r4, #1
 80122d4:	9304      	str	r3, [sp, #16]
 80122d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80122da:	4826      	ldr	r0, [pc, #152]	; (8012374 <_svfiprintf_r+0x1f0>)
 80122dc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80122e0:	2206      	movs	r2, #6
 80122e2:	f7ed ff7d 	bl	80001e0 <memchr>
 80122e6:	2800      	cmp	r0, #0
 80122e8:	d038      	beq.n	801235c <_svfiprintf_r+0x1d8>
 80122ea:	4b23      	ldr	r3, [pc, #140]	; (8012378 <_svfiprintf_r+0x1f4>)
 80122ec:	bb1b      	cbnz	r3, 8012336 <_svfiprintf_r+0x1b2>
 80122ee:	9b03      	ldr	r3, [sp, #12]
 80122f0:	3307      	adds	r3, #7
 80122f2:	f023 0307 	bic.w	r3, r3, #7
 80122f6:	3308      	adds	r3, #8
 80122f8:	9303      	str	r3, [sp, #12]
 80122fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80122fc:	4433      	add	r3, r6
 80122fe:	9309      	str	r3, [sp, #36]	; 0x24
 8012300:	e767      	b.n	80121d2 <_svfiprintf_r+0x4e>
 8012302:	fb0c 3202 	mla	r2, ip, r2, r3
 8012306:	460c      	mov	r4, r1
 8012308:	2001      	movs	r0, #1
 801230a:	e7a5      	b.n	8012258 <_svfiprintf_r+0xd4>
 801230c:	2300      	movs	r3, #0
 801230e:	3401      	adds	r4, #1
 8012310:	9305      	str	r3, [sp, #20]
 8012312:	4619      	mov	r1, r3
 8012314:	f04f 0c0a 	mov.w	ip, #10
 8012318:	4620      	mov	r0, r4
 801231a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801231e:	3a30      	subs	r2, #48	; 0x30
 8012320:	2a09      	cmp	r2, #9
 8012322:	d903      	bls.n	801232c <_svfiprintf_r+0x1a8>
 8012324:	2b00      	cmp	r3, #0
 8012326:	d0c5      	beq.n	80122b4 <_svfiprintf_r+0x130>
 8012328:	9105      	str	r1, [sp, #20]
 801232a:	e7c3      	b.n	80122b4 <_svfiprintf_r+0x130>
 801232c:	fb0c 2101 	mla	r1, ip, r1, r2
 8012330:	4604      	mov	r4, r0
 8012332:	2301      	movs	r3, #1
 8012334:	e7f0      	b.n	8012318 <_svfiprintf_r+0x194>
 8012336:	ab03      	add	r3, sp, #12
 8012338:	9300      	str	r3, [sp, #0]
 801233a:	462a      	mov	r2, r5
 801233c:	4b0f      	ldr	r3, [pc, #60]	; (801237c <_svfiprintf_r+0x1f8>)
 801233e:	a904      	add	r1, sp, #16
 8012340:	4638      	mov	r0, r7
 8012342:	f3af 8000 	nop.w
 8012346:	1c42      	adds	r2, r0, #1
 8012348:	4606      	mov	r6, r0
 801234a:	d1d6      	bne.n	80122fa <_svfiprintf_r+0x176>
 801234c:	89ab      	ldrh	r3, [r5, #12]
 801234e:	065b      	lsls	r3, r3, #25
 8012350:	f53f af2c 	bmi.w	80121ac <_svfiprintf_r+0x28>
 8012354:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012356:	b01d      	add	sp, #116	; 0x74
 8012358:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801235c:	ab03      	add	r3, sp, #12
 801235e:	9300      	str	r3, [sp, #0]
 8012360:	462a      	mov	r2, r5
 8012362:	4b06      	ldr	r3, [pc, #24]	; (801237c <_svfiprintf_r+0x1f8>)
 8012364:	a904      	add	r1, sp, #16
 8012366:	4638      	mov	r0, r7
 8012368:	f7ff fa1a 	bl	80117a0 <_printf_i>
 801236c:	e7eb      	b.n	8012346 <_svfiprintf_r+0x1c2>
 801236e:	bf00      	nop
 8012370:	08012f98 	.word	0x08012f98
 8012374:	08012fa2 	.word	0x08012fa2
 8012378:	00000000 	.word	0x00000000
 801237c:	080120cd 	.word	0x080120cd
 8012380:	08012f9e 	.word	0x08012f9e

08012384 <_raise_r>:
 8012384:	291f      	cmp	r1, #31
 8012386:	b538      	push	{r3, r4, r5, lr}
 8012388:	4604      	mov	r4, r0
 801238a:	460d      	mov	r5, r1
 801238c:	d904      	bls.n	8012398 <_raise_r+0x14>
 801238e:	2316      	movs	r3, #22
 8012390:	6003      	str	r3, [r0, #0]
 8012392:	f04f 30ff 	mov.w	r0, #4294967295
 8012396:	bd38      	pop	{r3, r4, r5, pc}
 8012398:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801239a:	b112      	cbz	r2, 80123a2 <_raise_r+0x1e>
 801239c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80123a0:	b94b      	cbnz	r3, 80123b6 <_raise_r+0x32>
 80123a2:	4620      	mov	r0, r4
 80123a4:	f000 f830 	bl	8012408 <_getpid_r>
 80123a8:	462a      	mov	r2, r5
 80123aa:	4601      	mov	r1, r0
 80123ac:	4620      	mov	r0, r4
 80123ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80123b2:	f000 b817 	b.w	80123e4 <_kill_r>
 80123b6:	2b01      	cmp	r3, #1
 80123b8:	d00a      	beq.n	80123d0 <_raise_r+0x4c>
 80123ba:	1c59      	adds	r1, r3, #1
 80123bc:	d103      	bne.n	80123c6 <_raise_r+0x42>
 80123be:	2316      	movs	r3, #22
 80123c0:	6003      	str	r3, [r0, #0]
 80123c2:	2001      	movs	r0, #1
 80123c4:	e7e7      	b.n	8012396 <_raise_r+0x12>
 80123c6:	2400      	movs	r4, #0
 80123c8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80123cc:	4628      	mov	r0, r5
 80123ce:	4798      	blx	r3
 80123d0:	2000      	movs	r0, #0
 80123d2:	e7e0      	b.n	8012396 <_raise_r+0x12>

080123d4 <raise>:
 80123d4:	4b02      	ldr	r3, [pc, #8]	; (80123e0 <raise+0xc>)
 80123d6:	4601      	mov	r1, r0
 80123d8:	6818      	ldr	r0, [r3, #0]
 80123da:	f7ff bfd3 	b.w	8012384 <_raise_r>
 80123de:	bf00      	nop
 80123e0:	200001e8 	.word	0x200001e8

080123e4 <_kill_r>:
 80123e4:	b538      	push	{r3, r4, r5, lr}
 80123e6:	4d07      	ldr	r5, [pc, #28]	; (8012404 <_kill_r+0x20>)
 80123e8:	2300      	movs	r3, #0
 80123ea:	4604      	mov	r4, r0
 80123ec:	4608      	mov	r0, r1
 80123ee:	4611      	mov	r1, r2
 80123f0:	602b      	str	r3, [r5, #0]
 80123f2:	f7f1 fdcd 	bl	8003f90 <_kill>
 80123f6:	1c43      	adds	r3, r0, #1
 80123f8:	d102      	bne.n	8012400 <_kill_r+0x1c>
 80123fa:	682b      	ldr	r3, [r5, #0]
 80123fc:	b103      	cbz	r3, 8012400 <_kill_r+0x1c>
 80123fe:	6023      	str	r3, [r4, #0]
 8012400:	bd38      	pop	{r3, r4, r5, pc}
 8012402:	bf00      	nop
 8012404:	200023f4 	.word	0x200023f4

08012408 <_getpid_r>:
 8012408:	f7f1 bdba 	b.w	8003f80 <_getpid>

0801240c <__sread>:
 801240c:	b510      	push	{r4, lr}
 801240e:	460c      	mov	r4, r1
 8012410:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012414:	f000 f89c 	bl	8012550 <_read_r>
 8012418:	2800      	cmp	r0, #0
 801241a:	bfab      	itete	ge
 801241c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801241e:	89a3      	ldrhlt	r3, [r4, #12]
 8012420:	181b      	addge	r3, r3, r0
 8012422:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012426:	bfac      	ite	ge
 8012428:	6563      	strge	r3, [r4, #84]	; 0x54
 801242a:	81a3      	strhlt	r3, [r4, #12]
 801242c:	bd10      	pop	{r4, pc}

0801242e <__swrite>:
 801242e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012432:	461f      	mov	r7, r3
 8012434:	898b      	ldrh	r3, [r1, #12]
 8012436:	05db      	lsls	r3, r3, #23
 8012438:	4605      	mov	r5, r0
 801243a:	460c      	mov	r4, r1
 801243c:	4616      	mov	r6, r2
 801243e:	d505      	bpl.n	801244c <__swrite+0x1e>
 8012440:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012444:	2302      	movs	r3, #2
 8012446:	2200      	movs	r2, #0
 8012448:	f000 f868 	bl	801251c <_lseek_r>
 801244c:	89a3      	ldrh	r3, [r4, #12]
 801244e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012452:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012456:	81a3      	strh	r3, [r4, #12]
 8012458:	4632      	mov	r2, r6
 801245a:	463b      	mov	r3, r7
 801245c:	4628      	mov	r0, r5
 801245e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012462:	f000 b817 	b.w	8012494 <_write_r>

08012466 <__sseek>:
 8012466:	b510      	push	{r4, lr}
 8012468:	460c      	mov	r4, r1
 801246a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801246e:	f000 f855 	bl	801251c <_lseek_r>
 8012472:	1c43      	adds	r3, r0, #1
 8012474:	89a3      	ldrh	r3, [r4, #12]
 8012476:	bf15      	itete	ne
 8012478:	6560      	strne	r0, [r4, #84]	; 0x54
 801247a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801247e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8012482:	81a3      	strheq	r3, [r4, #12]
 8012484:	bf18      	it	ne
 8012486:	81a3      	strhne	r3, [r4, #12]
 8012488:	bd10      	pop	{r4, pc}

0801248a <__sclose>:
 801248a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801248e:	f000 b813 	b.w	80124b8 <_close_r>
	...

08012494 <_write_r>:
 8012494:	b538      	push	{r3, r4, r5, lr}
 8012496:	4d07      	ldr	r5, [pc, #28]	; (80124b4 <_write_r+0x20>)
 8012498:	4604      	mov	r4, r0
 801249a:	4608      	mov	r0, r1
 801249c:	4611      	mov	r1, r2
 801249e:	2200      	movs	r2, #0
 80124a0:	602a      	str	r2, [r5, #0]
 80124a2:	461a      	mov	r2, r3
 80124a4:	f7f1 fdab 	bl	8003ffe <_write>
 80124a8:	1c43      	adds	r3, r0, #1
 80124aa:	d102      	bne.n	80124b2 <_write_r+0x1e>
 80124ac:	682b      	ldr	r3, [r5, #0]
 80124ae:	b103      	cbz	r3, 80124b2 <_write_r+0x1e>
 80124b0:	6023      	str	r3, [r4, #0]
 80124b2:	bd38      	pop	{r3, r4, r5, pc}
 80124b4:	200023f4 	.word	0x200023f4

080124b8 <_close_r>:
 80124b8:	b538      	push	{r3, r4, r5, lr}
 80124ba:	4d06      	ldr	r5, [pc, #24]	; (80124d4 <_close_r+0x1c>)
 80124bc:	2300      	movs	r3, #0
 80124be:	4604      	mov	r4, r0
 80124c0:	4608      	mov	r0, r1
 80124c2:	602b      	str	r3, [r5, #0]
 80124c4:	f7f1 fdb7 	bl	8004036 <_close>
 80124c8:	1c43      	adds	r3, r0, #1
 80124ca:	d102      	bne.n	80124d2 <_close_r+0x1a>
 80124cc:	682b      	ldr	r3, [r5, #0]
 80124ce:	b103      	cbz	r3, 80124d2 <_close_r+0x1a>
 80124d0:	6023      	str	r3, [r4, #0]
 80124d2:	bd38      	pop	{r3, r4, r5, pc}
 80124d4:	200023f4 	.word	0x200023f4

080124d8 <_fstat_r>:
 80124d8:	b538      	push	{r3, r4, r5, lr}
 80124da:	4d07      	ldr	r5, [pc, #28]	; (80124f8 <_fstat_r+0x20>)
 80124dc:	2300      	movs	r3, #0
 80124de:	4604      	mov	r4, r0
 80124e0:	4608      	mov	r0, r1
 80124e2:	4611      	mov	r1, r2
 80124e4:	602b      	str	r3, [r5, #0]
 80124e6:	f7f1 fdb2 	bl	800404e <_fstat>
 80124ea:	1c43      	adds	r3, r0, #1
 80124ec:	d102      	bne.n	80124f4 <_fstat_r+0x1c>
 80124ee:	682b      	ldr	r3, [r5, #0]
 80124f0:	b103      	cbz	r3, 80124f4 <_fstat_r+0x1c>
 80124f2:	6023      	str	r3, [r4, #0]
 80124f4:	bd38      	pop	{r3, r4, r5, pc}
 80124f6:	bf00      	nop
 80124f8:	200023f4 	.word	0x200023f4

080124fc <_isatty_r>:
 80124fc:	b538      	push	{r3, r4, r5, lr}
 80124fe:	4d06      	ldr	r5, [pc, #24]	; (8012518 <_isatty_r+0x1c>)
 8012500:	2300      	movs	r3, #0
 8012502:	4604      	mov	r4, r0
 8012504:	4608      	mov	r0, r1
 8012506:	602b      	str	r3, [r5, #0]
 8012508:	f7f1 fdb1 	bl	800406e <_isatty>
 801250c:	1c43      	adds	r3, r0, #1
 801250e:	d102      	bne.n	8012516 <_isatty_r+0x1a>
 8012510:	682b      	ldr	r3, [r5, #0]
 8012512:	b103      	cbz	r3, 8012516 <_isatty_r+0x1a>
 8012514:	6023      	str	r3, [r4, #0]
 8012516:	bd38      	pop	{r3, r4, r5, pc}
 8012518:	200023f4 	.word	0x200023f4

0801251c <_lseek_r>:
 801251c:	b538      	push	{r3, r4, r5, lr}
 801251e:	4d07      	ldr	r5, [pc, #28]	; (801253c <_lseek_r+0x20>)
 8012520:	4604      	mov	r4, r0
 8012522:	4608      	mov	r0, r1
 8012524:	4611      	mov	r1, r2
 8012526:	2200      	movs	r2, #0
 8012528:	602a      	str	r2, [r5, #0]
 801252a:	461a      	mov	r2, r3
 801252c:	f7f1 fdaa 	bl	8004084 <_lseek>
 8012530:	1c43      	adds	r3, r0, #1
 8012532:	d102      	bne.n	801253a <_lseek_r+0x1e>
 8012534:	682b      	ldr	r3, [r5, #0]
 8012536:	b103      	cbz	r3, 801253a <_lseek_r+0x1e>
 8012538:	6023      	str	r3, [r4, #0]
 801253a:	bd38      	pop	{r3, r4, r5, pc}
 801253c:	200023f4 	.word	0x200023f4

08012540 <_malloc_usable_size_r>:
 8012540:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012544:	1f18      	subs	r0, r3, #4
 8012546:	2b00      	cmp	r3, #0
 8012548:	bfbc      	itt	lt
 801254a:	580b      	ldrlt	r3, [r1, r0]
 801254c:	18c0      	addlt	r0, r0, r3
 801254e:	4770      	bx	lr

08012550 <_read_r>:
 8012550:	b538      	push	{r3, r4, r5, lr}
 8012552:	4d07      	ldr	r5, [pc, #28]	; (8012570 <_read_r+0x20>)
 8012554:	4604      	mov	r4, r0
 8012556:	4608      	mov	r0, r1
 8012558:	4611      	mov	r1, r2
 801255a:	2200      	movs	r2, #0
 801255c:	602a      	str	r2, [r5, #0]
 801255e:	461a      	mov	r2, r3
 8012560:	f7f1 fd30 	bl	8003fc4 <_read>
 8012564:	1c43      	adds	r3, r0, #1
 8012566:	d102      	bne.n	801256e <_read_r+0x1e>
 8012568:	682b      	ldr	r3, [r5, #0]
 801256a:	b103      	cbz	r3, 801256e <_read_r+0x1e>
 801256c:	6023      	str	r3, [r4, #0]
 801256e:	bd38      	pop	{r3, r4, r5, pc}
 8012570:	200023f4 	.word	0x200023f4

08012574 <round>:
 8012574:	ec51 0b10 	vmov	r0, r1, d0
 8012578:	b570      	push	{r4, r5, r6, lr}
 801257a:	f3c1 550a 	ubfx	r5, r1, #20, #11
 801257e:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 8012582:	2c13      	cmp	r4, #19
 8012584:	ee10 2a10 	vmov	r2, s0
 8012588:	460b      	mov	r3, r1
 801258a:	dc19      	bgt.n	80125c0 <round+0x4c>
 801258c:	2c00      	cmp	r4, #0
 801258e:	da09      	bge.n	80125a4 <round+0x30>
 8012590:	3401      	adds	r4, #1
 8012592:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 8012596:	d103      	bne.n	80125a0 <round+0x2c>
 8012598:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 801259c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80125a0:	2100      	movs	r1, #0
 80125a2:	e028      	b.n	80125f6 <round+0x82>
 80125a4:	4d15      	ldr	r5, [pc, #84]	; (80125fc <round+0x88>)
 80125a6:	4125      	asrs	r5, r4
 80125a8:	ea01 0605 	and.w	r6, r1, r5
 80125ac:	4332      	orrs	r2, r6
 80125ae:	d00e      	beq.n	80125ce <round+0x5a>
 80125b0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80125b4:	fa42 f404 	asr.w	r4, r2, r4
 80125b8:	4423      	add	r3, r4
 80125ba:	ea23 0305 	bic.w	r3, r3, r5
 80125be:	e7ef      	b.n	80125a0 <round+0x2c>
 80125c0:	2c33      	cmp	r4, #51	; 0x33
 80125c2:	dd07      	ble.n	80125d4 <round+0x60>
 80125c4:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 80125c8:	d101      	bne.n	80125ce <round+0x5a>
 80125ca:	f7ed ff89 	bl	80004e0 <__adddf3>
 80125ce:	ec41 0b10 	vmov	d0, r0, r1
 80125d2:	bd70      	pop	{r4, r5, r6, pc}
 80125d4:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 80125d8:	f04f 35ff 	mov.w	r5, #4294967295
 80125dc:	40f5      	lsrs	r5, r6
 80125de:	4228      	tst	r0, r5
 80125e0:	d0f5      	beq.n	80125ce <round+0x5a>
 80125e2:	2101      	movs	r1, #1
 80125e4:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 80125e8:	fa01 f404 	lsl.w	r4, r1, r4
 80125ec:	1912      	adds	r2, r2, r4
 80125ee:	bf28      	it	cs
 80125f0:	185b      	addcs	r3, r3, r1
 80125f2:	ea22 0105 	bic.w	r1, r2, r5
 80125f6:	4608      	mov	r0, r1
 80125f8:	4619      	mov	r1, r3
 80125fa:	e7e8      	b.n	80125ce <round+0x5a>
 80125fc:	000fffff 	.word	0x000fffff

08012600 <_init>:
 8012600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012602:	bf00      	nop
 8012604:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012606:	bc08      	pop	{r3}
 8012608:	469e      	mov	lr, r3
 801260a:	4770      	bx	lr

0801260c <_fini>:
 801260c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801260e:	bf00      	nop
 8012610:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012612:	bc08      	pop	{r3}
 8012614:	469e      	mov	lr, r3
 8012616:	4770      	bx	lr
