tst r0, r1
addge r2, r1, r3
rsb r1, r2, r3, ror 31
sub r0, r1, r0, lsl 31
