// Seed: 3918093302
module module_0 (
    output supply1 id_0,
    input tri id_1
);
  logic id_3;
  assign id_3 = id_1;
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    output tri id_2,
    input supply1 id_3,
    output supply0 id_4,
    input supply1 id_5,
    output wor id_6,
    output uwire id_7
);
  parameter id_9 = -1;
  assign id_1 = id_5;
  module_0 modCall_1 (
      id_0,
      id_3
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd32
) (
    output supply1 id_0,
    input tri0 _id_1,
    output tri id_2,
    input uwire id_3,
    inout tri0 id_4
);
  logic [1  ==  1  !==  id_1 : 1 'b0] id_6;
  bufif0 primCall (id_4, id_3, id_6);
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
