// Seed: 1146740167
module module_0 (
    output tri id_0,
    output wor id_1
);
  logic id_3;
  assign id_0 = id_3;
  module_2 modCall_1 (
      id_3,
      id_3
  );
  wire id_4;
  wire id_5;
  assign id_5 = id_3;
endmodule
module module_1 (
    input  uwire id_0,
    output tri   id_1,
    inout  wand  id_2
);
  always @(posedge id_2, posedge "" or posedge -1) $signed(99);
  ;
  assign id_1 = -1'h0;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  assign id_1 = 1;
  wire id_4;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout supply1 id_2;
  inout wire id_1;
  assign id_2 = id_2 ? id_2 : 1;
endmodule
