$date
	Sun Jun  8 23:02:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module controller_tb $end
$var wire 1 ! OP $end
$var wire 7 " B [6:0] $end
$var wire 7 # A [6:0] $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var parameter 3 & FINISH $end
$var parameter 3 ' START $end
$var parameter 3 ( TEST_NOT $end
$var parameter 3 ) TEST_SHR $end
$var reg 7 * A [6:0] $end
$var reg 7 + B [6:0] $end
$var reg 1 ! OP $end
$var reg 3 , nstate [2:0] $end
$var reg 3 - pstate [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 )
b1 (
b0 '
b11 &
$end
#0
$dumpvars
b0 -
b1 ,
b0 +
b0 *
1%
0$
b0 #
b0 "
0!
$end
#5
1$
#10
0$
0%
#15
b10 ,
b1010101 #
b1010101 *
b1 -
1$
#20
0$
#25
b11 ,
1!
b11 "
b11 +
b1100110 #
b1100110 *
b10 -
1$
#30
0$
#35
b0 ,
0!
b0 "
b0 +
b0 #
b0 *
b11 -
1$
#40
0$
#45
b1 ,
b0 -
1$
#50
0$
#55
b10 ,
b1010101 #
b1010101 *
b1 -
1$
#60
0$
#65
b11 ,
1!
b11 "
b11 +
b1100110 #
b1100110 *
b10 -
1$
#70
0$
#75
b0 ,
0!
b0 "
b0 +
b0 #
b0 *
b11 -
1$
#80
0$
#85
b1 ,
b0 -
1$
#90
0$
#95
b10 ,
b1010101 #
b1010101 *
b1 -
1$
#100
0$
#105
b11 ,
1!
b11 "
b11 +
b1100110 #
b1100110 *
b10 -
1$
#110
0$
