
---------- Begin Simulation Statistics ----------
final_tick                                73716248000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 450271                       # Simulator instruction rate (inst/s)
host_mem_usage                                8749056                       # Number of bytes of host memory used
host_op_rate                                   857650                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    15.55                       # Real time elapsed on the host
host_tick_rate                             4741697900                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7000001                       # Number of instructions simulated
sim_ops                                      13333321                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.073716                       # Number of seconds simulated
sim_ticks                                 73716248000                       # Number of ticks simulated
system.cpu.Branches                           1588286                       # Number of branches fetched
system.cpu.committedInsts                     7000001                       # Number of instructions committed
system.cpu.committedOps                      13333321                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1840323                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           299                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1000865                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           401                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     9071240                       # TLB accesses on write requests
system.cpu.itb.wrMisses                          2794                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         73716248                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   73716248                       # Number of busy cycles
system.cpu.num_cc_register_reads              7311326                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             4335754                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1185247                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  28924                       # Number of float alu accesses
system.cpu.num_fp_insts                         28924                       # number of float instructions
system.cpu.num_fp_register_reads                35743                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               12568                       # number of times the floating registers were written
system.cpu.num_func_calls                      308785                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              13266640                       # Number of integer alu accesses
system.cpu.num_int_insts                     13266640                       # number of integer instructions
system.cpu.num_int_register_reads            26852616                       # number of times the integer registers were read
system.cpu.num_int_register_writes           10958051                       # number of times the integer registers were written
system.cpu.num_load_insts                     1839680                       # Number of load instructions
system.cpu.num_mem_refs                       2840171                       # number of memory refs
system.cpu.num_store_insts                    1000491                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 48817      0.37%      0.37% # Class of executed instruction
system.cpu.op_class::IntAlu                  10276891     77.08%     77.44% # Class of executed instruction
system.cpu.op_class::IntMult                    55506      0.42%     77.86% # Class of executed instruction
system.cpu.op_class::IntDiv                    101095      0.76%     78.62% # Class of executed instruction
system.cpu.op_class::FloatAdd                     167      0.00%     78.62% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     78.62% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     78.62% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     78.62% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     78.62% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     78.62% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     78.62% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     78.62% # Class of executed instruction
system.cpu.op_class::SimdAdd                       30      0.00%     78.62% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     78.62% # Class of executed instruction
system.cpu.op_class::SimdAlu                     4418      0.03%     78.65% # Class of executed instruction
system.cpu.op_class::SimdCmp                       30      0.00%     78.65% # Class of executed instruction
system.cpu.op_class::SimdCvt                     2448      0.02%     78.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                    3687      0.03%     78.70% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     78.70% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     78.70% # Class of executed instruction
system.cpu.op_class::SimdShift                     18      0.00%     78.70% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     78.70% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     78.70% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     78.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   5      0.00%     78.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     78.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     78.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                 166      0.00%     78.70% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   1      0.00%     78.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     78.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 56      0.00%     78.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     78.70% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  1      0.00%     78.70% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     78.70% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     78.70% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     78.70% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     78.70% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     78.70% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     78.70% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     78.70% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     78.70% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     78.70% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     78.70% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     78.70% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     78.70% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     78.70% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     78.70% # Class of executed instruction
system.cpu.op_class::MemRead                  1835770     13.77%     92.47% # Class of executed instruction
system.cpu.op_class::MemWrite                  986679      7.40%     99.87% # Class of executed instruction
system.cpu.op_class::FloatMemRead                3910      0.03%     99.90% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              13812      0.10%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   13333507                       # Class of executed instruction
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests       238832                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops       207321                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         476961                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops           207321                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        44264                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         95795                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              41041                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5138                       # Transaction distribution
system.membus.trans_dist::CleanEvict            39126                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10490                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10490                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41041                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave       147326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total       147326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 147326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave      3626816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total      3626816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3626816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             51531                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   51531    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               51531                       # Request fanout histogram
system.membus.reqLayer0.occupancy           116347000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy          277131250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  73716248000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          8904469                       # number of demand (read+write) hits
system.icache.demand_hits::total              8904469                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         8904469                       # number of overall hits
system.icache.overall_hits::total             8904469                       # number of overall hits
system.icache.demand_misses::.cpu.inst         166771                       # number of demand (read+write) misses
system.icache.demand_misses::total             166771                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst        166771                       # number of overall misses
system.icache.overall_misses::total            166771                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst  36164119000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total  36164119000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst  36164119000                       # number of overall miss cycles
system.icache.overall_miss_latency::total  36164119000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      9071240                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          9071240                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      9071240                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         9071240                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.018385                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.018385                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.018385                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.018385                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 216848.966547                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 216848.966547                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 216848.966547                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 216848.966547                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst       166771                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total        166771                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst       166771                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total       166771                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst  35830577000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total  35830577000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst  35830577000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total  35830577000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.018385                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.018385                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.018385                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.018385                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 214848.966547                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 214848.966547                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 214848.966547                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 214848.966547                       # average overall mshr miss latency
system.icache.replacements                     166259                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         8904469                       # number of ReadReq hits
system.icache.ReadReq_hits::total             8904469                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst        166771                       # number of ReadReq misses
system.icache.ReadReq_misses::total            166771                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst  36164119000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total  36164119000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      9071240                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         9071240                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.018385                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.018385                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 216848.966547                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 216848.966547                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst       166771                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total       166771                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst  35830577000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total  35830577000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018385                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.018385                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 214848.966547                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 214848.966547                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  73716248000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               506.490340                       # Cycle average of tags in use
system.icache.tags.total_refs                 9071240                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                166771                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 54.393390                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   506.490340                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.989239                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.989239                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          483                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               9238011                       # Number of tag accesses
system.icache.tags.data_accesses              9238011                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  73716248000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  73716248000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst         2397760                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          900224                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             3297984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst      2397760                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total        2397760                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks       328832                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           328832                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst            37465                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            14066                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                51531                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          5138                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                5138                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           32526886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           12212016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               44738902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      32526886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          32526886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         4460780                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               4460780                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         4460780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          32526886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          12212016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              49199683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples      5132.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples     37465.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     13950.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.010299572750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds           284                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds           284                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               126888                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                4838                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        51531                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        5138                       # Number of write requests accepted
system.mem_ctrl.readBursts                      51531                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      5138                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                     116                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               1272                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1232                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1354                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1233                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1165                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1432                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1312                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1401                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               5542                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               6230                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              1232                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              2209                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              5174                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13             17402                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              2260                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               965                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                312                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                274                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                325                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                315                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                268                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                380                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                361                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                398                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                313                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                412                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               244                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               327                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               210                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               392                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14               339                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15               243                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       22.20                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     644841750                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   257075000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat               1608873000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      12541.90                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 31291.90                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     27739                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     4008                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  53.95                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 78.10                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  51531                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  5138                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    51407                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     285                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     285                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     285                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     285                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     284                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     284                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     284                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     284                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     284                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     284                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     284                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     284                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     284                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     284                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     285                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     284                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     284                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     284                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        24780                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     145.993866                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    118.847023                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    113.597717                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127         10227     41.27%     41.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255        10571     42.66%     83.93% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         2840     11.46%     95.39% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          721      2.91%     98.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          144      0.58%     98.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          157      0.63%     99.52% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           21      0.08%     99.60% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           24      0.10%     99.70% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           75      0.30%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         24780                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          284                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      180.616197                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      88.427325                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     409.429928                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255            236     83.10%     83.10% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511           33     11.62%     94.72% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-767            7      2.46%     97.18% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::768-1023            5      1.76%     98.94% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1024-1279            1      0.35%     99.30% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2816-3071            1      0.35%     99.65% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::5632-5887            1      0.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            284                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          284                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       18.003521                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      18.003427                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.059339                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               283     99.65%     99.65% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 1      0.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            284                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 3290560                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     7424                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   327232                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  3297984                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                328832                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         44.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          4.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      44.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       4.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.38                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.35                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.03                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    73714674000                       # Total gap between requests
system.mem_ctrl.avgGap                     1300793.63                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst      2397760                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       892800                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks       327232                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 32526886.067234460264                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 12111305.502146555111                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 4439075.629568124190                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst        37465                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        14066                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks         5138                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst   1157304750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    451568250                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 1551835499250                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     30890.29                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     32103.53                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 302031043.06                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     56.14                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy             138723060                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              73729260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy            292839960                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy            12945600                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      5818796880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy       25491477300                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        6840532320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         38669044380                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         524.566095                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  17535614250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   2461420000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  53719213750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              38213280                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              20310840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             74263140                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy            13744260                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      5818796880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        8919647850                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       20795757120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         35680733370                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         484.028072                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  53975514500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   2461420000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  17279313500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  73716248000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           54427                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           32031                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               86458                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          54427                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          32031                       # number of overall hits
system.l2cache.overall_hits::total              86458                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst        112344                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         39327                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            151671                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst       112344                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        39327                       # number of overall misses
system.l2cache.overall_misses::total           151671                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst  34186889000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  13034068000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  47220957000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst  34186889000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  13034068000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  47220957000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst       166771                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        71358                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          238129                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst       166771                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        71358                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         238129                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.673642                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.551123                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.636928                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.673642                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.551123                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.636928                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 304305.427971                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 331427.975691                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 311338.073857                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 304305.427971                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 331427.975691                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 311338.073857                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          29163                       # number of writebacks
system.l2cache.writebacks::total                29163                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst       112344                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        39327                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       151671                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst       112344                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        39327                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       151671                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst  31940009000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  12247528000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  44187537000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst  31940009000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  12247528000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  44187537000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.673642                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.551123                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.636928                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.673642                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.551123                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.636928                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 284305.427971                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 311427.975691                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 291338.073857                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 284305.427971                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 311427.975691                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 291338.073857                       # average overall mshr miss latency
system.l2cache.replacements                    178788                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        43628                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        43628                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        43628                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        43628                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks       114164                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total       114164                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data          291                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total             291                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data         1436                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total          1436                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data     17029000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     17029000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data         1727                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total         1727                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.831500                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.831500                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data 11858.635097                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 11858.635097                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data         1436                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total         1436                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data    111712000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total    111712000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.831500                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.831500                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data 77793.871866                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 77793.871866                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data         9674                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             9674                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        13653                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          13653                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   7969459000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   7969459000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        23327                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        23327                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.585287                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.585287                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 583714.861203                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 583714.861203                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        13653                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        13653                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   7696399000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   7696399000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.585287                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.585287                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 563714.861203                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 563714.861203                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        54427                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        22357                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        76784                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst       112344                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        25674                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total       138018                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst  34186889000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   5064609000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  39251498000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst       166771                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        48031                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       214802                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.673642                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.534530                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.642536                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 304305.427971                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 197266.066838                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 284394.050051                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst       112344                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        25674                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total       138018                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst  31940009000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   4551129000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  36491138000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.673642                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.534530                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.642536                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 284305.427971                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 177266.066838                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 264394.050051                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  73716248000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1011.703755                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 361485                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               179812                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.010350                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   211.191768                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   237.528005                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   562.983981                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.206242                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.231961                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.549789                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.987992                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          585                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          357                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               656773                       # Number of tag accesses
system.l2cache.tags.data_accesses              656773                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  73716248000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst            73976                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data            22476                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                96452                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst           73976                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data           22476                       # number of overall hits
system.l3Dram.overall_hits::total               96452                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst          38368                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data          16850                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total              55218                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst         38368                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data         16850                       # number of overall misses
system.l3Dram.overall_misses::total             55218                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst  25808009000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data  10272778000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total  36080787000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst  25808009000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data  10272778000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total  36080787000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst       112344                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data        39326                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total           151670                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst       112344                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data        39326                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total          151670                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.341522                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.428470                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.364067                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.341522                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.428470                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.364067                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 672644.104462                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 609660.415430                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 653424.372487                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 672644.104462                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 609660.415430                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 653424.372487                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs            790                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     3                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs   263.333333                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks           10360                       # number of writebacks
system.l3Dram.writebacks::total                 10360                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst        38368                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data        16850                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total         55218                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst        38368                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data        16850                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total        55218                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst  23851241000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data   9413428000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total  33264669000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst  23851241000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data   9413428000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total  33264669000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.341522                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.428470                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.364067                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.341522                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.428470                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.364067                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 621644.104462                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 558660.415430                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 602424.372487                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 621644.104462                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 558660.415430                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 602424.372487                       # average overall mshr miss latency
system.l3Dram.replacements                      56569                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks        29163                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total        29163                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks        29163                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total        29163                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks        33055                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total        33055                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data         1394                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total             1394                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_misses::.cpu.data           43                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_misses::total             43                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_accesses::.cpu.data         1437                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total         1437                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_miss_rate::.cpu.data     0.029923                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_miss_rate::total     0.029923                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_misses::.cpu.data           43                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_misses::total           43                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_miss_latency::.cpu.data      7795000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_latency::total      7795000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_rate::.cpu.data     0.029923                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_miss_rate::total     0.029923                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::.cpu.data 181279.069767                       # average UpgradeReq mshr miss latency
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::total 181279.069767                       # average UpgradeReq mshr miss latency
system.l3Dram.ReadExReq_hits::.cpu.data          2728                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total              2728                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data        10924                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total           10924                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data   7269107000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total   7269107000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data        13652                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total         13652                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.800176                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.800176                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 665425.393629                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 665425.393629                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data        10924                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total        10924                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data   6711983000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total   6711983000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.800176                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.800176                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 614425.393629                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 614425.393629                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst        73976                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data        19748                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total         93724                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst        38368                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data         5926                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total        44294                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst  25808009000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data   3003671000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total  28811680000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst       112344                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data        25674                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total       138018                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.341522                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.230817                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.320929                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 672644.104462                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 506863.145461                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 650464.622748                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst        38368                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data         5926                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total        44294                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst  23851241000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data   2701445000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total  26552686000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.341522                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.230817                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.320929                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 621644.104462                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 455863.145461                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 599464.622748                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  73716248000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              3760.186325                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                  282202                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                 60665                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  4.651809                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks   281.492622                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst   619.364730                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  2859.328973                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.068724                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.151212                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.698078                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.918014                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          439                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         2218                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         1390                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                376249                       # Number of tag accesses
system.l3Dram.tags.data_accesses               376249                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  73716248000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          2767760                       # number of demand (read+write) hits
system.dcache.demand_hits::total              2767760                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         2767903                       # number of overall hits
system.dcache.overall_hits::total             2767903                       # number of overall hits
system.dcache.demand_misses::.cpu.data          73013                       # number of demand (read+write) misses
system.dcache.demand_misses::total              73013                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         73098                       # number of overall misses
system.dcache.overall_misses::total             73098                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data  14207207000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total  14207207000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data  14207207000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total  14207207000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      2840773                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          2840773                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      2841001                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         2841001                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.025702                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.025702                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.025730                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.025730                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 194584.621917                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 194584.621917                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 194358.354538                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 194358.354538                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs           1242                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                    13                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs    95.538462                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           43628                       # number of writebacks
system.dcache.writebacks::total                 43628                       # number of writebacks
system.dcache.demand_mshr_hits::.cpu.data           15                       # number of demand (read+write) MSHR hits
system.dcache.demand_mshr_hits::total              15                       # number of demand (read+write) MSHR hits
system.dcache.overall_mshr_hits::.cpu.data           15                       # number of overall MSHR hits
system.dcache.overall_mshr_hits::total             15                       # number of overall MSHR hits
system.dcache.demand_mshr_misses::.cpu.data        72998                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         72998                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        73083                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        73083                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data  14057487000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total  14057487000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data  14100941000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total  14100941000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.025697                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.025697                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.025724                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.025724                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 192573.591057                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 192573.591057                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 192944.200430                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 192944.200430                       # average overall mshr miss latency
system.dcache.replacements                      70846                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         1792149                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             1792149                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         47946                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             47946                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   5736339000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   5736339000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      1840095                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         1840095                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.026056                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.026056                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 119641.659367                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 119641.659367                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data        47946                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        47946                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   5640447000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   5640447000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.026056                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.026056                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 117641.659367                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 117641.659367                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         975611                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             975611                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data        25067                       # number of WriteReq misses
system.dcache.WriteReq_misses::total            25067                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data   8470868000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total   8470868000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      1000678                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        1000678                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.025050                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.025050                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 337929.070092                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 337929.070092                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_hits::.cpu.data           15                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_hits::total            15                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_misses::.cpu.data        25052                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total        25052                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data   8417040000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total   8417040000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025035                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.025035                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 335982.755868                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 335982.755868                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data           143                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total               143                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data           85                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total              85                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data          228                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total           228                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.372807                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.372807                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data           85                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total           85                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     43454000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total     43454000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.372807                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.372807                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 511223.529412                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 511223.529412                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  73716248000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               506.602013                       # Cycle average of tags in use
system.dcache.tags.total_refs                 2840986                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 71358                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 39.813139                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   506.602013                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.989457                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.989457                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          413                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               2912359                       # Number of tag accesses
system.dcache.tags.data_accesses              2912359                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  73716248000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst          903                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data         2784                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total           3687                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst          903                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data         2784                       # number of overall hits
system.DynamicCache.overall_hits::total          3687                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst        37465                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data        14066                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total        51531                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst        37465                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data        14066                       # number of overall misses
system.DynamicCache.overall_misses::total        51531                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst  21777083000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data   8192158000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total  29969241000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst  21777083000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data   8192158000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total  29969241000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst        38368                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data        16850                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total        55218                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst        38368                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data        16850                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total        55218                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.976465                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.834777                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.933228                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.976465                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.834777                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.933228                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 581264.727079                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 582408.502773                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 581576.934273                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 581264.727079                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 582408.502773                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 581576.934273                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs          247                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs    82.333333                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks         5138                       # number of writebacks
system.DynamicCache.writebacks::total            5138                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst        37465                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data        14066                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total        51531                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst        37465                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data        14066                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total        51531                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst  16906633000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data   6363578000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total  23270211000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst  16906633000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data   6363578000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total  23270211000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.976465                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.834777                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.933228                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.976465                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.834777                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.933228                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 451264.727079                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 452408.502773                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 451576.934273                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 451264.727079                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 452408.502773                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 451576.934273                       # average overall mshr miss latency
system.DynamicCache.replacements                57132                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks        10360                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total        10360                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks        10360                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total        10360                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks        38209                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total        38209                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.UpgradeReq_hits::.cpu.data           43                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_hits::total           43                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_accesses::.cpu.data           43                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_accesses::total           43                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.ReadExReq_hits::.cpu.data          434                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total          434                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data        10490                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total        10490                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data   6098439000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total   6098439000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data        10924                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total        10924                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.960271                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.960271                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 581357.387989                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 581357.387989                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data        10490                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total        10490                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data   4734739000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total   4734739000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.960271                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.960271                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 451357.387989                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 451357.387989                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst          903                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data         2350                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total         3253                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst        37465                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data         3576                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total        41041                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst  21777083000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data   2093719000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total  23870802000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst        38368                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data         5926                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total        44294                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.976465                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.603442                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.926559                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 581264.727079                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 585491.890380                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 581633.049877                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst        37465                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data         3576                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total        41041                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst  16906633000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data   1628839000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total  18535472000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.976465                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.603442                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.926559                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 451264.727079                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 455491.890380                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 451633.049877                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  73716248000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        3760.193549                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs             68070                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs           61228                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.111746                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks  1857.232062                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst   422.502808                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  1480.458678                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.453426                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.103150                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.361440                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.918016                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2          301                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         2340                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4         1442                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses          167507                       # Number of tag accesses
system.DynamicCache.tags.data_accesses         167507                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  73716248000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              214802                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         88289                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict            432059                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq              1727                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp             1727                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq              23327                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp             23327                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         214802                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       217016                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       499801                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  716817                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      7359104                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side     10673344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 18032448                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                            283243                       # Total snoops (count)
system.l2bar.snoopTraffic                     2858304                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples             523099                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.396332                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.489135                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                   315778     60.37%     60.37% # Request fanout histogram
system.l2bar.snoop_fanout::1                   207321     39.63%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total               523099                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy            564217000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.8                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy           500313000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           215801000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  73716248000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  73716248000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  73716248000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  73716248000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
