Classic Timing Analyzer report for rs232
Tue May 17 12:59:32 2016
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                   ;
+------------------------------+-------+---------------+----------------------------------+--------------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From         ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.701 ns                         ; rx           ; cycle[22] ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 13.105 ns                        ; mode[1]~reg0 ; mode[1]   ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.125 ns                         ; rx           ; recieve   ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 154.27 MHz ( period = 6.482 ns ) ; n_bit[2]     ; buf[2][6] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;              ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------+-----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; rx              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From       ; To           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 154.27 MHz ( period = 6.482 ns )                    ; n_bit[2]   ; buf[2][6]    ; clock      ; clock    ; None                        ; None                      ; 3.001 ns                ;
; N/A                                     ; 172.29 MHz ( period = 5.804 ns )                    ; n_bit[1]   ; buf[2][5]    ; clock      ; clock    ; None                        ; None                      ; 2.662 ns                ;
; N/A                                     ; 173.01 MHz ( period = 5.780 ns )                    ; state.drx  ; buf[2][6]    ; clock      ; clock    ; None                        ; None                      ; 2.650 ns                ;
; N/A                                     ; 175.25 MHz ( period = 5.706 ns )                    ; n_bit[2]   ; buf[2][7]    ; clock      ; clock    ; None                        ; None                      ; 2.613 ns                ;
; N/A                                     ; 175.56 MHz ( period = 5.696 ns )                    ; n_bit[2]   ; buf[2][5]    ; clock      ; clock    ; None                        ; None                      ; 2.608 ns                ;
; N/A                                     ; 177.12 MHz ( period = 5.646 ns )                    ; state.stop ; sent         ; clock      ; clock    ; None                        ; None                      ; 0.832 ns                ;
; N/A                                     ; 179.18 MHz ( period = 5.581 ns )                    ; n_byte[0]  ; buf[2][6]    ; clock      ; clock    ; None                        ; None                      ; 3.212 ns                ;
; N/A                                     ; 179.69 MHz ( period = 5.565 ns )                    ; n_byte[1]  ; buf[2][6]    ; clock      ; clock    ; None                        ; None                      ; 3.196 ns                ;
; N/A                                     ; 180.34 MHz ( period = 5.545 ns )                    ; n_byte[4]  ; mode[0]~reg0 ; clock      ; clock    ; None                        ; None                      ; 3.177 ns                ;
; N/A                                     ; 180.34 MHz ( period = 5.545 ns )                    ; n_byte[4]  ; mode[1]~reg0 ; clock      ; clock    ; None                        ; None                      ; 3.177 ns                ;
; N/A                                     ; 180.34 MHz ( period = 5.545 ns )                    ; n_byte[4]  ; mode[2]~reg0 ; clock      ; clock    ; None                        ; None                      ; 3.177 ns                ;
; N/A                                     ; 181.88 MHz ( period = 5.498 ns )                    ; state.stop ; mode[0]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.510 ns                ;
; N/A                                     ; 181.88 MHz ( period = 5.498 ns )                    ; state.stop ; mode[1]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.510 ns                ;
; N/A                                     ; 181.88 MHz ( period = 5.498 ns )                    ; state.stop ; mode[2]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.510 ns                ;
; N/A                                     ; 189.83 MHz ( period = 5.268 ns )                    ; n_byte[5]  ; mode[0]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.900 ns                ;
; N/A                                     ; 189.83 MHz ( period = 5.268 ns )                    ; n_byte[5]  ; mode[1]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.900 ns                ;
; N/A                                     ; 189.83 MHz ( period = 5.268 ns )                    ; n_byte[5]  ; mode[2]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.900 ns                ;
; N/A                                     ; 190.95 MHz ( period = 5.237 ns )                    ; n_byte[6]  ; mode[0]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 190.95 MHz ( period = 5.237 ns )                    ; n_byte[6]  ; mode[1]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 190.95 MHz ( period = 5.237 ns )                    ; n_byte[6]  ; mode[2]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 192.27 MHz ( period = 5.201 ns )                    ; n_byte[2]  ; mode[0]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; 192.27 MHz ( period = 5.201 ns )                    ; n_byte[2]  ; mode[1]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; 192.27 MHz ( period = 5.201 ns )                    ; n_byte[2]  ; mode[2]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; 192.57 MHz ( period = 5.193 ns )                    ; n_byte[0]  ; buf[2][7]    ; clock      ; clock    ; None                        ; None                      ; 2.824 ns                ;
; N/A                                     ; 192.75 MHz ( period = 5.188 ns )                    ; n_byte[0]  ; buf[2][5]    ; clock      ; clock    ; None                        ; None                      ; 2.819 ns                ;
; N/A                                     ; 193.16 MHz ( period = 5.177 ns )                    ; n_byte[1]  ; buf[2][7]    ; clock      ; clock    ; None                        ; None                      ; 2.808 ns                ;
; N/A                                     ; 193.35 MHz ( period = 5.172 ns )                    ; n_byte[1]  ; buf[2][5]    ; clock      ; clock    ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; 194.36 MHz ( period = 5.145 ns )                    ; cycle[20]  ; cycle[27]    ; clock      ; clock    ; None                        ; None                      ; 4.906 ns                ;
; N/A                                     ; 194.36 MHz ( period = 5.145 ns )                    ; cycle[20]  ; cycle[30]    ; clock      ; clock    ; None                        ; None                      ; 4.906 ns                ;
; N/A                                     ; 194.36 MHz ( period = 5.145 ns )                    ; cycle[20]  ; cycle[28]    ; clock      ; clock    ; None                        ; None                      ; 4.906 ns                ;
; N/A                                     ; 194.36 MHz ( period = 5.145 ns )                    ; cycle[20]  ; cycle[29]    ; clock      ; clock    ; None                        ; None                      ; 4.906 ns                ;
; N/A                                     ; 194.36 MHz ( period = 5.145 ns )                    ; cycle[20]  ; cycle[24]    ; clock      ; clock    ; None                        ; None                      ; 4.906 ns                ;
; N/A                                     ; 194.36 MHz ( period = 5.145 ns )                    ; cycle[20]  ; cycle[26]    ; clock      ; clock    ; None                        ; None                      ; 4.906 ns                ;
; N/A                                     ; 194.36 MHz ( period = 5.145 ns )                    ; cycle[20]  ; cycle[23]    ; clock      ; clock    ; None                        ; None                      ; 4.906 ns                ;
; N/A                                     ; 194.36 MHz ( period = 5.145 ns )                    ; cycle[20]  ; cycle[25]    ; clock      ; clock    ; None                        ; None                      ; 4.906 ns                ;
; N/A                                     ; 194.36 MHz ( period = 5.145 ns )                    ; cycle[20]  ; cycle[18]    ; clock      ; clock    ; None                        ; None                      ; 4.906 ns                ;
; N/A                                     ; 194.36 MHz ( period = 5.145 ns )                    ; cycle[20]  ; cycle[17]    ; clock      ; clock    ; None                        ; None                      ; 4.906 ns                ;
; N/A                                     ; 194.36 MHz ( period = 5.145 ns )                    ; cycle[20]  ; cycle[15]    ; clock      ; clock    ; None                        ; None                      ; 4.906 ns                ;
; N/A                                     ; 194.36 MHz ( period = 5.145 ns )                    ; cycle[20]  ; cycle[16]    ; clock      ; clock    ; None                        ; None                      ; 4.906 ns                ;
; N/A                                     ; 194.36 MHz ( period = 5.145 ns )                    ; cycle[20]  ; cycle[20]    ; clock      ; clock    ; None                        ; None                      ; 4.906 ns                ;
; N/A                                     ; 194.36 MHz ( period = 5.145 ns )                    ; cycle[20]  ; cycle[21]    ; clock      ; clock    ; None                        ; None                      ; 4.906 ns                ;
; N/A                                     ; 194.36 MHz ( period = 5.145 ns )                    ; cycle[20]  ; cycle[19]    ; clock      ; clock    ; None                        ; None                      ; 4.906 ns                ;
; N/A                                     ; 194.36 MHz ( period = 5.145 ns )                    ; cycle[20]  ; cycle[22]    ; clock      ; clock    ; None                        ; None                      ; 4.906 ns                ;
; N/A                                     ; 194.48 MHz ( period = 5.142 ns )                    ; n_byte[0]  ; mode[0]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.774 ns                ;
; N/A                                     ; 194.48 MHz ( period = 5.142 ns )                    ; n_byte[0]  ; mode[1]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.774 ns                ;
; N/A                                     ; 194.48 MHz ( period = 5.142 ns )                    ; n_byte[0]  ; mode[2]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.774 ns                ;
; N/A                                     ; 194.59 MHz ( period = 5.139 ns )                    ; cycle[21]  ; cycle[27]    ; clock      ; clock    ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 194.59 MHz ( period = 5.139 ns )                    ; cycle[21]  ; cycle[30]    ; clock      ; clock    ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 194.59 MHz ( period = 5.139 ns )                    ; cycle[21]  ; cycle[28]    ; clock      ; clock    ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 194.59 MHz ( period = 5.139 ns )                    ; cycle[21]  ; cycle[29]    ; clock      ; clock    ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 194.59 MHz ( period = 5.139 ns )                    ; cycle[21]  ; cycle[24]    ; clock      ; clock    ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 194.59 MHz ( period = 5.139 ns )                    ; cycle[21]  ; cycle[26]    ; clock      ; clock    ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 194.59 MHz ( period = 5.139 ns )                    ; cycle[21]  ; cycle[23]    ; clock      ; clock    ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 194.59 MHz ( period = 5.139 ns )                    ; cycle[21]  ; cycle[25]    ; clock      ; clock    ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 194.59 MHz ( period = 5.139 ns )                    ; cycle[21]  ; cycle[18]    ; clock      ; clock    ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 194.59 MHz ( period = 5.139 ns )                    ; cycle[21]  ; cycle[17]    ; clock      ; clock    ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 194.59 MHz ( period = 5.139 ns )                    ; cycle[21]  ; cycle[15]    ; clock      ; clock    ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 194.59 MHz ( period = 5.139 ns )                    ; cycle[21]  ; cycle[16]    ; clock      ; clock    ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 194.59 MHz ( period = 5.139 ns )                    ; cycle[21]  ; cycle[20]    ; clock      ; clock    ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 194.59 MHz ( period = 5.139 ns )                    ; cycle[21]  ; cycle[21]    ; clock      ; clock    ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 194.59 MHz ( period = 5.139 ns )                    ; cycle[21]  ; cycle[19]    ; clock      ; clock    ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 194.59 MHz ( period = 5.139 ns )                    ; cycle[21]  ; cycle[22]    ; clock      ; clock    ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 194.78 MHz ( period = 5.134 ns )                    ; n_bit[1]   ; buf[2][6]    ; clock      ; clock    ; None                        ; None                      ; 2.327 ns                ;
; N/A                                     ; 194.97 MHz ( period = 5.129 ns )                    ; n_byte[3]  ; mode[0]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.761 ns                ;
; N/A                                     ; 194.97 MHz ( period = 5.129 ns )                    ; n_byte[3]  ; mode[1]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.761 ns                ;
; N/A                                     ; 194.97 MHz ( period = 5.129 ns )                    ; n_byte[3]  ; mode[2]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.761 ns                ;
; N/A                                     ; 195.73 MHz ( period = 5.109 ns )                    ; n_byte[1]  ; mode[0]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.741 ns                ;
; N/A                                     ; 195.73 MHz ( period = 5.109 ns )                    ; n_byte[1]  ; mode[1]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.741 ns                ;
; N/A                                     ; 195.73 MHz ( period = 5.109 ns )                    ; n_byte[1]  ; mode[2]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.741 ns                ;
; N/A                                     ; 199.84 MHz ( period = 5.004 ns )                    ; cycle[15]  ; cycle[27]    ; clock      ; clock    ; None                        ; None                      ; 4.765 ns                ;
; N/A                                     ; 199.84 MHz ( period = 5.004 ns )                    ; cycle[15]  ; cycle[30]    ; clock      ; clock    ; None                        ; None                      ; 4.765 ns                ;
; N/A                                     ; 199.84 MHz ( period = 5.004 ns )                    ; cycle[15]  ; cycle[28]    ; clock      ; clock    ; None                        ; None                      ; 4.765 ns                ;
; N/A                                     ; 199.84 MHz ( period = 5.004 ns )                    ; cycle[15]  ; cycle[29]    ; clock      ; clock    ; None                        ; None                      ; 4.765 ns                ;
; N/A                                     ; 199.84 MHz ( period = 5.004 ns )                    ; cycle[15]  ; cycle[24]    ; clock      ; clock    ; None                        ; None                      ; 4.765 ns                ;
; N/A                                     ; 199.84 MHz ( period = 5.004 ns )                    ; cycle[15]  ; cycle[26]    ; clock      ; clock    ; None                        ; None                      ; 4.765 ns                ;
; N/A                                     ; 199.84 MHz ( period = 5.004 ns )                    ; cycle[15]  ; cycle[23]    ; clock      ; clock    ; None                        ; None                      ; 4.765 ns                ;
; N/A                                     ; 199.84 MHz ( period = 5.004 ns )                    ; cycle[15]  ; cycle[25]    ; clock      ; clock    ; None                        ; None                      ; 4.765 ns                ;
; N/A                                     ; 199.84 MHz ( period = 5.004 ns )                    ; cycle[15]  ; cycle[18]    ; clock      ; clock    ; None                        ; None                      ; 4.765 ns                ;
; N/A                                     ; 199.84 MHz ( period = 5.004 ns )                    ; cycle[15]  ; cycle[17]    ; clock      ; clock    ; None                        ; None                      ; 4.765 ns                ;
; N/A                                     ; 199.84 MHz ( period = 5.004 ns )                    ; cycle[15]  ; cycle[15]    ; clock      ; clock    ; None                        ; None                      ; 4.765 ns                ;
; N/A                                     ; 199.84 MHz ( period = 5.004 ns )                    ; cycle[15]  ; cycle[16]    ; clock      ; clock    ; None                        ; None                      ; 4.765 ns                ;
; N/A                                     ; 199.84 MHz ( period = 5.004 ns )                    ; cycle[15]  ; cycle[20]    ; clock      ; clock    ; None                        ; None                      ; 4.765 ns                ;
; N/A                                     ; 199.84 MHz ( period = 5.004 ns )                    ; cycle[15]  ; cycle[21]    ; clock      ; clock    ; None                        ; None                      ; 4.765 ns                ;
; N/A                                     ; 199.84 MHz ( period = 5.004 ns )                    ; cycle[15]  ; cycle[19]    ; clock      ; clock    ; None                        ; None                      ; 4.765 ns                ;
; N/A                                     ; 199.84 MHz ( period = 5.004 ns )                    ; cycle[15]  ; cycle[22]    ; clock      ; clock    ; None                        ; None                      ; 4.765 ns                ;
; N/A                                     ; 199.84 MHz ( period = 5.004 ns )                    ; state.drx  ; buf[2][7]    ; clock      ; clock    ; None                        ; None                      ; 2.262 ns                ;
; N/A                                     ; 200.24 MHz ( period = 4.994 ns )                    ; state.drx  ; buf[2][5]    ; clock      ; clock    ; None                        ; None                      ; 2.257 ns                ;
; N/A                                     ; 201.21 MHz ( period = 4.970 ns )                    ; n_bit[0]   ; buf[2][5]    ; clock      ; clock    ; None                        ; None                      ; 2.245 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; cycle[7]   ; cycle[27]    ; clock      ; clock    ; None                        ; None                      ; 4.676 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; cycle[7]   ; cycle[30]    ; clock      ; clock    ; None                        ; None                      ; 4.676 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; cycle[7]   ; cycle[28]    ; clock      ; clock    ; None                        ; None                      ; 4.676 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; cycle[7]   ; cycle[29]    ; clock      ; clock    ; None                        ; None                      ; 4.676 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; cycle[7]   ; cycle[24]    ; clock      ; clock    ; None                        ; None                      ; 4.676 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; cycle[7]   ; cycle[26]    ; clock      ; clock    ; None                        ; None                      ; 4.676 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; cycle[7]   ; cycle[23]    ; clock      ; clock    ; None                        ; None                      ; 4.676 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; cycle[7]   ; cycle[25]    ; clock      ; clock    ; None                        ; None                      ; 4.676 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; cycle[7]   ; cycle[18]    ; clock      ; clock    ; None                        ; None                      ; 4.676 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; cycle[7]   ; cycle[17]    ; clock      ; clock    ; None                        ; None                      ; 4.676 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; cycle[7]   ; cycle[15]    ; clock      ; clock    ; None                        ; None                      ; 4.676 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; cycle[7]   ; cycle[16]    ; clock      ; clock    ; None                        ; None                      ; 4.676 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; cycle[7]   ; cycle[20]    ; clock      ; clock    ; None                        ; None                      ; 4.676 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; cycle[7]   ; cycle[21]    ; clock      ; clock    ; None                        ; None                      ; 4.676 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; cycle[7]   ; cycle[19]    ; clock      ; clock    ; None                        ; None                      ; 4.676 ns                ;
; N/A                                     ; 203.50 MHz ( period = 4.914 ns )                    ; cycle[7]   ; cycle[22]    ; clock      ; clock    ; None                        ; None                      ; 4.676 ns                ;
; N/A                                     ; 203.96 MHz ( period = 4.903 ns )                    ; cycle[19]  ; cycle[27]    ; clock      ; clock    ; None                        ; None                      ; 4.664 ns                ;
; N/A                                     ; 203.96 MHz ( period = 4.903 ns )                    ; cycle[19]  ; cycle[30]    ; clock      ; clock    ; None                        ; None                      ; 4.664 ns                ;
; N/A                                     ; 203.96 MHz ( period = 4.903 ns )                    ; cycle[19]  ; cycle[28]    ; clock      ; clock    ; None                        ; None                      ; 4.664 ns                ;
; N/A                                     ; 203.96 MHz ( period = 4.903 ns )                    ; cycle[19]  ; cycle[29]    ; clock      ; clock    ; None                        ; None                      ; 4.664 ns                ;
; N/A                                     ; 203.96 MHz ( period = 4.903 ns )                    ; cycle[19]  ; cycle[24]    ; clock      ; clock    ; None                        ; None                      ; 4.664 ns                ;
; N/A                                     ; 203.96 MHz ( period = 4.903 ns )                    ; cycle[19]  ; cycle[26]    ; clock      ; clock    ; None                        ; None                      ; 4.664 ns                ;
; N/A                                     ; 203.96 MHz ( period = 4.903 ns )                    ; cycle[19]  ; cycle[23]    ; clock      ; clock    ; None                        ; None                      ; 4.664 ns                ;
; N/A                                     ; 203.96 MHz ( period = 4.903 ns )                    ; cycle[19]  ; cycle[25]    ; clock      ; clock    ; None                        ; None                      ; 4.664 ns                ;
; N/A                                     ; 203.96 MHz ( period = 4.903 ns )                    ; cycle[19]  ; cycle[18]    ; clock      ; clock    ; None                        ; None                      ; 4.664 ns                ;
; N/A                                     ; 203.96 MHz ( period = 4.903 ns )                    ; cycle[19]  ; cycle[17]    ; clock      ; clock    ; None                        ; None                      ; 4.664 ns                ;
; N/A                                     ; 203.96 MHz ( period = 4.903 ns )                    ; cycle[19]  ; cycle[15]    ; clock      ; clock    ; None                        ; None                      ; 4.664 ns                ;
; N/A                                     ; 203.96 MHz ( period = 4.903 ns )                    ; cycle[19]  ; cycle[16]    ; clock      ; clock    ; None                        ; None                      ; 4.664 ns                ;
; N/A                                     ; 203.96 MHz ( period = 4.903 ns )                    ; cycle[19]  ; cycle[20]    ; clock      ; clock    ; None                        ; None                      ; 4.664 ns                ;
; N/A                                     ; 203.96 MHz ( period = 4.903 ns )                    ; cycle[19]  ; cycle[21]    ; clock      ; clock    ; None                        ; None                      ; 4.664 ns                ;
; N/A                                     ; 203.96 MHz ( period = 4.903 ns )                    ; cycle[19]  ; cycle[19]    ; clock      ; clock    ; None                        ; None                      ; 4.664 ns                ;
; N/A                                     ; 203.96 MHz ( period = 4.903 ns )                    ; cycle[19]  ; cycle[22]    ; clock      ; clock    ; None                        ; None                      ; 4.664 ns                ;
; N/A                                     ; 205.63 MHz ( period = 4.863 ns )                    ; cycle[16]  ; cycle[27]    ; clock      ; clock    ; None                        ; None                      ; 4.624 ns                ;
; N/A                                     ; 205.63 MHz ( period = 4.863 ns )                    ; cycle[16]  ; cycle[30]    ; clock      ; clock    ; None                        ; None                      ; 4.624 ns                ;
; N/A                                     ; 205.63 MHz ( period = 4.863 ns )                    ; cycle[16]  ; cycle[28]    ; clock      ; clock    ; None                        ; None                      ; 4.624 ns                ;
; N/A                                     ; 205.63 MHz ( period = 4.863 ns )                    ; cycle[16]  ; cycle[29]    ; clock      ; clock    ; None                        ; None                      ; 4.624 ns                ;
; N/A                                     ; 205.63 MHz ( period = 4.863 ns )                    ; cycle[16]  ; cycle[24]    ; clock      ; clock    ; None                        ; None                      ; 4.624 ns                ;
; N/A                                     ; 205.63 MHz ( period = 4.863 ns )                    ; cycle[16]  ; cycle[26]    ; clock      ; clock    ; None                        ; None                      ; 4.624 ns                ;
; N/A                                     ; 205.63 MHz ( period = 4.863 ns )                    ; cycle[16]  ; cycle[23]    ; clock      ; clock    ; None                        ; None                      ; 4.624 ns                ;
; N/A                                     ; 205.63 MHz ( period = 4.863 ns )                    ; cycle[16]  ; cycle[25]    ; clock      ; clock    ; None                        ; None                      ; 4.624 ns                ;
; N/A                                     ; 205.63 MHz ( period = 4.863 ns )                    ; cycle[16]  ; cycle[18]    ; clock      ; clock    ; None                        ; None                      ; 4.624 ns                ;
; N/A                                     ; 205.63 MHz ( period = 4.863 ns )                    ; cycle[16]  ; cycle[17]    ; clock      ; clock    ; None                        ; None                      ; 4.624 ns                ;
; N/A                                     ; 205.63 MHz ( period = 4.863 ns )                    ; cycle[16]  ; cycle[15]    ; clock      ; clock    ; None                        ; None                      ; 4.624 ns                ;
; N/A                                     ; 205.63 MHz ( period = 4.863 ns )                    ; cycle[16]  ; cycle[16]    ; clock      ; clock    ; None                        ; None                      ; 4.624 ns                ;
; N/A                                     ; 205.63 MHz ( period = 4.863 ns )                    ; cycle[16]  ; cycle[20]    ; clock      ; clock    ; None                        ; None                      ; 4.624 ns                ;
; N/A                                     ; 205.63 MHz ( period = 4.863 ns )                    ; cycle[16]  ; cycle[21]    ; clock      ; clock    ; None                        ; None                      ; 4.624 ns                ;
; N/A                                     ; 205.63 MHz ( period = 4.863 ns )                    ; cycle[16]  ; cycle[19]    ; clock      ; clock    ; None                        ; None                      ; 4.624 ns                ;
; N/A                                     ; 205.63 MHz ( period = 4.863 ns )                    ; cycle[16]  ; cycle[22]    ; clock      ; clock    ; None                        ; None                      ; 4.624 ns                ;
; N/A                                     ; 207.00 MHz ( period = 4.831 ns )                    ; cycle[20]  ; period       ; clock      ; clock    ; None                        ; None                      ; 4.590 ns                ;
; N/A                                     ; 207.25 MHz ( period = 4.825 ns )                    ; cycle[21]  ; period       ; clock      ; clock    ; None                        ; None                      ; 4.584 ns                ;
; N/A                                     ; 207.73 MHz ( period = 4.814 ns )                    ; cycle[22]  ; cycle[27]    ; clock      ; clock    ; None                        ; None                      ; 4.575 ns                ;
; N/A                                     ; 207.73 MHz ( period = 4.814 ns )                    ; cycle[22]  ; cycle[30]    ; clock      ; clock    ; None                        ; None                      ; 4.575 ns                ;
; N/A                                     ; 207.73 MHz ( period = 4.814 ns )                    ; cycle[22]  ; cycle[28]    ; clock      ; clock    ; None                        ; None                      ; 4.575 ns                ;
; N/A                                     ; 207.73 MHz ( period = 4.814 ns )                    ; cycle[22]  ; cycle[29]    ; clock      ; clock    ; None                        ; None                      ; 4.575 ns                ;
; N/A                                     ; 207.73 MHz ( period = 4.814 ns )                    ; cycle[22]  ; cycle[24]    ; clock      ; clock    ; None                        ; None                      ; 4.575 ns                ;
; N/A                                     ; 207.73 MHz ( period = 4.814 ns )                    ; cycle[22]  ; cycle[26]    ; clock      ; clock    ; None                        ; None                      ; 4.575 ns                ;
; N/A                                     ; 207.73 MHz ( period = 4.814 ns )                    ; cycle[22]  ; cycle[23]    ; clock      ; clock    ; None                        ; None                      ; 4.575 ns                ;
; N/A                                     ; 207.73 MHz ( period = 4.814 ns )                    ; cycle[22]  ; cycle[25]    ; clock      ; clock    ; None                        ; None                      ; 4.575 ns                ;
; N/A                                     ; 207.73 MHz ( period = 4.814 ns )                    ; cycle[22]  ; cycle[18]    ; clock      ; clock    ; None                        ; None                      ; 4.575 ns                ;
; N/A                                     ; 207.73 MHz ( period = 4.814 ns )                    ; cycle[22]  ; cycle[17]    ; clock      ; clock    ; None                        ; None                      ; 4.575 ns                ;
; N/A                                     ; 207.73 MHz ( period = 4.814 ns )                    ; cycle[22]  ; cycle[15]    ; clock      ; clock    ; None                        ; None                      ; 4.575 ns                ;
; N/A                                     ; 207.73 MHz ( period = 4.814 ns )                    ; cycle[22]  ; cycle[16]    ; clock      ; clock    ; None                        ; None                      ; 4.575 ns                ;
; N/A                                     ; 207.73 MHz ( period = 4.814 ns )                    ; cycle[22]  ; cycle[20]    ; clock      ; clock    ; None                        ; None                      ; 4.575 ns                ;
; N/A                                     ; 207.73 MHz ( period = 4.814 ns )                    ; cycle[22]  ; cycle[21]    ; clock      ; clock    ; None                        ; None                      ; 4.575 ns                ;
; N/A                                     ; 207.73 MHz ( period = 4.814 ns )                    ; cycle[22]  ; cycle[19]    ; clock      ; clock    ; None                        ; None                      ; 4.575 ns                ;
; N/A                                     ; 207.73 MHz ( period = 4.814 ns )                    ; cycle[22]  ; cycle[22]    ; clock      ; clock    ; None                        ; None                      ; 4.575 ns                ;
; N/A                                     ; 210.00 MHz ( period = 4.762 ns )                    ; n_bit[1]   ; buf[2][7]    ; clock      ; clock    ; None                        ; None                      ; 2.141 ns                ;
; N/A                                     ; 210.04 MHz ( period = 4.761 ns )                    ; cycle[30]  ; cycle[27]    ; clock      ; clock    ; None                        ; None                      ; 4.522 ns                ;
; N/A                                     ; 210.04 MHz ( period = 4.761 ns )                    ; cycle[30]  ; cycle[30]    ; clock      ; clock    ; None                        ; None                      ; 4.522 ns                ;
; N/A                                     ; 210.04 MHz ( period = 4.761 ns )                    ; cycle[30]  ; cycle[28]    ; clock      ; clock    ; None                        ; None                      ; 4.522 ns                ;
; N/A                                     ; 210.04 MHz ( period = 4.761 ns )                    ; cycle[30]  ; cycle[29]    ; clock      ; clock    ; None                        ; None                      ; 4.522 ns                ;
; N/A                                     ; 210.04 MHz ( period = 4.761 ns )                    ; cycle[30]  ; cycle[24]    ; clock      ; clock    ; None                        ; None                      ; 4.522 ns                ;
; N/A                                     ; 210.04 MHz ( period = 4.761 ns )                    ; cycle[30]  ; cycle[26]    ; clock      ; clock    ; None                        ; None                      ; 4.522 ns                ;
; N/A                                     ; 210.04 MHz ( period = 4.761 ns )                    ; cycle[30]  ; cycle[23]    ; clock      ; clock    ; None                        ; None                      ; 4.522 ns                ;
; N/A                                     ; 210.04 MHz ( period = 4.761 ns )                    ; cycle[30]  ; cycle[25]    ; clock      ; clock    ; None                        ; None                      ; 4.522 ns                ;
; N/A                                     ; 210.04 MHz ( period = 4.761 ns )                    ; cycle[30]  ; cycle[18]    ; clock      ; clock    ; None                        ; None                      ; 4.522 ns                ;
; N/A                                     ; 210.04 MHz ( period = 4.761 ns )                    ; cycle[30]  ; cycle[17]    ; clock      ; clock    ; None                        ; None                      ; 4.522 ns                ;
; N/A                                     ; 210.04 MHz ( period = 4.761 ns )                    ; cycle[30]  ; cycle[15]    ; clock      ; clock    ; None                        ; None                      ; 4.522 ns                ;
; N/A                                     ; 210.04 MHz ( period = 4.761 ns )                    ; cycle[30]  ; cycle[16]    ; clock      ; clock    ; None                        ; None                      ; 4.522 ns                ;
; N/A                                     ; 210.04 MHz ( period = 4.761 ns )                    ; cycle[30]  ; cycle[20]    ; clock      ; clock    ; None                        ; None                      ; 4.522 ns                ;
; N/A                                     ; 210.04 MHz ( period = 4.761 ns )                    ; cycle[30]  ; cycle[21]    ; clock      ; clock    ; None                        ; None                      ; 4.522 ns                ;
; N/A                                     ; 210.04 MHz ( period = 4.761 ns )                    ; cycle[30]  ; cycle[19]    ; clock      ; clock    ; None                        ; None                      ; 4.522 ns                ;
; N/A                                     ; 210.04 MHz ( period = 4.761 ns )                    ; cycle[30]  ; cycle[22]    ; clock      ; clock    ; None                        ; None                      ; 4.522 ns                ;
; N/A                                     ; 211.95 MHz ( period = 4.718 ns )                    ; cycle[18]  ; cycle[27]    ; clock      ; clock    ; None                        ; None                      ; 4.479 ns                ;
; N/A                                     ; 211.95 MHz ( period = 4.718 ns )                    ; cycle[18]  ; cycle[30]    ; clock      ; clock    ; None                        ; None                      ; 4.479 ns                ;
; N/A                                     ; 211.95 MHz ( period = 4.718 ns )                    ; cycle[18]  ; cycle[28]    ; clock      ; clock    ; None                        ; None                      ; 4.479 ns                ;
; N/A                                     ; 211.95 MHz ( period = 4.718 ns )                    ; cycle[18]  ; cycle[29]    ; clock      ; clock    ; None                        ; None                      ; 4.479 ns                ;
; N/A                                     ; 211.95 MHz ( period = 4.718 ns )                    ; cycle[18]  ; cycle[24]    ; clock      ; clock    ; None                        ; None                      ; 4.479 ns                ;
; N/A                                     ; 211.95 MHz ( period = 4.718 ns )                    ; cycle[18]  ; cycle[26]    ; clock      ; clock    ; None                        ; None                      ; 4.479 ns                ;
; N/A                                     ; 211.95 MHz ( period = 4.718 ns )                    ; cycle[18]  ; cycle[23]    ; clock      ; clock    ; None                        ; None                      ; 4.479 ns                ;
; N/A                                     ; 211.95 MHz ( period = 4.718 ns )                    ; cycle[18]  ; cycle[25]    ; clock      ; clock    ; None                        ; None                      ; 4.479 ns                ;
; N/A                                     ; 211.95 MHz ( period = 4.718 ns )                    ; cycle[18]  ; cycle[18]    ; clock      ; clock    ; None                        ; None                      ; 4.479 ns                ;
; N/A                                     ; 211.95 MHz ( period = 4.718 ns )                    ; cycle[18]  ; cycle[17]    ; clock      ; clock    ; None                        ; None                      ; 4.479 ns                ;
; N/A                                     ; 211.95 MHz ( period = 4.718 ns )                    ; cycle[18]  ; cycle[15]    ; clock      ; clock    ; None                        ; None                      ; 4.479 ns                ;
; N/A                                     ; 211.95 MHz ( period = 4.718 ns )                    ; cycle[18]  ; cycle[16]    ; clock      ; clock    ; None                        ; None                      ; 4.479 ns                ;
; N/A                                     ; 211.95 MHz ( period = 4.718 ns )                    ; cycle[18]  ; cycle[20]    ; clock      ; clock    ; None                        ; None                      ; 4.479 ns                ;
; N/A                                     ; 211.95 MHz ( period = 4.718 ns )                    ; cycle[18]  ; cycle[21]    ; clock      ; clock    ; None                        ; None                      ; 4.479 ns                ;
; N/A                                     ; 211.95 MHz ( period = 4.718 ns )                    ; cycle[18]  ; cycle[19]    ; clock      ; clock    ; None                        ; None                      ; 4.479 ns                ;
; N/A                                     ; 211.95 MHz ( period = 4.718 ns )                    ; cycle[18]  ; cycle[22]    ; clock      ; clock    ; None                        ; None                      ; 4.479 ns                ;
; N/A                                     ; 213.22 MHz ( period = 4.690 ns )                    ; cycle[15]  ; period       ; clock      ; clock    ; None                        ; None                      ; 4.449 ns                ;
; N/A                                     ; 213.63 MHz ( period = 4.681 ns )                    ; cycle[17]  ; cycle[29]    ; clock      ; clock    ; None                        ; None                      ; 4.442 ns                ;
; N/A                                     ; 213.63 MHz ( period = 4.681 ns )                    ; cycle[17]  ; cycle[24]    ; clock      ; clock    ; None                        ; None                      ; 4.442 ns                ;
; N/A                                     ; 213.63 MHz ( period = 4.681 ns )                    ; cycle[17]  ; cycle[26]    ; clock      ; clock    ; None                        ; None                      ; 4.442 ns                ;
; N/A                                     ; 213.63 MHz ( period = 4.681 ns )                    ; cycle[17]  ; cycle[23]    ; clock      ; clock    ; None                        ; None                      ; 4.442 ns                ;
; N/A                                     ; 213.63 MHz ( period = 4.681 ns )                    ; cycle[17]  ; cycle[25]    ; clock      ; clock    ; None                        ; None                      ; 4.442 ns                ;
; N/A                                     ; 213.63 MHz ( period = 4.681 ns )                    ; cycle[17]  ; cycle[18]    ; clock      ; clock    ; None                        ; None                      ; 4.442 ns                ;
; N/A                                     ; 213.63 MHz ( period = 4.681 ns )                    ; cycle[17]  ; cycle[17]    ; clock      ; clock    ; None                        ; None                      ; 4.442 ns                ;
; N/A                                     ; 213.63 MHz ( period = 4.681 ns )                    ; cycle[17]  ; cycle[15]    ; clock      ; clock    ; None                        ; None                      ; 4.442 ns                ;
; N/A                                     ; 213.63 MHz ( period = 4.681 ns )                    ; cycle[17]  ; cycle[16]    ; clock      ; clock    ; None                        ; None                      ; 4.442 ns                ;
; N/A                                     ; 213.63 MHz ( period = 4.681 ns )                    ; cycle[17]  ; cycle[20]    ; clock      ; clock    ; None                        ; None                      ; 4.442 ns                ;
; N/A                                     ; 213.63 MHz ( period = 4.681 ns )                    ; cycle[17]  ; cycle[21]    ; clock      ; clock    ; None                        ; None                      ; 4.442 ns                ;
; N/A                                     ; 213.63 MHz ( period = 4.681 ns )                    ; cycle[17]  ; cycle[19]    ; clock      ; clock    ; None                        ; None                      ; 4.442 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------+
; tsu                                                             ;
+-------+--------------+------------+------+-----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To        ; To Clock ;
+-------+--------------+------------+------+-----------+----------+
; N/A   ; None         ; 3.701 ns   ; rx   ; cycle[27] ; clock    ;
; N/A   ; None         ; 3.701 ns   ; rx   ; cycle[30] ; clock    ;
; N/A   ; None         ; 3.701 ns   ; rx   ; cycle[28] ; clock    ;
; N/A   ; None         ; 3.701 ns   ; rx   ; cycle[29] ; clock    ;
; N/A   ; None         ; 3.701 ns   ; rx   ; cycle[24] ; clock    ;
; N/A   ; None         ; 3.701 ns   ; rx   ; cycle[26] ; clock    ;
; N/A   ; None         ; 3.701 ns   ; rx   ; cycle[23] ; clock    ;
; N/A   ; None         ; 3.701 ns   ; rx   ; cycle[25] ; clock    ;
; N/A   ; None         ; 3.701 ns   ; rx   ; cycle[18] ; clock    ;
; N/A   ; None         ; 3.701 ns   ; rx   ; cycle[17] ; clock    ;
; N/A   ; None         ; 3.701 ns   ; rx   ; cycle[15] ; clock    ;
; N/A   ; None         ; 3.701 ns   ; rx   ; cycle[16] ; clock    ;
; N/A   ; None         ; 3.701 ns   ; rx   ; cycle[20] ; clock    ;
; N/A   ; None         ; 3.701 ns   ; rx   ; cycle[21] ; clock    ;
; N/A   ; None         ; 3.701 ns   ; rx   ; cycle[19] ; clock    ;
; N/A   ; None         ; 3.701 ns   ; rx   ; cycle[22] ; clock    ;
; N/A   ; None         ; 3.387 ns   ; rx   ; period    ; clock    ;
; N/A   ; None         ; 3.131 ns   ; rx   ; cycle[5]  ; clock    ;
; N/A   ; None         ; 3.131 ns   ; rx   ; cycle[6]  ; clock    ;
; N/A   ; None         ; 3.131 ns   ; rx   ; cycle[4]  ; clock    ;
; N/A   ; None         ; 3.131 ns   ; rx   ; cycle[7]  ; clock    ;
; N/A   ; None         ; 3.131 ns   ; rx   ; cycle[8]  ; clock    ;
; N/A   ; None         ; 3.131 ns   ; rx   ; cycle[9]  ; clock    ;
; N/A   ; None         ; 3.131 ns   ; rx   ; cycle[10] ; clock    ;
; N/A   ; None         ; 3.131 ns   ; rx   ; cycle[1]  ; clock    ;
; N/A   ; None         ; 3.131 ns   ; rx   ; cycle[0]  ; clock    ;
; N/A   ; None         ; 3.131 ns   ; rx   ; cycle[3]  ; clock    ;
; N/A   ; None         ; 3.131 ns   ; rx   ; cycle[2]  ; clock    ;
; N/A   ; None         ; 3.131 ns   ; rx   ; cycle[11] ; clock    ;
; N/A   ; None         ; 3.131 ns   ; rx   ; cycle[13] ; clock    ;
; N/A   ; None         ; 3.131 ns   ; rx   ; cycle[12] ; clock    ;
; N/A   ; None         ; 3.131 ns   ; rx   ; cycle[14] ; clock    ;
; N/A   ; None         ; 0.497 ns   ; rx   ; buf[2][5] ; clock    ;
; N/A   ; None         ; 0.469 ns   ; rx   ; buf[2][6] ; clock    ;
; N/A   ; None         ; 0.469 ns   ; rx   ; buf[2][7] ; clock    ;
; N/A   ; None         ; 0.123 ns   ; rx   ; recieve   ; clock    ;
+-------+--------------+------------+------+-----------+----------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+--------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To      ; From Clock ;
+-------+--------------+------------+--------------+---------+------------+
; N/A   ; None         ; 13.105 ns  ; mode[1]~reg0 ; mode[1] ; clock      ;
; N/A   ; None         ; 12.835 ns  ; mode[2]~reg0 ; mode[2] ; clock      ;
; N/A   ; None         ; 12.732 ns  ; mode[0]~reg0 ; mode[0] ; clock      ;
+-------+--------------+------------+--------------+---------+------------+


+-----------------------------------------------------------------------+
; th                                                                    ;
+---------------+-------------+-----------+------+-----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To        ; To Clock ;
+---------------+-------------+-----------+------+-----------+----------+
; N/A           ; None        ; 0.125 ns  ; rx   ; recieve   ; clock    ;
; N/A           ; None        ; -0.221 ns ; rx   ; buf[2][6] ; clock    ;
; N/A           ; None        ; -0.221 ns ; rx   ; buf[2][7] ; clock    ;
; N/A           ; None        ; -0.224 ns ; rx   ; period    ; clock    ;
; N/A           ; None        ; -0.249 ns ; rx   ; buf[2][5] ; clock    ;
; N/A           ; None        ; -2.883 ns ; rx   ; cycle[5]  ; clock    ;
; N/A           ; None        ; -2.883 ns ; rx   ; cycle[6]  ; clock    ;
; N/A           ; None        ; -2.883 ns ; rx   ; cycle[4]  ; clock    ;
; N/A           ; None        ; -2.883 ns ; rx   ; cycle[7]  ; clock    ;
; N/A           ; None        ; -2.883 ns ; rx   ; cycle[8]  ; clock    ;
; N/A           ; None        ; -2.883 ns ; rx   ; cycle[9]  ; clock    ;
; N/A           ; None        ; -2.883 ns ; rx   ; cycle[10] ; clock    ;
; N/A           ; None        ; -2.883 ns ; rx   ; cycle[1]  ; clock    ;
; N/A           ; None        ; -2.883 ns ; rx   ; cycle[0]  ; clock    ;
; N/A           ; None        ; -2.883 ns ; rx   ; cycle[3]  ; clock    ;
; N/A           ; None        ; -2.883 ns ; rx   ; cycle[2]  ; clock    ;
; N/A           ; None        ; -2.883 ns ; rx   ; cycle[11] ; clock    ;
; N/A           ; None        ; -2.883 ns ; rx   ; cycle[13] ; clock    ;
; N/A           ; None        ; -2.883 ns ; rx   ; cycle[12] ; clock    ;
; N/A           ; None        ; -2.883 ns ; rx   ; cycle[14] ; clock    ;
; N/A           ; None        ; -3.453 ns ; rx   ; cycle[27] ; clock    ;
; N/A           ; None        ; -3.453 ns ; rx   ; cycle[30] ; clock    ;
; N/A           ; None        ; -3.453 ns ; rx   ; cycle[28] ; clock    ;
; N/A           ; None        ; -3.453 ns ; rx   ; cycle[29] ; clock    ;
; N/A           ; None        ; -3.453 ns ; rx   ; cycle[24] ; clock    ;
; N/A           ; None        ; -3.453 ns ; rx   ; cycle[26] ; clock    ;
; N/A           ; None        ; -3.453 ns ; rx   ; cycle[23] ; clock    ;
; N/A           ; None        ; -3.453 ns ; rx   ; cycle[25] ; clock    ;
; N/A           ; None        ; -3.453 ns ; rx   ; cycle[18] ; clock    ;
; N/A           ; None        ; -3.453 ns ; rx   ; cycle[17] ; clock    ;
; N/A           ; None        ; -3.453 ns ; rx   ; cycle[15] ; clock    ;
; N/A           ; None        ; -3.453 ns ; rx   ; cycle[16] ; clock    ;
; N/A           ; None        ; -3.453 ns ; rx   ; cycle[20] ; clock    ;
; N/A           ; None        ; -3.453 ns ; rx   ; cycle[21] ; clock    ;
; N/A           ; None        ; -3.453 ns ; rx   ; cycle[19] ; clock    ;
; N/A           ; None        ; -3.453 ns ; rx   ; cycle[22] ; clock    ;
+---------------+-------------+-----------+------+-----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue May 17 12:59:32 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off rs232 -c rs232 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
    Info: Assuming node "rx" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "divider:m1|clk" as buffer
    Info: Detected ripple clock "sent" as buffer
Info: Clock "clock" has Internal fmax of 154.27 MHz between source register "n_bit[2]" and destination register "buf[2][6]" (period= 6.482 ns)
    Info: + Longest register to register delay is 3.001 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y16_N13; Fanout = 4; REG Node = 'n_bit[2]'
        Info: 2: + IC(0.886 ns) + CELL(0.322 ns) = 1.208 ns; Loc. = LCCOMB_X25_Y16_N0; Fanout = 3; COMB Node = 'Decoder1~0'
        Info: 3: + IC(1.152 ns) + CELL(0.545 ns) = 2.905 ns; Loc. = LCCOMB_X22_Y16_N18; Fanout = 1; COMB Node = 'buf[2][6]~7'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 3.001 ns; Loc. = LCFF_X22_Y16_N19; Fanout = 2; REG Node = 'buf[2][6]'
        Info: Total cell delay = 0.963 ns ( 32.09 % )
        Info: Total interconnect delay = 2.038 ns ( 67.91 % )
    Info: - Smallest clock skew is -0.001 ns
        Info: + Shortest clock path from clock "clock" to destination register is 7.148 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clock'
            Info: 2: + IC(1.684 ns) + CELL(0.879 ns) = 3.589 ns; Loc. = LCFF_X30_Y12_N5; Fanout = 2; REG Node = 'divider:m1|clk'
            Info: 3: + IC(1.982 ns) + CELL(0.000 ns) = 5.571 ns; Loc. = CLKCTRL_G15; Fanout = 50; COMB Node = 'divider:m1|clk~clkctrl'
            Info: 4: + IC(0.975 ns) + CELL(0.602 ns) = 7.148 ns; Loc. = LCFF_X22_Y16_N19; Fanout = 2; REG Node = 'buf[2][6]'
            Info: Total cell delay = 2.507 ns ( 35.07 % )
            Info: Total interconnect delay = 4.641 ns ( 64.93 % )
        Info: - Longest clock path from clock "clock" to source register is 7.149 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clock'
            Info: 2: + IC(1.684 ns) + CELL(0.879 ns) = 3.589 ns; Loc. = LCFF_X30_Y12_N5; Fanout = 2; REG Node = 'divider:m1|clk'
            Info: 3: + IC(1.982 ns) + CELL(0.000 ns) = 5.571 ns; Loc. = CLKCTRL_G15; Fanout = 50; COMB Node = 'divider:m1|clk~clkctrl'
            Info: 4: + IC(0.976 ns) + CELL(0.602 ns) = 7.149 ns; Loc. = LCFF_X24_Y16_N13; Fanout = 4; REG Node = 'n_bit[2]'
            Info: Total cell delay = 2.507 ns ( 35.07 % )
            Info: Total interconnect delay = 4.642 ns ( 64.93 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: No valid register-to-register data paths exist for clock "rx"
Info: tsu for register "cycle[27]" (data pin = "rx", clock pin = "clock") is 3.701 ns
    Info: + Longest pin to register delay is 10.889 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_J1; Fanout = 7; CLK Node = 'rx'
        Info: 2: + IC(6.181 ns) + CELL(0.545 ns) = 7.590 ns; Loc. = LCCOMB_X22_Y16_N24; Fanout = 1; COMB Node = 'cycle[30]~94'
        Info: 3: + IC(0.309 ns) + CELL(0.545 ns) = 8.444 ns; Loc. = LCCOMB_X22_Y16_N30; Fanout = 1; COMB Node = 'cycle[30]~97'
        Info: 4: + IC(0.479 ns) + CELL(0.545 ns) = 9.468 ns; Loc. = LCCOMB_X23_Y16_N0; Fanout = 32; COMB Node = 'cycle[30]~103'
        Info: 5: + IC(0.841 ns) + CELL(0.580 ns) = 10.889 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 3; REG Node = 'cycle[27]'
        Info: Total cell delay = 3.079 ns ( 28.28 % )
        Info: Total interconnect delay = 7.810 ns ( 71.72 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 7.150 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clock'
        Info: 2: + IC(1.684 ns) + CELL(0.879 ns) = 3.589 ns; Loc. = LCFF_X30_Y12_N5; Fanout = 2; REG Node = 'divider:m1|clk'
        Info: 3: + IC(1.982 ns) + CELL(0.000 ns) = 5.571 ns; Loc. = CLKCTRL_G15; Fanout = 50; COMB Node = 'divider:m1|clk~clkctrl'
        Info: 4: + IC(0.977 ns) + CELL(0.602 ns) = 7.150 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 3; REG Node = 'cycle[27]'
        Info: Total cell delay = 2.507 ns ( 35.06 % )
        Info: Total interconnect delay = 4.643 ns ( 64.94 % )
Info: tco from clock "clock" to destination pin "mode[1]" through register "mode[1]~reg0" is 13.105 ns
    Info: + Longest clock path from clock "clock" to source register is 7.149 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clock'
        Info: 2: + IC(1.684 ns) + CELL(0.879 ns) = 3.589 ns; Loc. = LCFF_X30_Y12_N5; Fanout = 2; REG Node = 'divider:m1|clk'
        Info: 3: + IC(1.982 ns) + CELL(0.000 ns) = 5.571 ns; Loc. = CLKCTRL_G15; Fanout = 50; COMB Node = 'divider:m1|clk~clkctrl'
        Info: 4: + IC(0.976 ns) + CELL(0.602 ns) = 7.149 ns; Loc. = LCFF_X25_Y16_N11; Fanout = 1; REG Node = 'mode[1]~reg0'
        Info: Total cell delay = 2.507 ns ( 35.07 % )
        Info: Total interconnect delay = 4.642 ns ( 64.93 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 5.679 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y16_N11; Fanout = 1; REG Node = 'mode[1]~reg0'
        Info: 2: + IC(2.859 ns) + CELL(2.820 ns) = 5.679 ns; Loc. = PIN_J18; Fanout = 0; PIN Node = 'mode[1]'
        Info: Total cell delay = 2.820 ns ( 49.66 % )
        Info: Total interconnect delay = 2.859 ns ( 50.34 % )
Info: th for register "recieve" (data pin = "rx", clock pin = "clock") is 0.125 ns
    Info: + Longest clock path from clock "clock" to destination register is 7.148 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clock'
        Info: 2: + IC(1.684 ns) + CELL(0.879 ns) = 3.589 ns; Loc. = LCFF_X30_Y12_N5; Fanout = 2; REG Node = 'divider:m1|clk'
        Info: 3: + IC(1.982 ns) + CELL(0.000 ns) = 5.571 ns; Loc. = CLKCTRL_G15; Fanout = 50; COMB Node = 'divider:m1|clk~clkctrl'
        Info: 4: + IC(0.975 ns) + CELL(0.602 ns) = 7.148 ns; Loc. = LCFF_X22_Y16_N13; Fanout = 3; REG Node = 'recieve'
        Info: Total cell delay = 2.507 ns ( 35.07 % )
        Info: Total interconnect delay = 4.641 ns ( 64.93 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 7.309 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_J1; Fanout = 7; CLK Node = 'rx'
        Info: 2: + IC(6.171 ns) + CELL(0.178 ns) = 7.213 ns; Loc. = LCCOMB_X22_Y16_N12; Fanout = 1; COMB Node = 'recieve~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.309 ns; Loc. = LCFF_X22_Y16_N13; Fanout = 3; REG Node = 'recieve'
        Info: Total cell delay = 1.138 ns ( 15.57 % )
        Info: Total interconnect delay = 6.171 ns ( 84.43 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 172 megabytes
    Info: Processing ended: Tue May 17 12:59:32 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


