
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//_sha256.cpython-38-aarch64-linux-gnu.so_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000000e10 <.init>:
 e10:	stp	x29, x30, [sp, #-16]!
 e14:	mov	x29, sp
 e18:	bl	f80 <_Py_strhex@plt+0x10>
 e1c:	ldp	x29, x30, [sp], #16
 e20:	ret

Disassembly of section .plt:

0000000000000e30 <memcpy@plt-0x20>:
 e30:	stp	x16, x30, [sp, #-16]!
 e34:	adrp	x16, 16000 <PyInit__sha256@@Base+0x10788>
 e38:	ldr	x17, [x16, #4088]
 e3c:	add	x16, x16, #0xff8
 e40:	br	x17
 e44:	nop
 e48:	nop
 e4c:	nop

0000000000000e50 <memcpy@plt>:
 e50:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
 e54:	ldr	x17, [x16]
 e58:	add	x16, x16, #0x0
 e5c:	br	x17

0000000000000e60 <PyBuffer_Release@plt>:
 e60:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
 e64:	ldr	x17, [x16, #8]
 e68:	add	x16, x16, #0x8
 e6c:	br	x17

0000000000000e70 <__cxa_finalize@plt>:
 e70:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
 e74:	ldr	x17, [x16, #16]
 e78:	add	x16, x16, #0x10
 e7c:	br	x17

0000000000000e80 <PyBytes_FromStringAndSize@plt>:
 e80:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
 e84:	ldr	x17, [x16, #24]
 e88:	add	x16, x16, #0x18
 e8c:	br	x17

0000000000000e90 <_Py_Dealloc@plt>:
 e90:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
 e94:	ldr	x17, [x16, #32]
 e98:	add	x16, x16, #0x20
 e9c:	br	x17

0000000000000ea0 <_PyArg_UnpackKeywords@plt>:
 ea0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
 ea4:	ldr	x17, [x16, #40]
 ea8:	add	x16, x16, #0x28
 eac:	br	x17

0000000000000eb0 <PyErr_SetString@plt>:
 eb0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
 eb4:	ldr	x17, [x16, #48]
 eb8:	add	x16, x16, #0x30
 ebc:	br	x17

0000000000000ec0 <memset@plt>:
 ec0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
 ec4:	ldr	x17, [x16, #56]
 ec8:	add	x16, x16, #0x38
 ecc:	br	x17

0000000000000ed0 <PyObject_Free@plt>:
 ed0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
 ed4:	ldr	x17, [x16, #64]
 ed8:	add	x16, x16, #0x40
 edc:	br	x17

0000000000000ee0 <PyType_Ready@plt>:
 ee0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
 ee4:	ldr	x17, [x16, #72]
 ee8:	add	x16, x16, #0x48
 eec:	br	x17

0000000000000ef0 <PyLong_FromLong@plt>:
 ef0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
 ef4:	ldr	x17, [x16, #80]
 ef8:	add	x16, x16, #0x50
 efc:	br	x17

0000000000000f00 <__gmon_start__@plt>:
 f00:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
 f04:	ldr	x17, [x16, #88]
 f08:	add	x16, x16, #0x58
 f0c:	br	x17

0000000000000f10 <PyErr_Occurred@plt>:
 f10:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
 f14:	ldr	x17, [x16, #96]
 f18:	add	x16, x16, #0x60
 f1c:	br	x17

0000000000000f20 <PyModule_Create2@plt>:
 f20:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
 f24:	ldr	x17, [x16, #104]
 f28:	add	x16, x16, #0x68
 f2c:	br	x17

0000000000000f30 <PyObject_GetBuffer@plt>:
 f30:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
 f34:	ldr	x17, [x16, #112]
 f38:	add	x16, x16, #0x70
 f3c:	br	x17

0000000000000f40 <_PyObject_New@plt>:
 f40:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
 f44:	ldr	x17, [x16, #120]
 f48:	add	x16, x16, #0x78
 f4c:	br	x17

0000000000000f50 <PyModule_AddObject@plt>:
 f50:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
 f54:	ldr	x17, [x16, #128]
 f58:	add	x16, x16, #0x80
 f5c:	br	x17

0000000000000f60 <PyUnicode_FromStringAndSize@plt>:
 f60:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
 f64:	ldr	x17, [x16, #136]
 f68:	add	x16, x16, #0x88
 f6c:	br	x17

0000000000000f70 <_Py_strhex@plt>:
 f70:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
 f74:	ldr	x17, [x16, #144]
 f78:	add	x16, x16, #0x90
 f7c:	br	x17

Disassembly of section .text:

0000000000000f80 <PyInit__sha256@@Base-0x48f8>:
     f80:	adrp	x0, 16000 <PyInit__sha256@@Base+0x10788>
     f84:	ldr	x0, [x0, #4040]
     f88:	cbz	x0, f90 <_Py_strhex@plt+0x20>
     f8c:	b	f00 <__gmon_start__@plt>
     f90:	ret
     f94:	stp	x29, x30, [sp, #-32]!
     f98:	mov	x29, sp
     f9c:	adrp	x0, 17000 <PyInit__sha256@@Base+0x11788>
     fa0:	add	x0, x0, #0x690
     fa4:	str	x0, [sp, #24]
     fa8:	ldr	x0, [sp, #24]
     fac:	str	x0, [sp, #24]
     fb0:	ldr	x1, [sp, #24]
     fb4:	adrp	x0, 17000 <PyInit__sha256@@Base+0x11788>
     fb8:	add	x0, x0, #0x690
     fbc:	cmp	x1, x0
     fc0:	b.eq	ff8 <_Py_strhex@plt+0x88>  // b.none
     fc4:	adrp	x0, 16000 <PyInit__sha256@@Base+0x10788>
     fc8:	ldr	x0, [x0, #4008]
     fcc:	str	x0, [sp, #16]
     fd0:	ldr	x0, [sp, #16]
     fd4:	str	x0, [sp, #16]
     fd8:	ldr	x0, [sp, #16]
     fdc:	cmp	x0, #0x0
     fe0:	b.eq	ffc <_Py_strhex@plt+0x8c>  // b.none
     fe4:	ldr	x1, [sp, #16]
     fe8:	adrp	x0, 17000 <PyInit__sha256@@Base+0x11788>
     fec:	add	x0, x0, #0x690
     ff0:	blr	x1
     ff4:	b	ffc <_Py_strhex@plt+0x8c>
     ff8:	nop
     ffc:	ldp	x29, x30, [sp], #32
    1000:	ret
    1004:	stp	x29, x30, [sp, #-48]!
    1008:	mov	x29, sp
    100c:	adrp	x0, 17000 <PyInit__sha256@@Base+0x11788>
    1010:	add	x0, x0, #0x690
    1014:	str	x0, [sp, #40]
    1018:	ldr	x0, [sp, #40]
    101c:	str	x0, [sp, #40]
    1020:	ldr	x1, [sp, #40]
    1024:	adrp	x0, 17000 <PyInit__sha256@@Base+0x11788>
    1028:	add	x0, x0, #0x690
    102c:	sub	x0, x1, x0
    1030:	asr	x0, x0, #3
    1034:	lsr	x1, x0, #63
    1038:	add	x0, x1, x0
    103c:	asr	x0, x0, #1
    1040:	str	x0, [sp, #32]
    1044:	ldr	x0, [sp, #32]
    1048:	cmp	x0, #0x0
    104c:	b.eq	1088 <_Py_strhex@plt+0x118>  // b.none
    1050:	adrp	x0, 16000 <PyInit__sha256@@Base+0x10788>
    1054:	ldr	x0, [x0, #4064]
    1058:	str	x0, [sp, #24]
    105c:	ldr	x0, [sp, #24]
    1060:	str	x0, [sp, #24]
    1064:	ldr	x0, [sp, #24]
    1068:	cmp	x0, #0x0
    106c:	b.eq	108c <_Py_strhex@plt+0x11c>  // b.none
    1070:	ldr	x2, [sp, #24]
    1074:	ldr	x1, [sp, #32]
    1078:	adrp	x0, 17000 <PyInit__sha256@@Base+0x11788>
    107c:	add	x0, x0, #0x690
    1080:	blr	x2
    1084:	b	108c <_Py_strhex@plt+0x11c>
    1088:	nop
    108c:	ldp	x29, x30, [sp], #48
    1090:	ret
    1094:	stp	x29, x30, [sp, #-16]!
    1098:	mov	x29, sp
    109c:	adrp	x0, 17000 <PyInit__sha256@@Base+0x11788>
    10a0:	add	x0, x0, #0x690
    10a4:	ldrb	w0, [x0]
    10a8:	and	x0, x0, #0xff
    10ac:	cmp	x0, #0x0
    10b0:	b.ne	10ec <_Py_strhex@plt+0x17c>  // b.any
    10b4:	adrp	x0, 16000 <PyInit__sha256@@Base+0x10788>
    10b8:	ldr	x0, [x0, #4016]
    10bc:	cmp	x0, #0x0
    10c0:	b.eq	10d4 <_Py_strhex@plt+0x164>  // b.none
    10c4:	adrp	x0, 17000 <PyInit__sha256@@Base+0x11788>
    10c8:	add	x0, x0, #0x98
    10cc:	ldr	x0, [x0]
    10d0:	bl	e70 <__cxa_finalize@plt>
    10d4:	bl	f94 <_Py_strhex@plt+0x24>
    10d8:	adrp	x0, 17000 <PyInit__sha256@@Base+0x11788>
    10dc:	add	x0, x0, #0x690
    10e0:	mov	w1, #0x1                   	// #1
    10e4:	strb	w1, [x0]
    10e8:	b	10f0 <_Py_strhex@plt+0x180>
    10ec:	nop
    10f0:	ldp	x29, x30, [sp], #16
    10f4:	ret
    10f8:	stp	x29, x30, [sp, #-16]!
    10fc:	mov	x29, sp
    1100:	bl	1004 <_Py_strhex@plt+0x94>
    1104:	nop
    1108:	ldp	x29, x30, [sp], #16
    110c:	ret
    1110:	sub	sp, sp, #0x10
    1114:	str	x0, [sp, #8]
    1118:	ldr	x0, [sp, #8]
    111c:	ldr	x0, [x0]
    1120:	add	x1, x0, #0x1
    1124:	ldr	x0, [sp, #8]
    1128:	str	x1, [x0]
    112c:	nop
    1130:	add	sp, sp, #0x10
    1134:	ret
    1138:	stp	x29, x30, [sp, #-48]!
    113c:	mov	x29, sp
    1140:	str	x0, [sp, #40]
    1144:	str	w1, [sp, #36]
    1148:	str	x2, [sp, #24]
    114c:	ldr	x0, [sp, #24]
    1150:	ldr	x0, [x0]
    1154:	sub	x1, x0, #0x1
    1158:	ldr	x0, [sp, #24]
    115c:	str	x1, [x0]
    1160:	ldr	x0, [sp, #24]
    1164:	ldr	x0, [x0]
    1168:	cmp	x0, #0x0
    116c:	b.ne	1178 <_Py_strhex@plt+0x208>  // b.any
    1170:	ldr	x0, [sp, #24]
    1174:	bl	e90 <_Py_Dealloc@plt>
    1178:	nop
    117c:	ldp	x29, x30, [sp], #48
    1180:	ret
    1184:	stp	x29, x30, [sp, #-32]!
    1188:	mov	x29, sp
    118c:	str	x0, [sp, #24]
    1190:	str	x1, [sp, #16]
    1194:	ldr	x0, [sp, #24]
    1198:	bl	527c <_Py_strhex@plt+0x430c>
    119c:	ldp	x29, x30, [sp], #32
    11a0:	ret
    11a4:	stp	x29, x30, [sp, #-32]!
    11a8:	mov	x29, sp
    11ac:	str	x0, [sp, #24]
    11b0:	str	x1, [sp, #16]
    11b4:	ldr	x0, [sp, #24]
    11b8:	bl	52f0 <_Py_strhex@plt+0x4380>
    11bc:	ldp	x29, x30, [sp], #32
    11c0:	ret
    11c4:	stp	x29, x30, [sp, #-32]!
    11c8:	mov	x29, sp
    11cc:	str	x0, [sp, #24]
    11d0:	str	x1, [sp, #16]
    11d4:	ldr	x0, [sp, #24]
    11d8:	bl	5334 <_Py_strhex@plt+0x43c4>
    11dc:	ldp	x29, x30, [sp], #32
    11e0:	ret
    11e4:	sub	sp, sp, #0x60
    11e8:	stp	x29, x30, [sp, #16]
    11ec:	add	x29, sp, #0x10
    11f0:	str	x0, [sp, #56]
    11f4:	str	x1, [sp, #48]
    11f8:	str	x2, [sp, #40]
    11fc:	str	x3, [sp, #32]
    1200:	str	xzr, [sp, #88]
    1204:	ldr	x0, [sp, #32]
    1208:	cmp	x0, #0x0
    120c:	b.eq	121c <_Py_strhex@plt+0x2ac>  // b.none
    1210:	ldr	x0, [sp, #32]
    1214:	ldr	x0, [x0, #16]
    1218:	b	1220 <_Py_strhex@plt+0x2b0>
    121c:	mov	x0, #0x0                   	// #0
    1220:	ldr	x1, [sp, #40]
    1224:	add	x0, x0, x1
    1228:	str	x0, [sp, #72]
    122c:	str	xzr, [sp, #80]
    1230:	ldr	x0, [sp, #32]
    1234:	cmp	x0, #0x0
    1238:	b.ne	1260 <_Py_strhex@plt+0x2f0>  // b.any
    123c:	ldr	x0, [sp, #40]
    1240:	cmp	x0, #0x0
    1244:	b.lt	1260 <_Py_strhex@plt+0x2f0>  // b.tstop
    1248:	ldr	x0, [sp, #40]
    124c:	cmp	x0, #0x1
    1250:	b.gt	1260 <_Py_strhex@plt+0x2f0>
    1254:	ldr	x0, [sp, #48]
    1258:	cmp	x0, #0x0
    125c:	b.ne	1294 <_Py_strhex@plt+0x324>  // b.any
    1260:	add	x0, sp, #0x40
    1264:	str	x0, [sp]
    1268:	mov	w7, #0x0                   	// #0
    126c:	mov	w6, #0x1                   	// #1
    1270:	mov	w5, #0x0                   	// #0
    1274:	adrp	x0, 17000 <PyInit__sha256@@Base+0x11788>
    1278:	add	x4, x0, #0x610
    127c:	ldr	x3, [sp, #32]
    1280:	mov	x2, #0x0                   	// #0
    1284:	ldr	x1, [sp, #40]
    1288:	ldr	x0, [sp, #48]
    128c:	bl	ea0 <_PyArg_UnpackKeywords@plt>
    1290:	b	1298 <_Py_strhex@plt+0x328>
    1294:	ldr	x0, [sp, #48]
    1298:	str	x0, [sp, #48]
    129c:	ldr	x0, [sp, #48]
    12a0:	cmp	x0, #0x0
    12a4:	b.eq	12dc <_Py_strhex@plt+0x36c>  // b.none
    12a8:	ldr	x0, [sp, #72]
    12ac:	cmp	x0, #0x0
    12b0:	b.eq	12c4 <_Py_strhex@plt+0x354>  // b.none
    12b4:	ldr	x0, [sp, #48]
    12b8:	ldr	x0, [x0]
    12bc:	str	x0, [sp, #80]
    12c0:	b	12c8 <_Py_strhex@plt+0x358>
    12c4:	nop
    12c8:	ldr	x1, [sp, #80]
    12cc:	ldr	x0, [sp, #56]
    12d0:	bl	5518 <_Py_strhex@plt+0x45a8>
    12d4:	str	x0, [sp, #88]
    12d8:	b	12e0 <_Py_strhex@plt+0x370>
    12dc:	nop
    12e0:	ldr	x0, [sp, #88]
    12e4:	ldp	x29, x30, [sp, #16]
    12e8:	add	sp, sp, #0x60
    12ec:	ret
    12f0:	sub	sp, sp, #0x60
    12f4:	stp	x29, x30, [sp, #16]
    12f8:	add	x29, sp, #0x10
    12fc:	str	x0, [sp, #56]
    1300:	str	x1, [sp, #48]
    1304:	str	x2, [sp, #40]
    1308:	str	x3, [sp, #32]
    130c:	str	xzr, [sp, #88]
    1310:	ldr	x0, [sp, #32]
    1314:	cmp	x0, #0x0
    1318:	b.eq	1328 <_Py_strhex@plt+0x3b8>  // b.none
    131c:	ldr	x0, [sp, #32]
    1320:	ldr	x0, [x0, #16]
    1324:	b	132c <_Py_strhex@plt+0x3bc>
    1328:	mov	x0, #0x0                   	// #0
    132c:	ldr	x1, [sp, #40]
    1330:	add	x0, x0, x1
    1334:	str	x0, [sp, #72]
    1338:	str	xzr, [sp, #80]
    133c:	ldr	x0, [sp, #32]
    1340:	cmp	x0, #0x0
    1344:	b.ne	136c <_Py_strhex@plt+0x3fc>  // b.any
    1348:	ldr	x0, [sp, #40]
    134c:	cmp	x0, #0x0
    1350:	b.lt	136c <_Py_strhex@plt+0x3fc>  // b.tstop
    1354:	ldr	x0, [sp, #40]
    1358:	cmp	x0, #0x1
    135c:	b.gt	136c <_Py_strhex@plt+0x3fc>
    1360:	ldr	x0, [sp, #48]
    1364:	cmp	x0, #0x0
    1368:	b.ne	13a0 <_Py_strhex@plt+0x430>  // b.any
    136c:	add	x0, sp, #0x40
    1370:	str	x0, [sp]
    1374:	mov	w7, #0x0                   	// #0
    1378:	mov	w6, #0x1                   	// #1
    137c:	mov	w5, #0x0                   	// #0
    1380:	adrp	x0, 17000 <PyInit__sha256@@Base+0x11788>
    1384:	add	x4, x0, #0x650
    1388:	ldr	x3, [sp, #32]
    138c:	mov	x2, #0x0                   	// #0
    1390:	ldr	x1, [sp, #40]
    1394:	ldr	x0, [sp, #48]
    1398:	bl	ea0 <_PyArg_UnpackKeywords@plt>
    139c:	b	13a4 <_Py_strhex@plt+0x434>
    13a0:	ldr	x0, [sp, #48]
    13a4:	str	x0, [sp, #48]
    13a8:	ldr	x0, [sp, #48]
    13ac:	cmp	x0, #0x0
    13b0:	b.eq	13e8 <_Py_strhex@plt+0x478>  // b.none
    13b4:	ldr	x0, [sp, #72]
    13b8:	cmp	x0, #0x0
    13bc:	b.eq	13d0 <_Py_strhex@plt+0x460>  // b.none
    13c0:	ldr	x0, [sp, #48]
    13c4:	ldr	x0, [x0]
    13c8:	str	x0, [sp, #80]
    13cc:	b	13d4 <_Py_strhex@plt+0x464>
    13d0:	nop
    13d4:	ldr	x1, [sp, #80]
    13d8:	ldr	x0, [sp, #56]
    13dc:	bl	56c8 <_Py_strhex@plt+0x4758>
    13e0:	str	x0, [sp, #88]
    13e4:	b	13ec <_Py_strhex@plt+0x47c>
    13e8:	nop
    13ec:	ldr	x0, [sp, #88]
    13f0:	ldp	x29, x30, [sp, #16]
    13f4:	add	sp, sp, #0x60
    13f8:	ret
    13fc:	sub	sp, sp, #0x20
    1400:	str	x0, [sp, #8]
    1404:	str	w1, [sp, #4]
    1408:	ldrsw	x0, [sp, #4]
    140c:	lsr	x0, x0, #2
    1410:	str	w0, [sp, #4]
    1414:	b	145c <_Py_strhex@plt+0x4ec>
    1418:	ldr	x0, [sp, #8]
    141c:	ldr	w0, [x0]
    1420:	str	w0, [sp, #28]
    1424:	ldr	w0, [sp, #28]
    1428:	asr	x0, x0, #8
    142c:	and	w1, w0, #0xff00ff
    1430:	ldr	w0, [sp, #28]
    1434:	lsl	x0, x0, #8
    1438:	and	w0, w0, #0xff00ff00
    143c:	orr	w0, w1, w0
    1440:	str	w0, [sp, #28]
    1444:	ldr	x0, [sp, #8]
    1448:	add	x1, x0, #0x4
    144c:	str	x1, [sp, #8]
    1450:	ldr	w1, [sp, #28]
    1454:	ror	w1, w1, #16
    1458:	str	w1, [x0]
    145c:	ldr	w0, [sp, #4]
    1460:	sub	w1, w0, #0x1
    1464:	str	w1, [sp, #4]
    1468:	cmp	w0, #0x0
    146c:	b.ne	1418 <_Py_strhex@plt+0x4a8>  // b.any
    1470:	nop
    1474:	nop
    1478:	add	sp, sp, #0x20
    147c:	ret
    1480:	stp	x29, x30, [sp, #-32]!
    1484:	mov	x29, sp
    1488:	str	x0, [sp, #24]
    148c:	str	x1, [sp, #16]
    1490:	ldr	x0, [sp, #24]
    1494:	ldr	w1, [x0, #120]
    1498:	ldr	x0, [sp, #16]
    149c:	str	w1, [x0, #120]
    14a0:	ldr	x0, [sp, #24]
    14a4:	ldr	w1, [x0, #124]
    14a8:	ldr	x0, [sp, #16]
    14ac:	str	w1, [x0, #124]
    14b0:	ldr	x0, [sp, #24]
    14b4:	ldr	w1, [x0, #48]
    14b8:	ldr	x0, [sp, #16]
    14bc:	str	w1, [x0, #48]
    14c0:	ldr	x0, [sp, #24]
    14c4:	ldr	w1, [x0, #52]
    14c8:	ldr	x0, [sp, #16]
    14cc:	str	w1, [x0, #52]
    14d0:	ldr	x0, [sp, #16]
    14d4:	add	x3, x0, #0x10
    14d8:	ldr	x0, [sp, #24]
    14dc:	add	x0, x0, #0x10
    14e0:	mov	x2, #0x20                  	// #32
    14e4:	mov	x1, x0
    14e8:	mov	x0, x3
    14ec:	bl	e50 <memcpy@plt>
    14f0:	ldr	x0, [sp, #16]
    14f4:	add	x3, x0, #0x38
    14f8:	ldr	x0, [sp, #24]
    14fc:	add	x0, x0, #0x38
    1500:	mov	x2, #0x40                  	// #64
    1504:	mov	x1, x0
    1508:	mov	x0, x3
    150c:	bl	e50 <memcpy@plt>
    1510:	nop
    1514:	ldp	x29, x30, [sp], #32
    1518:	ret
    151c:	stp	x29, x30, [sp, #-336]!
    1520:	mov	x29, sp
    1524:	str	x0, [sp, #24]
    1528:	ldr	x0, [sp, #24]
    152c:	add	x1, x0, #0x38
    1530:	add	x0, sp, #0x20
    1534:	mov	x2, #0x40                  	// #64
    1538:	bl	e50 <memcpy@plt>
    153c:	add	x0, sp, #0x20
    1540:	mov	w1, #0x40                  	// #64
    1544:	bl	13fc <_Py_strhex@plt+0x48c>
    1548:	mov	w0, #0x10                  	// #16
    154c:	str	w0, [sp, #332]
    1550:	b	1664 <_Py_strhex@plt+0x6f4>
    1554:	ldr	w0, [sp, #332]
    1558:	sub	w0, w0, #0x2
    155c:	sxtw	x0, w0
    1560:	lsl	x0, x0, #2
    1564:	add	x1, sp, #0x20
    1568:	ldr	w0, [x1, x0]
    156c:	ror	w1, w0, #17
    1570:	ldr	w0, [sp, #332]
    1574:	sub	w0, w0, #0x2
    1578:	sxtw	x0, w0
    157c:	lsl	x0, x0, #2
    1580:	add	x2, sp, #0x20
    1584:	ldr	w0, [x2, x0]
    1588:	ror	w0, w0, #19
    158c:	eor	w1, w1, w0
    1590:	ldr	w0, [sp, #332]
    1594:	sub	w0, w0, #0x2
    1598:	sxtw	x0, w0
    159c:	lsl	x0, x0, #2
    15a0:	add	x2, sp, #0x20
    15a4:	ldr	w0, [x2, x0]
    15a8:	lsr	w0, w0, #10
    15ac:	eor	w1, w1, w0
    15b0:	ldr	w0, [sp, #332]
    15b4:	sub	w0, w0, #0x7
    15b8:	sxtw	x0, w0
    15bc:	lsl	x0, x0, #2
    15c0:	add	x2, sp, #0x20
    15c4:	ldr	w0, [x2, x0]
    15c8:	add	w1, w1, w0
    15cc:	ldr	w0, [sp, #332]
    15d0:	sub	w0, w0, #0xf
    15d4:	sxtw	x0, w0
    15d8:	lsl	x0, x0, #2
    15dc:	add	x2, sp, #0x20
    15e0:	ldr	w0, [x2, x0]
    15e4:	ror	w2, w0, #7
    15e8:	ldr	w0, [sp, #332]
    15ec:	sub	w0, w0, #0xf
    15f0:	sxtw	x0, w0
    15f4:	lsl	x0, x0, #2
    15f8:	add	x3, sp, #0x20
    15fc:	ldr	w0, [x3, x0]
    1600:	ror	w0, w0, #18
    1604:	eor	w2, w2, w0
    1608:	ldr	w0, [sp, #332]
    160c:	sub	w0, w0, #0xf
    1610:	sxtw	x0, w0
    1614:	lsl	x0, x0, #2
    1618:	add	x3, sp, #0x20
    161c:	ldr	w0, [x3, x0]
    1620:	lsr	w0, w0, #3
    1624:	eor	w0, w2, w0
    1628:	add	w1, w1, w0
    162c:	ldr	w0, [sp, #332]
    1630:	sub	w0, w0, #0x10
    1634:	sxtw	x0, w0
    1638:	lsl	x0, x0, #2
    163c:	add	x2, sp, #0x20
    1640:	ldr	w0, [x2, x0]
    1644:	add	w2, w1, w0
    1648:	ldrsw	x0, [sp, #332]
    164c:	lsl	x0, x0, #2
    1650:	add	x1, sp, #0x20
    1654:	str	w2, [x1, x0]
    1658:	ldr	w0, [sp, #332]
    165c:	add	w0, w0, #0x1
    1660:	str	w0, [sp, #332]
    1664:	ldr	w0, [sp, #332]
    1668:	cmp	w0, #0x3f
    166c:	b.le	1554 <_Py_strhex@plt+0x5e4>
    1670:	str	wzr, [sp, #332]
    1674:	b	16a4 <_Py_strhex@plt+0x734>
    1678:	ldr	x0, [sp, #24]
    167c:	ldrsw	x1, [sp, #332]
    1680:	add	x1, x1, #0x4
    1684:	ldr	w2, [x0, x1, lsl #2]
    1688:	ldrsw	x0, [sp, #332]
    168c:	lsl	x0, x0, #2
    1690:	add	x1, sp, #0x120
    1694:	str	w2, [x1, x0]
    1698:	ldr	w0, [sp, #332]
    169c:	add	w0, w0, #0x1
    16a0:	str	w0, [sp, #332]
    16a4:	ldr	w0, [sp, #332]
    16a8:	cmp	w0, #0x7
    16ac:	b.le	1678 <_Py_strhex@plt+0x708>
    16b0:	ldr	w1, [sp, #316]
    16b4:	ldr	w0, [sp, #304]
    16b8:	ror	w2, w0, #6
    16bc:	ldr	w0, [sp, #304]
    16c0:	ror	w0, w0, #11
    16c4:	eor	w2, w2, w0
    16c8:	ldr	w0, [sp, #304]
    16cc:	ror	w0, w0, #25
    16d0:	eor	w0, w2, w0
    16d4:	add	w1, w1, w0
    16d8:	ldr	w2, [sp, #312]
    16dc:	ldr	w3, [sp, #304]
    16e0:	ldr	w4, [sp, #308]
    16e4:	ldr	w0, [sp, #312]
    16e8:	eor	w0, w4, w0
    16ec:	and	w0, w3, w0
    16f0:	eor	w0, w2, w0
    16f4:	add	w1, w1, w0
    16f8:	ldr	w0, [sp, #32]
    16fc:	add	w1, w1, w0
    1700:	mov	w0, #0x2f98                	// #12184
    1704:	movk	w0, #0x428a, lsl #16
    1708:	add	w0, w1, w0
    170c:	str	w0, [sp, #328]
    1710:	ldr	w0, [sp, #288]
    1714:	ror	w1, w0, #2
    1718:	ldr	w0, [sp, #288]
    171c:	ror	w0, w0, #13
    1720:	eor	w1, w1, w0
    1724:	ldr	w0, [sp, #288]
    1728:	ror	w0, w0, #22
    172c:	eor	w1, w1, w0
    1730:	ldr	w2, [sp, #288]
    1734:	ldr	w0, [sp, #292]
    1738:	orr	w2, w2, w0
    173c:	ldr	w0, [sp, #296]
    1740:	and	w2, w2, w0
    1744:	ldr	w3, [sp, #288]
    1748:	ldr	w0, [sp, #292]
    174c:	and	w0, w3, w0
    1750:	orr	w0, w2, w0
    1754:	add	w0, w1, w0
    1758:	str	w0, [sp, #324]
    175c:	ldr	w1, [sp, #300]
    1760:	ldr	w0, [sp, #328]
    1764:	add	w0, w1, w0
    1768:	str	w0, [sp, #300]
    176c:	ldr	w1, [sp, #328]
    1770:	ldr	w0, [sp, #324]
    1774:	add	w0, w1, w0
    1778:	str	w0, [sp, #316]
    177c:	ldr	w1, [sp, #312]
    1780:	ldr	w0, [sp, #300]
    1784:	ror	w2, w0, #6
    1788:	ldr	w0, [sp, #300]
    178c:	ror	w0, w0, #11
    1790:	eor	w2, w2, w0
    1794:	ldr	w0, [sp, #300]
    1798:	ror	w0, w0, #25
    179c:	eor	w0, w2, w0
    17a0:	add	w1, w1, w0
    17a4:	ldr	w2, [sp, #308]
    17a8:	ldr	w3, [sp, #300]
    17ac:	ldr	w4, [sp, #304]
    17b0:	ldr	w0, [sp, #308]
    17b4:	eor	w0, w4, w0
    17b8:	and	w0, w3, w0
    17bc:	eor	w0, w2, w0
    17c0:	add	w1, w1, w0
    17c4:	ldr	w0, [sp, #36]
    17c8:	add	w1, w1, w0
    17cc:	mov	w0, #0x4491                	// #17553
    17d0:	movk	w0, #0x7137, lsl #16
    17d4:	add	w0, w1, w0
    17d8:	str	w0, [sp, #328]
    17dc:	ldr	w0, [sp, #316]
    17e0:	ror	w1, w0, #2
    17e4:	ldr	w0, [sp, #316]
    17e8:	ror	w0, w0, #13
    17ec:	eor	w1, w1, w0
    17f0:	ldr	w0, [sp, #316]
    17f4:	ror	w0, w0, #22
    17f8:	eor	w1, w1, w0
    17fc:	ldr	w2, [sp, #316]
    1800:	ldr	w0, [sp, #288]
    1804:	orr	w2, w2, w0
    1808:	ldr	w0, [sp, #292]
    180c:	and	w2, w2, w0
    1810:	ldr	w3, [sp, #316]
    1814:	ldr	w0, [sp, #288]
    1818:	and	w0, w3, w0
    181c:	orr	w0, w2, w0
    1820:	add	w0, w1, w0
    1824:	str	w0, [sp, #324]
    1828:	ldr	w1, [sp, #296]
    182c:	ldr	w0, [sp, #328]
    1830:	add	w0, w1, w0
    1834:	str	w0, [sp, #296]
    1838:	ldr	w1, [sp, #328]
    183c:	ldr	w0, [sp, #324]
    1840:	add	w0, w1, w0
    1844:	str	w0, [sp, #312]
    1848:	ldr	w1, [sp, #308]
    184c:	ldr	w0, [sp, #296]
    1850:	ror	w2, w0, #6
    1854:	ldr	w0, [sp, #296]
    1858:	ror	w0, w0, #11
    185c:	eor	w2, w2, w0
    1860:	ldr	w0, [sp, #296]
    1864:	ror	w0, w0, #25
    1868:	eor	w0, w2, w0
    186c:	add	w1, w1, w0
    1870:	ldr	w2, [sp, #304]
    1874:	ldr	w3, [sp, #296]
    1878:	ldr	w4, [sp, #300]
    187c:	ldr	w0, [sp, #304]
    1880:	eor	w0, w4, w0
    1884:	and	w0, w3, w0
    1888:	eor	w0, w2, w0
    188c:	add	w1, w1, w0
    1890:	ldr	w0, [sp, #40]
    1894:	add	w1, w1, w0
    1898:	mov	w0, #0xfbcf                	// #64463
    189c:	movk	w0, #0xb5c0, lsl #16
    18a0:	add	w0, w1, w0
    18a4:	str	w0, [sp, #328]
    18a8:	ldr	w0, [sp, #312]
    18ac:	ror	w1, w0, #2
    18b0:	ldr	w0, [sp, #312]
    18b4:	ror	w0, w0, #13
    18b8:	eor	w1, w1, w0
    18bc:	ldr	w0, [sp, #312]
    18c0:	ror	w0, w0, #22
    18c4:	eor	w1, w1, w0
    18c8:	ldr	w2, [sp, #312]
    18cc:	ldr	w0, [sp, #316]
    18d0:	orr	w2, w2, w0
    18d4:	ldr	w0, [sp, #288]
    18d8:	and	w2, w2, w0
    18dc:	ldr	w3, [sp, #312]
    18e0:	ldr	w0, [sp, #316]
    18e4:	and	w0, w3, w0
    18e8:	orr	w0, w2, w0
    18ec:	add	w0, w1, w0
    18f0:	str	w0, [sp, #324]
    18f4:	ldr	w1, [sp, #292]
    18f8:	ldr	w0, [sp, #328]
    18fc:	add	w0, w1, w0
    1900:	str	w0, [sp, #292]
    1904:	ldr	w1, [sp, #328]
    1908:	ldr	w0, [sp, #324]
    190c:	add	w0, w1, w0
    1910:	str	w0, [sp, #308]
    1914:	ldr	w1, [sp, #304]
    1918:	ldr	w0, [sp, #292]
    191c:	ror	w2, w0, #6
    1920:	ldr	w0, [sp, #292]
    1924:	ror	w0, w0, #11
    1928:	eor	w2, w2, w0
    192c:	ldr	w0, [sp, #292]
    1930:	ror	w0, w0, #25
    1934:	eor	w0, w2, w0
    1938:	add	w1, w1, w0
    193c:	ldr	w2, [sp, #300]
    1940:	ldr	w3, [sp, #292]
    1944:	ldr	w4, [sp, #296]
    1948:	ldr	w0, [sp, #300]
    194c:	eor	w0, w4, w0
    1950:	and	w0, w3, w0
    1954:	eor	w0, w2, w0
    1958:	add	w1, w1, w0
    195c:	ldr	w0, [sp, #44]
    1960:	add	w1, w1, w0
    1964:	mov	w0, #0xdba5                	// #56229
    1968:	movk	w0, #0xe9b5, lsl #16
    196c:	add	w0, w1, w0
    1970:	str	w0, [sp, #328]
    1974:	ldr	w0, [sp, #308]
    1978:	ror	w1, w0, #2
    197c:	ldr	w0, [sp, #308]
    1980:	ror	w0, w0, #13
    1984:	eor	w1, w1, w0
    1988:	ldr	w0, [sp, #308]
    198c:	ror	w0, w0, #22
    1990:	eor	w1, w1, w0
    1994:	ldr	w2, [sp, #308]
    1998:	ldr	w0, [sp, #312]
    199c:	orr	w2, w2, w0
    19a0:	ldr	w0, [sp, #316]
    19a4:	and	w2, w2, w0
    19a8:	ldr	w3, [sp, #308]
    19ac:	ldr	w0, [sp, #312]
    19b0:	and	w0, w3, w0
    19b4:	orr	w0, w2, w0
    19b8:	add	w0, w1, w0
    19bc:	str	w0, [sp, #324]
    19c0:	ldr	w1, [sp, #288]
    19c4:	ldr	w0, [sp, #328]
    19c8:	add	w0, w1, w0
    19cc:	str	w0, [sp, #288]
    19d0:	ldr	w1, [sp, #328]
    19d4:	ldr	w0, [sp, #324]
    19d8:	add	w0, w1, w0
    19dc:	str	w0, [sp, #304]
    19e0:	ldr	w1, [sp, #300]
    19e4:	ldr	w0, [sp, #288]
    19e8:	ror	w2, w0, #6
    19ec:	ldr	w0, [sp, #288]
    19f0:	ror	w0, w0, #11
    19f4:	eor	w2, w2, w0
    19f8:	ldr	w0, [sp, #288]
    19fc:	ror	w0, w0, #25
    1a00:	eor	w0, w2, w0
    1a04:	add	w1, w1, w0
    1a08:	ldr	w2, [sp, #296]
    1a0c:	ldr	w3, [sp, #288]
    1a10:	ldr	w4, [sp, #292]
    1a14:	ldr	w0, [sp, #296]
    1a18:	eor	w0, w4, w0
    1a1c:	and	w0, w3, w0
    1a20:	eor	w0, w2, w0
    1a24:	add	w1, w1, w0
    1a28:	ldr	w0, [sp, #48]
    1a2c:	add	w1, w1, w0
    1a30:	mov	w0, #0xc25b                	// #49755
    1a34:	movk	w0, #0x3956, lsl #16
    1a38:	add	w0, w1, w0
    1a3c:	str	w0, [sp, #328]
    1a40:	ldr	w0, [sp, #304]
    1a44:	ror	w1, w0, #2
    1a48:	ldr	w0, [sp, #304]
    1a4c:	ror	w0, w0, #13
    1a50:	eor	w1, w1, w0
    1a54:	ldr	w0, [sp, #304]
    1a58:	ror	w0, w0, #22
    1a5c:	eor	w1, w1, w0
    1a60:	ldr	w2, [sp, #304]
    1a64:	ldr	w0, [sp, #308]
    1a68:	orr	w2, w2, w0
    1a6c:	ldr	w0, [sp, #312]
    1a70:	and	w2, w2, w0
    1a74:	ldr	w3, [sp, #304]
    1a78:	ldr	w0, [sp, #308]
    1a7c:	and	w0, w3, w0
    1a80:	orr	w0, w2, w0
    1a84:	add	w0, w1, w0
    1a88:	str	w0, [sp, #324]
    1a8c:	ldr	w1, [sp, #316]
    1a90:	ldr	w0, [sp, #328]
    1a94:	add	w0, w1, w0
    1a98:	str	w0, [sp, #316]
    1a9c:	ldr	w1, [sp, #328]
    1aa0:	ldr	w0, [sp, #324]
    1aa4:	add	w0, w1, w0
    1aa8:	str	w0, [sp, #300]
    1aac:	ldr	w1, [sp, #296]
    1ab0:	ldr	w0, [sp, #316]
    1ab4:	ror	w2, w0, #6
    1ab8:	ldr	w0, [sp, #316]
    1abc:	ror	w0, w0, #11
    1ac0:	eor	w2, w2, w0
    1ac4:	ldr	w0, [sp, #316]
    1ac8:	ror	w0, w0, #25
    1acc:	eor	w0, w2, w0
    1ad0:	add	w1, w1, w0
    1ad4:	ldr	w2, [sp, #292]
    1ad8:	ldr	w3, [sp, #316]
    1adc:	ldr	w4, [sp, #288]
    1ae0:	ldr	w0, [sp, #292]
    1ae4:	eor	w0, w4, w0
    1ae8:	and	w0, w3, w0
    1aec:	eor	w0, w2, w0
    1af0:	add	w1, w1, w0
    1af4:	ldr	w0, [sp, #52]
    1af8:	add	w1, w1, w0
    1afc:	mov	w0, #0x11f1                	// #4593
    1b00:	movk	w0, #0x59f1, lsl #16
    1b04:	add	w0, w1, w0
    1b08:	str	w0, [sp, #328]
    1b0c:	ldr	w0, [sp, #300]
    1b10:	ror	w1, w0, #2
    1b14:	ldr	w0, [sp, #300]
    1b18:	ror	w0, w0, #13
    1b1c:	eor	w1, w1, w0
    1b20:	ldr	w0, [sp, #300]
    1b24:	ror	w0, w0, #22
    1b28:	eor	w1, w1, w0
    1b2c:	ldr	w2, [sp, #300]
    1b30:	ldr	w0, [sp, #304]
    1b34:	orr	w2, w2, w0
    1b38:	ldr	w0, [sp, #308]
    1b3c:	and	w2, w2, w0
    1b40:	ldr	w3, [sp, #300]
    1b44:	ldr	w0, [sp, #304]
    1b48:	and	w0, w3, w0
    1b4c:	orr	w0, w2, w0
    1b50:	add	w0, w1, w0
    1b54:	str	w0, [sp, #324]
    1b58:	ldr	w1, [sp, #312]
    1b5c:	ldr	w0, [sp, #328]
    1b60:	add	w0, w1, w0
    1b64:	str	w0, [sp, #312]
    1b68:	ldr	w1, [sp, #328]
    1b6c:	ldr	w0, [sp, #324]
    1b70:	add	w0, w1, w0
    1b74:	str	w0, [sp, #296]
    1b78:	ldr	w1, [sp, #292]
    1b7c:	ldr	w0, [sp, #312]
    1b80:	ror	w2, w0, #6
    1b84:	ldr	w0, [sp, #312]
    1b88:	ror	w0, w0, #11
    1b8c:	eor	w2, w2, w0
    1b90:	ldr	w0, [sp, #312]
    1b94:	ror	w0, w0, #25
    1b98:	eor	w0, w2, w0
    1b9c:	add	w1, w1, w0
    1ba0:	ldr	w2, [sp, #288]
    1ba4:	ldr	w3, [sp, #312]
    1ba8:	ldr	w4, [sp, #316]
    1bac:	ldr	w0, [sp, #288]
    1bb0:	eor	w0, w4, w0
    1bb4:	and	w0, w3, w0
    1bb8:	eor	w0, w2, w0
    1bbc:	add	w1, w1, w0
    1bc0:	ldr	w0, [sp, #56]
    1bc4:	add	w1, w1, w0
    1bc8:	mov	w0, #0x82a4                	// #33444
    1bcc:	movk	w0, #0x923f, lsl #16
    1bd0:	add	w0, w1, w0
    1bd4:	str	w0, [sp, #328]
    1bd8:	ldr	w0, [sp, #296]
    1bdc:	ror	w1, w0, #2
    1be0:	ldr	w0, [sp, #296]
    1be4:	ror	w0, w0, #13
    1be8:	eor	w1, w1, w0
    1bec:	ldr	w0, [sp, #296]
    1bf0:	ror	w0, w0, #22
    1bf4:	eor	w1, w1, w0
    1bf8:	ldr	w2, [sp, #296]
    1bfc:	ldr	w0, [sp, #300]
    1c00:	orr	w2, w2, w0
    1c04:	ldr	w0, [sp, #304]
    1c08:	and	w2, w2, w0
    1c0c:	ldr	w3, [sp, #296]
    1c10:	ldr	w0, [sp, #300]
    1c14:	and	w0, w3, w0
    1c18:	orr	w0, w2, w0
    1c1c:	add	w0, w1, w0
    1c20:	str	w0, [sp, #324]
    1c24:	ldr	w1, [sp, #308]
    1c28:	ldr	w0, [sp, #328]
    1c2c:	add	w0, w1, w0
    1c30:	str	w0, [sp, #308]
    1c34:	ldr	w1, [sp, #328]
    1c38:	ldr	w0, [sp, #324]
    1c3c:	add	w0, w1, w0
    1c40:	str	w0, [sp, #292]
    1c44:	ldr	w1, [sp, #288]
    1c48:	ldr	w0, [sp, #308]
    1c4c:	ror	w2, w0, #6
    1c50:	ldr	w0, [sp, #308]
    1c54:	ror	w0, w0, #11
    1c58:	eor	w2, w2, w0
    1c5c:	ldr	w0, [sp, #308]
    1c60:	ror	w0, w0, #25
    1c64:	eor	w0, w2, w0
    1c68:	add	w1, w1, w0
    1c6c:	ldr	w2, [sp, #316]
    1c70:	ldr	w3, [sp, #308]
    1c74:	ldr	w4, [sp, #312]
    1c78:	ldr	w0, [sp, #316]
    1c7c:	eor	w0, w4, w0
    1c80:	and	w0, w3, w0
    1c84:	eor	w0, w2, w0
    1c88:	add	w1, w1, w0
    1c8c:	ldr	w0, [sp, #60]
    1c90:	add	w1, w1, w0
    1c94:	mov	w0, #0x5ed5                	// #24277
    1c98:	movk	w0, #0xab1c, lsl #16
    1c9c:	add	w0, w1, w0
    1ca0:	str	w0, [sp, #328]
    1ca4:	ldr	w0, [sp, #292]
    1ca8:	ror	w1, w0, #2
    1cac:	ldr	w0, [sp, #292]
    1cb0:	ror	w0, w0, #13
    1cb4:	eor	w1, w1, w0
    1cb8:	ldr	w0, [sp, #292]
    1cbc:	ror	w0, w0, #22
    1cc0:	eor	w1, w1, w0
    1cc4:	ldr	w2, [sp, #292]
    1cc8:	ldr	w0, [sp, #296]
    1ccc:	orr	w2, w2, w0
    1cd0:	ldr	w0, [sp, #300]
    1cd4:	and	w2, w2, w0
    1cd8:	ldr	w3, [sp, #292]
    1cdc:	ldr	w0, [sp, #296]
    1ce0:	and	w0, w3, w0
    1ce4:	orr	w0, w2, w0
    1ce8:	add	w0, w1, w0
    1cec:	str	w0, [sp, #324]
    1cf0:	ldr	w1, [sp, #304]
    1cf4:	ldr	w0, [sp, #328]
    1cf8:	add	w0, w1, w0
    1cfc:	str	w0, [sp, #304]
    1d00:	ldr	w1, [sp, #328]
    1d04:	ldr	w0, [sp, #324]
    1d08:	add	w0, w1, w0
    1d0c:	str	w0, [sp, #288]
    1d10:	ldr	w1, [sp, #316]
    1d14:	ldr	w0, [sp, #304]
    1d18:	ror	w2, w0, #6
    1d1c:	ldr	w0, [sp, #304]
    1d20:	ror	w0, w0, #11
    1d24:	eor	w2, w2, w0
    1d28:	ldr	w0, [sp, #304]
    1d2c:	ror	w0, w0, #25
    1d30:	eor	w0, w2, w0
    1d34:	add	w1, w1, w0
    1d38:	ldr	w2, [sp, #312]
    1d3c:	ldr	w3, [sp, #304]
    1d40:	ldr	w4, [sp, #308]
    1d44:	ldr	w0, [sp, #312]
    1d48:	eor	w0, w4, w0
    1d4c:	and	w0, w3, w0
    1d50:	eor	w0, w2, w0
    1d54:	add	w1, w1, w0
    1d58:	ldr	w0, [sp, #64]
    1d5c:	add	w1, w1, w0
    1d60:	mov	w0, #0xaa98                	// #43672
    1d64:	movk	w0, #0xd807, lsl #16
    1d68:	add	w0, w1, w0
    1d6c:	str	w0, [sp, #328]
    1d70:	ldr	w0, [sp, #288]
    1d74:	ror	w1, w0, #2
    1d78:	ldr	w0, [sp, #288]
    1d7c:	ror	w0, w0, #13
    1d80:	eor	w1, w1, w0
    1d84:	ldr	w0, [sp, #288]
    1d88:	ror	w0, w0, #22
    1d8c:	eor	w1, w1, w0
    1d90:	ldr	w2, [sp, #288]
    1d94:	ldr	w0, [sp, #292]
    1d98:	orr	w2, w2, w0
    1d9c:	ldr	w0, [sp, #296]
    1da0:	and	w2, w2, w0
    1da4:	ldr	w3, [sp, #288]
    1da8:	ldr	w0, [sp, #292]
    1dac:	and	w0, w3, w0
    1db0:	orr	w0, w2, w0
    1db4:	add	w0, w1, w0
    1db8:	str	w0, [sp, #324]
    1dbc:	ldr	w1, [sp, #300]
    1dc0:	ldr	w0, [sp, #328]
    1dc4:	add	w0, w1, w0
    1dc8:	str	w0, [sp, #300]
    1dcc:	ldr	w1, [sp, #328]
    1dd0:	ldr	w0, [sp, #324]
    1dd4:	add	w0, w1, w0
    1dd8:	str	w0, [sp, #316]
    1ddc:	ldr	w1, [sp, #312]
    1de0:	ldr	w0, [sp, #300]
    1de4:	ror	w2, w0, #6
    1de8:	ldr	w0, [sp, #300]
    1dec:	ror	w0, w0, #11
    1df0:	eor	w2, w2, w0
    1df4:	ldr	w0, [sp, #300]
    1df8:	ror	w0, w0, #25
    1dfc:	eor	w0, w2, w0
    1e00:	add	w1, w1, w0
    1e04:	ldr	w2, [sp, #308]
    1e08:	ldr	w3, [sp, #300]
    1e0c:	ldr	w4, [sp, #304]
    1e10:	ldr	w0, [sp, #308]
    1e14:	eor	w0, w4, w0
    1e18:	and	w0, w3, w0
    1e1c:	eor	w0, w2, w0
    1e20:	add	w1, w1, w0
    1e24:	ldr	w0, [sp, #68]
    1e28:	add	w1, w1, w0
    1e2c:	mov	w0, #0x5b01                	// #23297
    1e30:	movk	w0, #0x1283, lsl #16
    1e34:	add	w0, w1, w0
    1e38:	str	w0, [sp, #328]
    1e3c:	ldr	w0, [sp, #316]
    1e40:	ror	w1, w0, #2
    1e44:	ldr	w0, [sp, #316]
    1e48:	ror	w0, w0, #13
    1e4c:	eor	w1, w1, w0
    1e50:	ldr	w0, [sp, #316]
    1e54:	ror	w0, w0, #22
    1e58:	eor	w1, w1, w0
    1e5c:	ldr	w2, [sp, #316]
    1e60:	ldr	w0, [sp, #288]
    1e64:	orr	w2, w2, w0
    1e68:	ldr	w0, [sp, #292]
    1e6c:	and	w2, w2, w0
    1e70:	ldr	w3, [sp, #316]
    1e74:	ldr	w0, [sp, #288]
    1e78:	and	w0, w3, w0
    1e7c:	orr	w0, w2, w0
    1e80:	add	w0, w1, w0
    1e84:	str	w0, [sp, #324]
    1e88:	ldr	w1, [sp, #296]
    1e8c:	ldr	w0, [sp, #328]
    1e90:	add	w0, w1, w0
    1e94:	str	w0, [sp, #296]
    1e98:	ldr	w1, [sp, #328]
    1e9c:	ldr	w0, [sp, #324]
    1ea0:	add	w0, w1, w0
    1ea4:	str	w0, [sp, #312]
    1ea8:	ldr	w1, [sp, #308]
    1eac:	ldr	w0, [sp, #296]
    1eb0:	ror	w2, w0, #6
    1eb4:	ldr	w0, [sp, #296]
    1eb8:	ror	w0, w0, #11
    1ebc:	eor	w2, w2, w0
    1ec0:	ldr	w0, [sp, #296]
    1ec4:	ror	w0, w0, #25
    1ec8:	eor	w0, w2, w0
    1ecc:	add	w1, w1, w0
    1ed0:	ldr	w2, [sp, #304]
    1ed4:	ldr	w3, [sp, #296]
    1ed8:	ldr	w4, [sp, #300]
    1edc:	ldr	w0, [sp, #304]
    1ee0:	eor	w0, w4, w0
    1ee4:	and	w0, w3, w0
    1ee8:	eor	w0, w2, w0
    1eec:	add	w1, w1, w0
    1ef0:	ldr	w0, [sp, #72]
    1ef4:	add	w1, w1, w0
    1ef8:	mov	w0, #0x85be                	// #34238
    1efc:	movk	w0, #0x2431, lsl #16
    1f00:	add	w0, w1, w0
    1f04:	str	w0, [sp, #328]
    1f08:	ldr	w0, [sp, #312]
    1f0c:	ror	w1, w0, #2
    1f10:	ldr	w0, [sp, #312]
    1f14:	ror	w0, w0, #13
    1f18:	eor	w1, w1, w0
    1f1c:	ldr	w0, [sp, #312]
    1f20:	ror	w0, w0, #22
    1f24:	eor	w1, w1, w0
    1f28:	ldr	w2, [sp, #312]
    1f2c:	ldr	w0, [sp, #316]
    1f30:	orr	w2, w2, w0
    1f34:	ldr	w0, [sp, #288]
    1f38:	and	w2, w2, w0
    1f3c:	ldr	w3, [sp, #312]
    1f40:	ldr	w0, [sp, #316]
    1f44:	and	w0, w3, w0
    1f48:	orr	w0, w2, w0
    1f4c:	add	w0, w1, w0
    1f50:	str	w0, [sp, #324]
    1f54:	ldr	w1, [sp, #292]
    1f58:	ldr	w0, [sp, #328]
    1f5c:	add	w0, w1, w0
    1f60:	str	w0, [sp, #292]
    1f64:	ldr	w1, [sp, #328]
    1f68:	ldr	w0, [sp, #324]
    1f6c:	add	w0, w1, w0
    1f70:	str	w0, [sp, #308]
    1f74:	ldr	w1, [sp, #304]
    1f78:	ldr	w0, [sp, #292]
    1f7c:	ror	w2, w0, #6
    1f80:	ldr	w0, [sp, #292]
    1f84:	ror	w0, w0, #11
    1f88:	eor	w2, w2, w0
    1f8c:	ldr	w0, [sp, #292]
    1f90:	ror	w0, w0, #25
    1f94:	eor	w0, w2, w0
    1f98:	add	w1, w1, w0
    1f9c:	ldr	w2, [sp, #300]
    1fa0:	ldr	w3, [sp, #292]
    1fa4:	ldr	w4, [sp, #296]
    1fa8:	ldr	w0, [sp, #300]
    1fac:	eor	w0, w4, w0
    1fb0:	and	w0, w3, w0
    1fb4:	eor	w0, w2, w0
    1fb8:	add	w1, w1, w0
    1fbc:	ldr	w0, [sp, #76]
    1fc0:	add	w1, w1, w0
    1fc4:	mov	w0, #0x7dc3                	// #32195
    1fc8:	movk	w0, #0x550c, lsl #16
    1fcc:	add	w0, w1, w0
    1fd0:	str	w0, [sp, #328]
    1fd4:	ldr	w0, [sp, #308]
    1fd8:	ror	w1, w0, #2
    1fdc:	ldr	w0, [sp, #308]
    1fe0:	ror	w0, w0, #13
    1fe4:	eor	w1, w1, w0
    1fe8:	ldr	w0, [sp, #308]
    1fec:	ror	w0, w0, #22
    1ff0:	eor	w1, w1, w0
    1ff4:	ldr	w2, [sp, #308]
    1ff8:	ldr	w0, [sp, #312]
    1ffc:	orr	w2, w2, w0
    2000:	ldr	w0, [sp, #316]
    2004:	and	w2, w2, w0
    2008:	ldr	w3, [sp, #308]
    200c:	ldr	w0, [sp, #312]
    2010:	and	w0, w3, w0
    2014:	orr	w0, w2, w0
    2018:	add	w0, w1, w0
    201c:	str	w0, [sp, #324]
    2020:	ldr	w1, [sp, #288]
    2024:	ldr	w0, [sp, #328]
    2028:	add	w0, w1, w0
    202c:	str	w0, [sp, #288]
    2030:	ldr	w1, [sp, #328]
    2034:	ldr	w0, [sp, #324]
    2038:	add	w0, w1, w0
    203c:	str	w0, [sp, #304]
    2040:	ldr	w1, [sp, #300]
    2044:	ldr	w0, [sp, #288]
    2048:	ror	w2, w0, #6
    204c:	ldr	w0, [sp, #288]
    2050:	ror	w0, w0, #11
    2054:	eor	w2, w2, w0
    2058:	ldr	w0, [sp, #288]
    205c:	ror	w0, w0, #25
    2060:	eor	w0, w2, w0
    2064:	add	w1, w1, w0
    2068:	ldr	w2, [sp, #296]
    206c:	ldr	w3, [sp, #288]
    2070:	ldr	w4, [sp, #292]
    2074:	ldr	w0, [sp, #296]
    2078:	eor	w0, w4, w0
    207c:	and	w0, w3, w0
    2080:	eor	w0, w2, w0
    2084:	add	w1, w1, w0
    2088:	ldr	w0, [sp, #80]
    208c:	add	w1, w1, w0
    2090:	mov	w0, #0x5d74                	// #23924
    2094:	movk	w0, #0x72be, lsl #16
    2098:	add	w0, w1, w0
    209c:	str	w0, [sp, #328]
    20a0:	ldr	w0, [sp, #304]
    20a4:	ror	w1, w0, #2
    20a8:	ldr	w0, [sp, #304]
    20ac:	ror	w0, w0, #13
    20b0:	eor	w1, w1, w0
    20b4:	ldr	w0, [sp, #304]
    20b8:	ror	w0, w0, #22
    20bc:	eor	w1, w1, w0
    20c0:	ldr	w2, [sp, #304]
    20c4:	ldr	w0, [sp, #308]
    20c8:	orr	w2, w2, w0
    20cc:	ldr	w0, [sp, #312]
    20d0:	and	w2, w2, w0
    20d4:	ldr	w3, [sp, #304]
    20d8:	ldr	w0, [sp, #308]
    20dc:	and	w0, w3, w0
    20e0:	orr	w0, w2, w0
    20e4:	add	w0, w1, w0
    20e8:	str	w0, [sp, #324]
    20ec:	ldr	w1, [sp, #316]
    20f0:	ldr	w0, [sp, #328]
    20f4:	add	w0, w1, w0
    20f8:	str	w0, [sp, #316]
    20fc:	ldr	w1, [sp, #328]
    2100:	ldr	w0, [sp, #324]
    2104:	add	w0, w1, w0
    2108:	str	w0, [sp, #300]
    210c:	ldr	w1, [sp, #296]
    2110:	ldr	w0, [sp, #316]
    2114:	ror	w2, w0, #6
    2118:	ldr	w0, [sp, #316]
    211c:	ror	w0, w0, #11
    2120:	eor	w2, w2, w0
    2124:	ldr	w0, [sp, #316]
    2128:	ror	w0, w0, #25
    212c:	eor	w0, w2, w0
    2130:	add	w1, w1, w0
    2134:	ldr	w2, [sp, #292]
    2138:	ldr	w3, [sp, #316]
    213c:	ldr	w4, [sp, #288]
    2140:	ldr	w0, [sp, #292]
    2144:	eor	w0, w4, w0
    2148:	and	w0, w3, w0
    214c:	eor	w0, w2, w0
    2150:	add	w1, w1, w0
    2154:	ldr	w0, [sp, #84]
    2158:	add	w1, w1, w0
    215c:	mov	w0, #0xb1fe                	// #45566
    2160:	movk	w0, #0x80de, lsl #16
    2164:	add	w0, w1, w0
    2168:	str	w0, [sp, #328]
    216c:	ldr	w0, [sp, #300]
    2170:	ror	w1, w0, #2
    2174:	ldr	w0, [sp, #300]
    2178:	ror	w0, w0, #13
    217c:	eor	w1, w1, w0
    2180:	ldr	w0, [sp, #300]
    2184:	ror	w0, w0, #22
    2188:	eor	w1, w1, w0
    218c:	ldr	w2, [sp, #300]
    2190:	ldr	w0, [sp, #304]
    2194:	orr	w2, w2, w0
    2198:	ldr	w0, [sp, #308]
    219c:	and	w2, w2, w0
    21a0:	ldr	w3, [sp, #300]
    21a4:	ldr	w0, [sp, #304]
    21a8:	and	w0, w3, w0
    21ac:	orr	w0, w2, w0
    21b0:	add	w0, w1, w0
    21b4:	str	w0, [sp, #324]
    21b8:	ldr	w1, [sp, #312]
    21bc:	ldr	w0, [sp, #328]
    21c0:	add	w0, w1, w0
    21c4:	str	w0, [sp, #312]
    21c8:	ldr	w1, [sp, #328]
    21cc:	ldr	w0, [sp, #324]
    21d0:	add	w0, w1, w0
    21d4:	str	w0, [sp, #296]
    21d8:	ldr	w1, [sp, #292]
    21dc:	ldr	w0, [sp, #312]
    21e0:	ror	w2, w0, #6
    21e4:	ldr	w0, [sp, #312]
    21e8:	ror	w0, w0, #11
    21ec:	eor	w2, w2, w0
    21f0:	ldr	w0, [sp, #312]
    21f4:	ror	w0, w0, #25
    21f8:	eor	w0, w2, w0
    21fc:	add	w1, w1, w0
    2200:	ldr	w2, [sp, #288]
    2204:	ldr	w3, [sp, #312]
    2208:	ldr	w4, [sp, #316]
    220c:	ldr	w0, [sp, #288]
    2210:	eor	w0, w4, w0
    2214:	and	w0, w3, w0
    2218:	eor	w0, w2, w0
    221c:	add	w1, w1, w0
    2220:	ldr	w0, [sp, #88]
    2224:	add	w1, w1, w0
    2228:	mov	w0, #0x6a7                 	// #1703
    222c:	movk	w0, #0x9bdc, lsl #16
    2230:	add	w0, w1, w0
    2234:	str	w0, [sp, #328]
    2238:	ldr	w0, [sp, #296]
    223c:	ror	w1, w0, #2
    2240:	ldr	w0, [sp, #296]
    2244:	ror	w0, w0, #13
    2248:	eor	w1, w1, w0
    224c:	ldr	w0, [sp, #296]
    2250:	ror	w0, w0, #22
    2254:	eor	w1, w1, w0
    2258:	ldr	w2, [sp, #296]
    225c:	ldr	w0, [sp, #300]
    2260:	orr	w2, w2, w0
    2264:	ldr	w0, [sp, #304]
    2268:	and	w2, w2, w0
    226c:	ldr	w3, [sp, #296]
    2270:	ldr	w0, [sp, #300]
    2274:	and	w0, w3, w0
    2278:	orr	w0, w2, w0
    227c:	add	w0, w1, w0
    2280:	str	w0, [sp, #324]
    2284:	ldr	w1, [sp, #308]
    2288:	ldr	w0, [sp, #328]
    228c:	add	w0, w1, w0
    2290:	str	w0, [sp, #308]
    2294:	ldr	w1, [sp, #328]
    2298:	ldr	w0, [sp, #324]
    229c:	add	w0, w1, w0
    22a0:	str	w0, [sp, #292]
    22a4:	ldr	w1, [sp, #288]
    22a8:	ldr	w0, [sp, #308]
    22ac:	ror	w2, w0, #6
    22b0:	ldr	w0, [sp, #308]
    22b4:	ror	w0, w0, #11
    22b8:	eor	w2, w2, w0
    22bc:	ldr	w0, [sp, #308]
    22c0:	ror	w0, w0, #25
    22c4:	eor	w0, w2, w0
    22c8:	add	w1, w1, w0
    22cc:	ldr	w2, [sp, #316]
    22d0:	ldr	w3, [sp, #308]
    22d4:	ldr	w4, [sp, #312]
    22d8:	ldr	w0, [sp, #316]
    22dc:	eor	w0, w4, w0
    22e0:	and	w0, w3, w0
    22e4:	eor	w0, w2, w0
    22e8:	add	w1, w1, w0
    22ec:	ldr	w0, [sp, #92]
    22f0:	add	w1, w1, w0
    22f4:	mov	w0, #0xf174                	// #61812
    22f8:	movk	w0, #0xc19b, lsl #16
    22fc:	add	w0, w1, w0
    2300:	str	w0, [sp, #328]
    2304:	ldr	w0, [sp, #292]
    2308:	ror	w1, w0, #2
    230c:	ldr	w0, [sp, #292]
    2310:	ror	w0, w0, #13
    2314:	eor	w1, w1, w0
    2318:	ldr	w0, [sp, #292]
    231c:	ror	w0, w0, #22
    2320:	eor	w1, w1, w0
    2324:	ldr	w2, [sp, #292]
    2328:	ldr	w0, [sp, #296]
    232c:	orr	w2, w2, w0
    2330:	ldr	w0, [sp, #300]
    2334:	and	w2, w2, w0
    2338:	ldr	w3, [sp, #292]
    233c:	ldr	w0, [sp, #296]
    2340:	and	w0, w3, w0
    2344:	orr	w0, w2, w0
    2348:	add	w0, w1, w0
    234c:	str	w0, [sp, #324]
    2350:	ldr	w1, [sp, #304]
    2354:	ldr	w0, [sp, #328]
    2358:	add	w0, w1, w0
    235c:	str	w0, [sp, #304]
    2360:	ldr	w1, [sp, #328]
    2364:	ldr	w0, [sp, #324]
    2368:	add	w0, w1, w0
    236c:	str	w0, [sp, #288]
    2370:	ldr	w1, [sp, #316]
    2374:	ldr	w0, [sp, #304]
    2378:	ror	w2, w0, #6
    237c:	ldr	w0, [sp, #304]
    2380:	ror	w0, w0, #11
    2384:	eor	w2, w2, w0
    2388:	ldr	w0, [sp, #304]
    238c:	ror	w0, w0, #25
    2390:	eor	w0, w2, w0
    2394:	add	w1, w1, w0
    2398:	ldr	w2, [sp, #312]
    239c:	ldr	w3, [sp, #304]
    23a0:	ldr	w4, [sp, #308]
    23a4:	ldr	w0, [sp, #312]
    23a8:	eor	w0, w4, w0
    23ac:	and	w0, w3, w0
    23b0:	eor	w0, w2, w0
    23b4:	add	w1, w1, w0
    23b8:	ldr	w0, [sp, #96]
    23bc:	add	w1, w1, w0
    23c0:	mov	w0, #0x69c1                	// #27073
    23c4:	movk	w0, #0xe49b, lsl #16
    23c8:	add	w0, w1, w0
    23cc:	str	w0, [sp, #328]
    23d0:	ldr	w0, [sp, #288]
    23d4:	ror	w1, w0, #2
    23d8:	ldr	w0, [sp, #288]
    23dc:	ror	w0, w0, #13
    23e0:	eor	w1, w1, w0
    23e4:	ldr	w0, [sp, #288]
    23e8:	ror	w0, w0, #22
    23ec:	eor	w1, w1, w0
    23f0:	ldr	w2, [sp, #288]
    23f4:	ldr	w0, [sp, #292]
    23f8:	orr	w2, w2, w0
    23fc:	ldr	w0, [sp, #296]
    2400:	and	w2, w2, w0
    2404:	ldr	w3, [sp, #288]
    2408:	ldr	w0, [sp, #292]
    240c:	and	w0, w3, w0
    2410:	orr	w0, w2, w0
    2414:	add	w0, w1, w0
    2418:	str	w0, [sp, #324]
    241c:	ldr	w1, [sp, #300]
    2420:	ldr	w0, [sp, #328]
    2424:	add	w0, w1, w0
    2428:	str	w0, [sp, #300]
    242c:	ldr	w1, [sp, #328]
    2430:	ldr	w0, [sp, #324]
    2434:	add	w0, w1, w0
    2438:	str	w0, [sp, #316]
    243c:	ldr	w1, [sp, #312]
    2440:	ldr	w0, [sp, #300]
    2444:	ror	w2, w0, #6
    2448:	ldr	w0, [sp, #300]
    244c:	ror	w0, w0, #11
    2450:	eor	w2, w2, w0
    2454:	ldr	w0, [sp, #300]
    2458:	ror	w0, w0, #25
    245c:	eor	w0, w2, w0
    2460:	add	w1, w1, w0
    2464:	ldr	w2, [sp, #308]
    2468:	ldr	w3, [sp, #300]
    246c:	ldr	w4, [sp, #304]
    2470:	ldr	w0, [sp, #308]
    2474:	eor	w0, w4, w0
    2478:	and	w0, w3, w0
    247c:	eor	w0, w2, w0
    2480:	add	w1, w1, w0
    2484:	ldr	w0, [sp, #100]
    2488:	add	w1, w1, w0
    248c:	mov	w0, #0x4786                	// #18310
    2490:	movk	w0, #0xefbe, lsl #16
    2494:	add	w0, w1, w0
    2498:	str	w0, [sp, #328]
    249c:	ldr	w0, [sp, #316]
    24a0:	ror	w1, w0, #2
    24a4:	ldr	w0, [sp, #316]
    24a8:	ror	w0, w0, #13
    24ac:	eor	w1, w1, w0
    24b0:	ldr	w0, [sp, #316]
    24b4:	ror	w0, w0, #22
    24b8:	eor	w1, w1, w0
    24bc:	ldr	w2, [sp, #316]
    24c0:	ldr	w0, [sp, #288]
    24c4:	orr	w2, w2, w0
    24c8:	ldr	w0, [sp, #292]
    24cc:	and	w2, w2, w0
    24d0:	ldr	w3, [sp, #316]
    24d4:	ldr	w0, [sp, #288]
    24d8:	and	w0, w3, w0
    24dc:	orr	w0, w2, w0
    24e0:	add	w0, w1, w0
    24e4:	str	w0, [sp, #324]
    24e8:	ldr	w1, [sp, #296]
    24ec:	ldr	w0, [sp, #328]
    24f0:	add	w0, w1, w0
    24f4:	str	w0, [sp, #296]
    24f8:	ldr	w1, [sp, #328]
    24fc:	ldr	w0, [sp, #324]
    2500:	add	w0, w1, w0
    2504:	str	w0, [sp, #312]
    2508:	ldr	w1, [sp, #308]
    250c:	ldr	w0, [sp, #296]
    2510:	ror	w2, w0, #6
    2514:	ldr	w0, [sp, #296]
    2518:	ror	w0, w0, #11
    251c:	eor	w2, w2, w0
    2520:	ldr	w0, [sp, #296]
    2524:	ror	w0, w0, #25
    2528:	eor	w0, w2, w0
    252c:	add	w1, w1, w0
    2530:	ldr	w2, [sp, #304]
    2534:	ldr	w3, [sp, #296]
    2538:	ldr	w4, [sp, #300]
    253c:	ldr	w0, [sp, #304]
    2540:	eor	w0, w4, w0
    2544:	and	w0, w3, w0
    2548:	eor	w0, w2, w0
    254c:	add	w1, w1, w0
    2550:	ldr	w0, [sp, #104]
    2554:	add	w1, w1, w0
    2558:	mov	w0, #0x9dc6                	// #40390
    255c:	movk	w0, #0xfc1, lsl #16
    2560:	add	w0, w1, w0
    2564:	str	w0, [sp, #328]
    2568:	ldr	w0, [sp, #312]
    256c:	ror	w1, w0, #2
    2570:	ldr	w0, [sp, #312]
    2574:	ror	w0, w0, #13
    2578:	eor	w1, w1, w0
    257c:	ldr	w0, [sp, #312]
    2580:	ror	w0, w0, #22
    2584:	eor	w1, w1, w0
    2588:	ldr	w2, [sp, #312]
    258c:	ldr	w0, [sp, #316]
    2590:	orr	w2, w2, w0
    2594:	ldr	w0, [sp, #288]
    2598:	and	w2, w2, w0
    259c:	ldr	w3, [sp, #312]
    25a0:	ldr	w0, [sp, #316]
    25a4:	and	w0, w3, w0
    25a8:	orr	w0, w2, w0
    25ac:	add	w0, w1, w0
    25b0:	str	w0, [sp, #324]
    25b4:	ldr	w1, [sp, #292]
    25b8:	ldr	w0, [sp, #328]
    25bc:	add	w0, w1, w0
    25c0:	str	w0, [sp, #292]
    25c4:	ldr	w1, [sp, #328]
    25c8:	ldr	w0, [sp, #324]
    25cc:	add	w0, w1, w0
    25d0:	str	w0, [sp, #308]
    25d4:	ldr	w1, [sp, #304]
    25d8:	ldr	w0, [sp, #292]
    25dc:	ror	w2, w0, #6
    25e0:	ldr	w0, [sp, #292]
    25e4:	ror	w0, w0, #11
    25e8:	eor	w2, w2, w0
    25ec:	ldr	w0, [sp, #292]
    25f0:	ror	w0, w0, #25
    25f4:	eor	w0, w2, w0
    25f8:	add	w1, w1, w0
    25fc:	ldr	w2, [sp, #300]
    2600:	ldr	w3, [sp, #292]
    2604:	ldr	w4, [sp, #296]
    2608:	ldr	w0, [sp, #300]
    260c:	eor	w0, w4, w0
    2610:	and	w0, w3, w0
    2614:	eor	w0, w2, w0
    2618:	add	w1, w1, w0
    261c:	ldr	w0, [sp, #108]
    2620:	add	w1, w1, w0
    2624:	mov	w0, #0xa1cc                	// #41420
    2628:	movk	w0, #0x240c, lsl #16
    262c:	add	w0, w1, w0
    2630:	str	w0, [sp, #328]
    2634:	ldr	w0, [sp, #308]
    2638:	ror	w1, w0, #2
    263c:	ldr	w0, [sp, #308]
    2640:	ror	w0, w0, #13
    2644:	eor	w1, w1, w0
    2648:	ldr	w0, [sp, #308]
    264c:	ror	w0, w0, #22
    2650:	eor	w1, w1, w0
    2654:	ldr	w2, [sp, #308]
    2658:	ldr	w0, [sp, #312]
    265c:	orr	w2, w2, w0
    2660:	ldr	w0, [sp, #316]
    2664:	and	w2, w2, w0
    2668:	ldr	w3, [sp, #308]
    266c:	ldr	w0, [sp, #312]
    2670:	and	w0, w3, w0
    2674:	orr	w0, w2, w0
    2678:	add	w0, w1, w0
    267c:	str	w0, [sp, #324]
    2680:	ldr	w1, [sp, #288]
    2684:	ldr	w0, [sp, #328]
    2688:	add	w0, w1, w0
    268c:	str	w0, [sp, #288]
    2690:	ldr	w1, [sp, #328]
    2694:	ldr	w0, [sp, #324]
    2698:	add	w0, w1, w0
    269c:	str	w0, [sp, #304]
    26a0:	ldr	w1, [sp, #300]
    26a4:	ldr	w0, [sp, #288]
    26a8:	ror	w2, w0, #6
    26ac:	ldr	w0, [sp, #288]
    26b0:	ror	w0, w0, #11
    26b4:	eor	w2, w2, w0
    26b8:	ldr	w0, [sp, #288]
    26bc:	ror	w0, w0, #25
    26c0:	eor	w0, w2, w0
    26c4:	add	w1, w1, w0
    26c8:	ldr	w2, [sp, #296]
    26cc:	ldr	w3, [sp, #288]
    26d0:	ldr	w4, [sp, #292]
    26d4:	ldr	w0, [sp, #296]
    26d8:	eor	w0, w4, w0
    26dc:	and	w0, w3, w0
    26e0:	eor	w0, w2, w0
    26e4:	add	w1, w1, w0
    26e8:	ldr	w0, [sp, #112]
    26ec:	add	w1, w1, w0
    26f0:	mov	w0, #0x2c6f                	// #11375
    26f4:	movk	w0, #0x2de9, lsl #16
    26f8:	add	w0, w1, w0
    26fc:	str	w0, [sp, #328]
    2700:	ldr	w0, [sp, #304]
    2704:	ror	w1, w0, #2
    2708:	ldr	w0, [sp, #304]
    270c:	ror	w0, w0, #13
    2710:	eor	w1, w1, w0
    2714:	ldr	w0, [sp, #304]
    2718:	ror	w0, w0, #22
    271c:	eor	w1, w1, w0
    2720:	ldr	w2, [sp, #304]
    2724:	ldr	w0, [sp, #308]
    2728:	orr	w2, w2, w0
    272c:	ldr	w0, [sp, #312]
    2730:	and	w2, w2, w0
    2734:	ldr	w3, [sp, #304]
    2738:	ldr	w0, [sp, #308]
    273c:	and	w0, w3, w0
    2740:	orr	w0, w2, w0
    2744:	add	w0, w1, w0
    2748:	str	w0, [sp, #324]
    274c:	ldr	w1, [sp, #316]
    2750:	ldr	w0, [sp, #328]
    2754:	add	w0, w1, w0
    2758:	str	w0, [sp, #316]
    275c:	ldr	w1, [sp, #328]
    2760:	ldr	w0, [sp, #324]
    2764:	add	w0, w1, w0
    2768:	str	w0, [sp, #300]
    276c:	ldr	w1, [sp, #296]
    2770:	ldr	w0, [sp, #316]
    2774:	ror	w2, w0, #6
    2778:	ldr	w0, [sp, #316]
    277c:	ror	w0, w0, #11
    2780:	eor	w2, w2, w0
    2784:	ldr	w0, [sp, #316]
    2788:	ror	w0, w0, #25
    278c:	eor	w0, w2, w0
    2790:	add	w1, w1, w0
    2794:	ldr	w2, [sp, #292]
    2798:	ldr	w3, [sp, #316]
    279c:	ldr	w4, [sp, #288]
    27a0:	ldr	w0, [sp, #292]
    27a4:	eor	w0, w4, w0
    27a8:	and	w0, w3, w0
    27ac:	eor	w0, w2, w0
    27b0:	add	w1, w1, w0
    27b4:	ldr	w0, [sp, #116]
    27b8:	add	w1, w1, w0
    27bc:	mov	w0, #0x84aa                	// #33962
    27c0:	movk	w0, #0x4a74, lsl #16
    27c4:	add	w0, w1, w0
    27c8:	str	w0, [sp, #328]
    27cc:	ldr	w0, [sp, #300]
    27d0:	ror	w1, w0, #2
    27d4:	ldr	w0, [sp, #300]
    27d8:	ror	w0, w0, #13
    27dc:	eor	w1, w1, w0
    27e0:	ldr	w0, [sp, #300]
    27e4:	ror	w0, w0, #22
    27e8:	eor	w1, w1, w0
    27ec:	ldr	w2, [sp, #300]
    27f0:	ldr	w0, [sp, #304]
    27f4:	orr	w2, w2, w0
    27f8:	ldr	w0, [sp, #308]
    27fc:	and	w2, w2, w0
    2800:	ldr	w3, [sp, #300]
    2804:	ldr	w0, [sp, #304]
    2808:	and	w0, w3, w0
    280c:	orr	w0, w2, w0
    2810:	add	w0, w1, w0
    2814:	str	w0, [sp, #324]
    2818:	ldr	w1, [sp, #312]
    281c:	ldr	w0, [sp, #328]
    2820:	add	w0, w1, w0
    2824:	str	w0, [sp, #312]
    2828:	ldr	w1, [sp, #328]
    282c:	ldr	w0, [sp, #324]
    2830:	add	w0, w1, w0
    2834:	str	w0, [sp, #296]
    2838:	ldr	w1, [sp, #292]
    283c:	ldr	w0, [sp, #312]
    2840:	ror	w2, w0, #6
    2844:	ldr	w0, [sp, #312]
    2848:	ror	w0, w0, #11
    284c:	eor	w2, w2, w0
    2850:	ldr	w0, [sp, #312]
    2854:	ror	w0, w0, #25
    2858:	eor	w0, w2, w0
    285c:	add	w1, w1, w0
    2860:	ldr	w2, [sp, #288]
    2864:	ldr	w3, [sp, #312]
    2868:	ldr	w4, [sp, #316]
    286c:	ldr	w0, [sp, #288]
    2870:	eor	w0, w4, w0
    2874:	and	w0, w3, w0
    2878:	eor	w0, w2, w0
    287c:	add	w1, w1, w0
    2880:	ldr	w0, [sp, #120]
    2884:	add	w1, w1, w0
    2888:	mov	w0, #0xa9dc                	// #43484
    288c:	movk	w0, #0x5cb0, lsl #16
    2890:	add	w0, w1, w0
    2894:	str	w0, [sp, #328]
    2898:	ldr	w0, [sp, #296]
    289c:	ror	w1, w0, #2
    28a0:	ldr	w0, [sp, #296]
    28a4:	ror	w0, w0, #13
    28a8:	eor	w1, w1, w0
    28ac:	ldr	w0, [sp, #296]
    28b0:	ror	w0, w0, #22
    28b4:	eor	w1, w1, w0
    28b8:	ldr	w2, [sp, #296]
    28bc:	ldr	w0, [sp, #300]
    28c0:	orr	w2, w2, w0
    28c4:	ldr	w0, [sp, #304]
    28c8:	and	w2, w2, w0
    28cc:	ldr	w3, [sp, #296]
    28d0:	ldr	w0, [sp, #300]
    28d4:	and	w0, w3, w0
    28d8:	orr	w0, w2, w0
    28dc:	add	w0, w1, w0
    28e0:	str	w0, [sp, #324]
    28e4:	ldr	w1, [sp, #308]
    28e8:	ldr	w0, [sp, #328]
    28ec:	add	w0, w1, w0
    28f0:	str	w0, [sp, #308]
    28f4:	ldr	w1, [sp, #328]
    28f8:	ldr	w0, [sp, #324]
    28fc:	add	w0, w1, w0
    2900:	str	w0, [sp, #292]
    2904:	ldr	w1, [sp, #288]
    2908:	ldr	w0, [sp, #308]
    290c:	ror	w2, w0, #6
    2910:	ldr	w0, [sp, #308]
    2914:	ror	w0, w0, #11
    2918:	eor	w2, w2, w0
    291c:	ldr	w0, [sp, #308]
    2920:	ror	w0, w0, #25
    2924:	eor	w0, w2, w0
    2928:	add	w1, w1, w0
    292c:	ldr	w2, [sp, #316]
    2930:	ldr	w3, [sp, #308]
    2934:	ldr	w4, [sp, #312]
    2938:	ldr	w0, [sp, #316]
    293c:	eor	w0, w4, w0
    2940:	and	w0, w3, w0
    2944:	eor	w0, w2, w0
    2948:	add	w1, w1, w0
    294c:	ldr	w0, [sp, #124]
    2950:	add	w1, w1, w0
    2954:	mov	w0, #0x88da                	// #35034
    2958:	movk	w0, #0x76f9, lsl #16
    295c:	add	w0, w1, w0
    2960:	str	w0, [sp, #328]
    2964:	ldr	w0, [sp, #292]
    2968:	ror	w1, w0, #2
    296c:	ldr	w0, [sp, #292]
    2970:	ror	w0, w0, #13
    2974:	eor	w1, w1, w0
    2978:	ldr	w0, [sp, #292]
    297c:	ror	w0, w0, #22
    2980:	eor	w1, w1, w0
    2984:	ldr	w2, [sp, #292]
    2988:	ldr	w0, [sp, #296]
    298c:	orr	w2, w2, w0
    2990:	ldr	w0, [sp, #300]
    2994:	and	w2, w2, w0
    2998:	ldr	w3, [sp, #292]
    299c:	ldr	w0, [sp, #296]
    29a0:	and	w0, w3, w0
    29a4:	orr	w0, w2, w0
    29a8:	add	w0, w1, w0
    29ac:	str	w0, [sp, #324]
    29b0:	ldr	w1, [sp, #304]
    29b4:	ldr	w0, [sp, #328]
    29b8:	add	w0, w1, w0
    29bc:	str	w0, [sp, #304]
    29c0:	ldr	w1, [sp, #328]
    29c4:	ldr	w0, [sp, #324]
    29c8:	add	w0, w1, w0
    29cc:	str	w0, [sp, #288]
    29d0:	ldr	w1, [sp, #316]
    29d4:	ldr	w0, [sp, #304]
    29d8:	ror	w2, w0, #6
    29dc:	ldr	w0, [sp, #304]
    29e0:	ror	w0, w0, #11
    29e4:	eor	w2, w2, w0
    29e8:	ldr	w0, [sp, #304]
    29ec:	ror	w0, w0, #25
    29f0:	eor	w0, w2, w0
    29f4:	add	w1, w1, w0
    29f8:	ldr	w2, [sp, #312]
    29fc:	ldr	w3, [sp, #304]
    2a00:	ldr	w4, [sp, #308]
    2a04:	ldr	w0, [sp, #312]
    2a08:	eor	w0, w4, w0
    2a0c:	and	w0, w3, w0
    2a10:	eor	w0, w2, w0
    2a14:	add	w1, w1, w0
    2a18:	ldr	w0, [sp, #128]
    2a1c:	add	w1, w1, w0
    2a20:	mov	w0, #0x5152                	// #20818
    2a24:	movk	w0, #0x983e, lsl #16
    2a28:	add	w0, w1, w0
    2a2c:	str	w0, [sp, #328]
    2a30:	ldr	w0, [sp, #288]
    2a34:	ror	w1, w0, #2
    2a38:	ldr	w0, [sp, #288]
    2a3c:	ror	w0, w0, #13
    2a40:	eor	w1, w1, w0
    2a44:	ldr	w0, [sp, #288]
    2a48:	ror	w0, w0, #22
    2a4c:	eor	w1, w1, w0
    2a50:	ldr	w2, [sp, #288]
    2a54:	ldr	w0, [sp, #292]
    2a58:	orr	w2, w2, w0
    2a5c:	ldr	w0, [sp, #296]
    2a60:	and	w2, w2, w0
    2a64:	ldr	w3, [sp, #288]
    2a68:	ldr	w0, [sp, #292]
    2a6c:	and	w0, w3, w0
    2a70:	orr	w0, w2, w0
    2a74:	add	w0, w1, w0
    2a78:	str	w0, [sp, #324]
    2a7c:	ldr	w1, [sp, #300]
    2a80:	ldr	w0, [sp, #328]
    2a84:	add	w0, w1, w0
    2a88:	str	w0, [sp, #300]
    2a8c:	ldr	w1, [sp, #328]
    2a90:	ldr	w0, [sp, #324]
    2a94:	add	w0, w1, w0
    2a98:	str	w0, [sp, #316]
    2a9c:	ldr	w1, [sp, #312]
    2aa0:	ldr	w0, [sp, #300]
    2aa4:	ror	w2, w0, #6
    2aa8:	ldr	w0, [sp, #300]
    2aac:	ror	w0, w0, #11
    2ab0:	eor	w2, w2, w0
    2ab4:	ldr	w0, [sp, #300]
    2ab8:	ror	w0, w0, #25
    2abc:	eor	w0, w2, w0
    2ac0:	add	w1, w1, w0
    2ac4:	ldr	w2, [sp, #308]
    2ac8:	ldr	w3, [sp, #300]
    2acc:	ldr	w4, [sp, #304]
    2ad0:	ldr	w0, [sp, #308]
    2ad4:	eor	w0, w4, w0
    2ad8:	and	w0, w3, w0
    2adc:	eor	w0, w2, w0
    2ae0:	add	w1, w1, w0
    2ae4:	ldr	w0, [sp, #132]
    2ae8:	add	w1, w1, w0
    2aec:	mov	w0, #0xc66d                	// #50797
    2af0:	movk	w0, #0xa831, lsl #16
    2af4:	add	w0, w1, w0
    2af8:	str	w0, [sp, #328]
    2afc:	ldr	w0, [sp, #316]
    2b00:	ror	w1, w0, #2
    2b04:	ldr	w0, [sp, #316]
    2b08:	ror	w0, w0, #13
    2b0c:	eor	w1, w1, w0
    2b10:	ldr	w0, [sp, #316]
    2b14:	ror	w0, w0, #22
    2b18:	eor	w1, w1, w0
    2b1c:	ldr	w2, [sp, #316]
    2b20:	ldr	w0, [sp, #288]
    2b24:	orr	w2, w2, w0
    2b28:	ldr	w0, [sp, #292]
    2b2c:	and	w2, w2, w0
    2b30:	ldr	w3, [sp, #316]
    2b34:	ldr	w0, [sp, #288]
    2b38:	and	w0, w3, w0
    2b3c:	orr	w0, w2, w0
    2b40:	add	w0, w1, w0
    2b44:	str	w0, [sp, #324]
    2b48:	ldr	w1, [sp, #296]
    2b4c:	ldr	w0, [sp, #328]
    2b50:	add	w0, w1, w0
    2b54:	str	w0, [sp, #296]
    2b58:	ldr	w1, [sp, #328]
    2b5c:	ldr	w0, [sp, #324]
    2b60:	add	w0, w1, w0
    2b64:	str	w0, [sp, #312]
    2b68:	ldr	w1, [sp, #308]
    2b6c:	ldr	w0, [sp, #296]
    2b70:	ror	w2, w0, #6
    2b74:	ldr	w0, [sp, #296]
    2b78:	ror	w0, w0, #11
    2b7c:	eor	w2, w2, w0
    2b80:	ldr	w0, [sp, #296]
    2b84:	ror	w0, w0, #25
    2b88:	eor	w0, w2, w0
    2b8c:	add	w1, w1, w0
    2b90:	ldr	w2, [sp, #304]
    2b94:	ldr	w3, [sp, #296]
    2b98:	ldr	w4, [sp, #300]
    2b9c:	ldr	w0, [sp, #304]
    2ba0:	eor	w0, w4, w0
    2ba4:	and	w0, w3, w0
    2ba8:	eor	w0, w2, w0
    2bac:	add	w1, w1, w0
    2bb0:	ldr	w0, [sp, #136]
    2bb4:	add	w1, w1, w0
    2bb8:	mov	w0, #0x27c8                	// #10184
    2bbc:	movk	w0, #0xb003, lsl #16
    2bc0:	add	w0, w1, w0
    2bc4:	str	w0, [sp, #328]
    2bc8:	ldr	w0, [sp, #312]
    2bcc:	ror	w1, w0, #2
    2bd0:	ldr	w0, [sp, #312]
    2bd4:	ror	w0, w0, #13
    2bd8:	eor	w1, w1, w0
    2bdc:	ldr	w0, [sp, #312]
    2be0:	ror	w0, w0, #22
    2be4:	eor	w1, w1, w0
    2be8:	ldr	w2, [sp, #312]
    2bec:	ldr	w0, [sp, #316]
    2bf0:	orr	w2, w2, w0
    2bf4:	ldr	w0, [sp, #288]
    2bf8:	and	w2, w2, w0
    2bfc:	ldr	w3, [sp, #312]
    2c00:	ldr	w0, [sp, #316]
    2c04:	and	w0, w3, w0
    2c08:	orr	w0, w2, w0
    2c0c:	add	w0, w1, w0
    2c10:	str	w0, [sp, #324]
    2c14:	ldr	w1, [sp, #292]
    2c18:	ldr	w0, [sp, #328]
    2c1c:	add	w0, w1, w0
    2c20:	str	w0, [sp, #292]
    2c24:	ldr	w1, [sp, #328]
    2c28:	ldr	w0, [sp, #324]
    2c2c:	add	w0, w1, w0
    2c30:	str	w0, [sp, #308]
    2c34:	ldr	w1, [sp, #304]
    2c38:	ldr	w0, [sp, #292]
    2c3c:	ror	w2, w0, #6
    2c40:	ldr	w0, [sp, #292]
    2c44:	ror	w0, w0, #11
    2c48:	eor	w2, w2, w0
    2c4c:	ldr	w0, [sp, #292]
    2c50:	ror	w0, w0, #25
    2c54:	eor	w0, w2, w0
    2c58:	add	w1, w1, w0
    2c5c:	ldr	w2, [sp, #300]
    2c60:	ldr	w3, [sp, #292]
    2c64:	ldr	w4, [sp, #296]
    2c68:	ldr	w0, [sp, #300]
    2c6c:	eor	w0, w4, w0
    2c70:	and	w0, w3, w0
    2c74:	eor	w0, w2, w0
    2c78:	add	w1, w1, w0
    2c7c:	ldr	w0, [sp, #140]
    2c80:	add	w1, w1, w0
    2c84:	mov	w0, #0x7fc7                	// #32711
    2c88:	movk	w0, #0xbf59, lsl #16
    2c8c:	add	w0, w1, w0
    2c90:	str	w0, [sp, #328]
    2c94:	ldr	w0, [sp, #308]
    2c98:	ror	w1, w0, #2
    2c9c:	ldr	w0, [sp, #308]
    2ca0:	ror	w0, w0, #13
    2ca4:	eor	w1, w1, w0
    2ca8:	ldr	w0, [sp, #308]
    2cac:	ror	w0, w0, #22
    2cb0:	eor	w1, w1, w0
    2cb4:	ldr	w2, [sp, #308]
    2cb8:	ldr	w0, [sp, #312]
    2cbc:	orr	w2, w2, w0
    2cc0:	ldr	w0, [sp, #316]
    2cc4:	and	w2, w2, w0
    2cc8:	ldr	w3, [sp, #308]
    2ccc:	ldr	w0, [sp, #312]
    2cd0:	and	w0, w3, w0
    2cd4:	orr	w0, w2, w0
    2cd8:	add	w0, w1, w0
    2cdc:	str	w0, [sp, #324]
    2ce0:	ldr	w1, [sp, #288]
    2ce4:	ldr	w0, [sp, #328]
    2ce8:	add	w0, w1, w0
    2cec:	str	w0, [sp, #288]
    2cf0:	ldr	w1, [sp, #328]
    2cf4:	ldr	w0, [sp, #324]
    2cf8:	add	w0, w1, w0
    2cfc:	str	w0, [sp, #304]
    2d00:	ldr	w1, [sp, #300]
    2d04:	ldr	w0, [sp, #288]
    2d08:	ror	w2, w0, #6
    2d0c:	ldr	w0, [sp, #288]
    2d10:	ror	w0, w0, #11
    2d14:	eor	w2, w2, w0
    2d18:	ldr	w0, [sp, #288]
    2d1c:	ror	w0, w0, #25
    2d20:	eor	w0, w2, w0
    2d24:	add	w1, w1, w0
    2d28:	ldr	w2, [sp, #296]
    2d2c:	ldr	w3, [sp, #288]
    2d30:	ldr	w4, [sp, #292]
    2d34:	ldr	w0, [sp, #296]
    2d38:	eor	w0, w4, w0
    2d3c:	and	w0, w3, w0
    2d40:	eor	w0, w2, w0
    2d44:	add	w1, w1, w0
    2d48:	ldr	w0, [sp, #144]
    2d4c:	add	w1, w1, w0
    2d50:	mov	w0, #0xbf3                 	// #3059
    2d54:	movk	w0, #0xc6e0, lsl #16
    2d58:	add	w0, w1, w0
    2d5c:	str	w0, [sp, #328]
    2d60:	ldr	w0, [sp, #304]
    2d64:	ror	w1, w0, #2
    2d68:	ldr	w0, [sp, #304]
    2d6c:	ror	w0, w0, #13
    2d70:	eor	w1, w1, w0
    2d74:	ldr	w0, [sp, #304]
    2d78:	ror	w0, w0, #22
    2d7c:	eor	w1, w1, w0
    2d80:	ldr	w2, [sp, #304]
    2d84:	ldr	w0, [sp, #308]
    2d88:	orr	w2, w2, w0
    2d8c:	ldr	w0, [sp, #312]
    2d90:	and	w2, w2, w0
    2d94:	ldr	w3, [sp, #304]
    2d98:	ldr	w0, [sp, #308]
    2d9c:	and	w0, w3, w0
    2da0:	orr	w0, w2, w0
    2da4:	add	w0, w1, w0
    2da8:	str	w0, [sp, #324]
    2dac:	ldr	w1, [sp, #316]
    2db0:	ldr	w0, [sp, #328]
    2db4:	add	w0, w1, w0
    2db8:	str	w0, [sp, #316]
    2dbc:	ldr	w1, [sp, #328]
    2dc0:	ldr	w0, [sp, #324]
    2dc4:	add	w0, w1, w0
    2dc8:	str	w0, [sp, #300]
    2dcc:	ldr	w1, [sp, #296]
    2dd0:	ldr	w0, [sp, #316]
    2dd4:	ror	w2, w0, #6
    2dd8:	ldr	w0, [sp, #316]
    2ddc:	ror	w0, w0, #11
    2de0:	eor	w2, w2, w0
    2de4:	ldr	w0, [sp, #316]
    2de8:	ror	w0, w0, #25
    2dec:	eor	w0, w2, w0
    2df0:	add	w1, w1, w0
    2df4:	ldr	w2, [sp, #292]
    2df8:	ldr	w3, [sp, #316]
    2dfc:	ldr	w4, [sp, #288]
    2e00:	ldr	w0, [sp, #292]
    2e04:	eor	w0, w4, w0
    2e08:	and	w0, w3, w0
    2e0c:	eor	w0, w2, w0
    2e10:	add	w1, w1, w0
    2e14:	ldr	w0, [sp, #148]
    2e18:	add	w1, w1, w0
    2e1c:	mov	w0, #0x9147                	// #37191
    2e20:	movk	w0, #0xd5a7, lsl #16
    2e24:	add	w0, w1, w0
    2e28:	str	w0, [sp, #328]
    2e2c:	ldr	w0, [sp, #300]
    2e30:	ror	w1, w0, #2
    2e34:	ldr	w0, [sp, #300]
    2e38:	ror	w0, w0, #13
    2e3c:	eor	w1, w1, w0
    2e40:	ldr	w0, [sp, #300]
    2e44:	ror	w0, w0, #22
    2e48:	eor	w1, w1, w0
    2e4c:	ldr	w2, [sp, #300]
    2e50:	ldr	w0, [sp, #304]
    2e54:	orr	w2, w2, w0
    2e58:	ldr	w0, [sp, #308]
    2e5c:	and	w2, w2, w0
    2e60:	ldr	w3, [sp, #300]
    2e64:	ldr	w0, [sp, #304]
    2e68:	and	w0, w3, w0
    2e6c:	orr	w0, w2, w0
    2e70:	add	w0, w1, w0
    2e74:	str	w0, [sp, #324]
    2e78:	ldr	w1, [sp, #312]
    2e7c:	ldr	w0, [sp, #328]
    2e80:	add	w0, w1, w0
    2e84:	str	w0, [sp, #312]
    2e88:	ldr	w1, [sp, #328]
    2e8c:	ldr	w0, [sp, #324]
    2e90:	add	w0, w1, w0
    2e94:	str	w0, [sp, #296]
    2e98:	ldr	w1, [sp, #292]
    2e9c:	ldr	w0, [sp, #312]
    2ea0:	ror	w2, w0, #6
    2ea4:	ldr	w0, [sp, #312]
    2ea8:	ror	w0, w0, #11
    2eac:	eor	w2, w2, w0
    2eb0:	ldr	w0, [sp, #312]
    2eb4:	ror	w0, w0, #25
    2eb8:	eor	w0, w2, w0
    2ebc:	add	w1, w1, w0
    2ec0:	ldr	w2, [sp, #288]
    2ec4:	ldr	w3, [sp, #312]
    2ec8:	ldr	w4, [sp, #316]
    2ecc:	ldr	w0, [sp, #288]
    2ed0:	eor	w0, w4, w0
    2ed4:	and	w0, w3, w0
    2ed8:	eor	w0, w2, w0
    2edc:	add	w1, w1, w0
    2ee0:	ldr	w0, [sp, #152]
    2ee4:	add	w1, w1, w0
    2ee8:	mov	w0, #0x6351                	// #25425
    2eec:	movk	w0, #0x6ca, lsl #16
    2ef0:	add	w0, w1, w0
    2ef4:	str	w0, [sp, #328]
    2ef8:	ldr	w0, [sp, #296]
    2efc:	ror	w1, w0, #2
    2f00:	ldr	w0, [sp, #296]
    2f04:	ror	w0, w0, #13
    2f08:	eor	w1, w1, w0
    2f0c:	ldr	w0, [sp, #296]
    2f10:	ror	w0, w0, #22
    2f14:	eor	w1, w1, w0
    2f18:	ldr	w2, [sp, #296]
    2f1c:	ldr	w0, [sp, #300]
    2f20:	orr	w2, w2, w0
    2f24:	ldr	w0, [sp, #304]
    2f28:	and	w2, w2, w0
    2f2c:	ldr	w3, [sp, #296]
    2f30:	ldr	w0, [sp, #300]
    2f34:	and	w0, w3, w0
    2f38:	orr	w0, w2, w0
    2f3c:	add	w0, w1, w0
    2f40:	str	w0, [sp, #324]
    2f44:	ldr	w1, [sp, #308]
    2f48:	ldr	w0, [sp, #328]
    2f4c:	add	w0, w1, w0
    2f50:	str	w0, [sp, #308]
    2f54:	ldr	w1, [sp, #328]
    2f58:	ldr	w0, [sp, #324]
    2f5c:	add	w0, w1, w0
    2f60:	str	w0, [sp, #292]
    2f64:	ldr	w1, [sp, #288]
    2f68:	ldr	w0, [sp, #308]
    2f6c:	ror	w2, w0, #6
    2f70:	ldr	w0, [sp, #308]
    2f74:	ror	w0, w0, #11
    2f78:	eor	w2, w2, w0
    2f7c:	ldr	w0, [sp, #308]
    2f80:	ror	w0, w0, #25
    2f84:	eor	w0, w2, w0
    2f88:	add	w1, w1, w0
    2f8c:	ldr	w2, [sp, #316]
    2f90:	ldr	w3, [sp, #308]
    2f94:	ldr	w4, [sp, #312]
    2f98:	ldr	w0, [sp, #316]
    2f9c:	eor	w0, w4, w0
    2fa0:	and	w0, w3, w0
    2fa4:	eor	w0, w2, w0
    2fa8:	add	w1, w1, w0
    2fac:	ldr	w0, [sp, #156]
    2fb0:	add	w1, w1, w0
    2fb4:	mov	w0, #0x2967                	// #10599
    2fb8:	movk	w0, #0x1429, lsl #16
    2fbc:	add	w0, w1, w0
    2fc0:	str	w0, [sp, #328]
    2fc4:	ldr	w0, [sp, #292]
    2fc8:	ror	w1, w0, #2
    2fcc:	ldr	w0, [sp, #292]
    2fd0:	ror	w0, w0, #13
    2fd4:	eor	w1, w1, w0
    2fd8:	ldr	w0, [sp, #292]
    2fdc:	ror	w0, w0, #22
    2fe0:	eor	w1, w1, w0
    2fe4:	ldr	w2, [sp, #292]
    2fe8:	ldr	w0, [sp, #296]
    2fec:	orr	w2, w2, w0
    2ff0:	ldr	w0, [sp, #300]
    2ff4:	and	w2, w2, w0
    2ff8:	ldr	w3, [sp, #292]
    2ffc:	ldr	w0, [sp, #296]
    3000:	and	w0, w3, w0
    3004:	orr	w0, w2, w0
    3008:	add	w0, w1, w0
    300c:	str	w0, [sp, #324]
    3010:	ldr	w1, [sp, #304]
    3014:	ldr	w0, [sp, #328]
    3018:	add	w0, w1, w0
    301c:	str	w0, [sp, #304]
    3020:	ldr	w1, [sp, #328]
    3024:	ldr	w0, [sp, #324]
    3028:	add	w0, w1, w0
    302c:	str	w0, [sp, #288]
    3030:	ldr	w1, [sp, #316]
    3034:	ldr	w0, [sp, #304]
    3038:	ror	w2, w0, #6
    303c:	ldr	w0, [sp, #304]
    3040:	ror	w0, w0, #11
    3044:	eor	w2, w2, w0
    3048:	ldr	w0, [sp, #304]
    304c:	ror	w0, w0, #25
    3050:	eor	w0, w2, w0
    3054:	add	w1, w1, w0
    3058:	ldr	w2, [sp, #312]
    305c:	ldr	w3, [sp, #304]
    3060:	ldr	w4, [sp, #308]
    3064:	ldr	w0, [sp, #312]
    3068:	eor	w0, w4, w0
    306c:	and	w0, w3, w0
    3070:	eor	w0, w2, w0
    3074:	add	w1, w1, w0
    3078:	ldr	w0, [sp, #160]
    307c:	add	w1, w1, w0
    3080:	mov	w0, #0xa85                 	// #2693
    3084:	movk	w0, #0x27b7, lsl #16
    3088:	add	w0, w1, w0
    308c:	str	w0, [sp, #328]
    3090:	ldr	w0, [sp, #288]
    3094:	ror	w1, w0, #2
    3098:	ldr	w0, [sp, #288]
    309c:	ror	w0, w0, #13
    30a0:	eor	w1, w1, w0
    30a4:	ldr	w0, [sp, #288]
    30a8:	ror	w0, w0, #22
    30ac:	eor	w1, w1, w0
    30b0:	ldr	w2, [sp, #288]
    30b4:	ldr	w0, [sp, #292]
    30b8:	orr	w2, w2, w0
    30bc:	ldr	w0, [sp, #296]
    30c0:	and	w2, w2, w0
    30c4:	ldr	w3, [sp, #288]
    30c8:	ldr	w0, [sp, #292]
    30cc:	and	w0, w3, w0
    30d0:	orr	w0, w2, w0
    30d4:	add	w0, w1, w0
    30d8:	str	w0, [sp, #324]
    30dc:	ldr	w1, [sp, #300]
    30e0:	ldr	w0, [sp, #328]
    30e4:	add	w0, w1, w0
    30e8:	str	w0, [sp, #300]
    30ec:	ldr	w1, [sp, #328]
    30f0:	ldr	w0, [sp, #324]
    30f4:	add	w0, w1, w0
    30f8:	str	w0, [sp, #316]
    30fc:	ldr	w1, [sp, #312]
    3100:	ldr	w0, [sp, #300]
    3104:	ror	w2, w0, #6
    3108:	ldr	w0, [sp, #300]
    310c:	ror	w0, w0, #11
    3110:	eor	w2, w2, w0
    3114:	ldr	w0, [sp, #300]
    3118:	ror	w0, w0, #25
    311c:	eor	w0, w2, w0
    3120:	add	w1, w1, w0
    3124:	ldr	w2, [sp, #308]
    3128:	ldr	w3, [sp, #300]
    312c:	ldr	w4, [sp, #304]
    3130:	ldr	w0, [sp, #308]
    3134:	eor	w0, w4, w0
    3138:	and	w0, w3, w0
    313c:	eor	w0, w2, w0
    3140:	add	w1, w1, w0
    3144:	ldr	w0, [sp, #164]
    3148:	add	w1, w1, w0
    314c:	mov	w0, #0x2138                	// #8504
    3150:	movk	w0, #0x2e1b, lsl #16
    3154:	add	w0, w1, w0
    3158:	str	w0, [sp, #328]
    315c:	ldr	w0, [sp, #316]
    3160:	ror	w1, w0, #2
    3164:	ldr	w0, [sp, #316]
    3168:	ror	w0, w0, #13
    316c:	eor	w1, w1, w0
    3170:	ldr	w0, [sp, #316]
    3174:	ror	w0, w0, #22
    3178:	eor	w1, w1, w0
    317c:	ldr	w2, [sp, #316]
    3180:	ldr	w0, [sp, #288]
    3184:	orr	w2, w2, w0
    3188:	ldr	w0, [sp, #292]
    318c:	and	w2, w2, w0
    3190:	ldr	w3, [sp, #316]
    3194:	ldr	w0, [sp, #288]
    3198:	and	w0, w3, w0
    319c:	orr	w0, w2, w0
    31a0:	add	w0, w1, w0
    31a4:	str	w0, [sp, #324]
    31a8:	ldr	w1, [sp, #296]
    31ac:	ldr	w0, [sp, #328]
    31b0:	add	w0, w1, w0
    31b4:	str	w0, [sp, #296]
    31b8:	ldr	w1, [sp, #328]
    31bc:	ldr	w0, [sp, #324]
    31c0:	add	w0, w1, w0
    31c4:	str	w0, [sp, #312]
    31c8:	ldr	w1, [sp, #308]
    31cc:	ldr	w0, [sp, #296]
    31d0:	ror	w2, w0, #6
    31d4:	ldr	w0, [sp, #296]
    31d8:	ror	w0, w0, #11
    31dc:	eor	w2, w2, w0
    31e0:	ldr	w0, [sp, #296]
    31e4:	ror	w0, w0, #25
    31e8:	eor	w0, w2, w0
    31ec:	add	w1, w1, w0
    31f0:	ldr	w2, [sp, #304]
    31f4:	ldr	w3, [sp, #296]
    31f8:	ldr	w4, [sp, #300]
    31fc:	ldr	w0, [sp, #304]
    3200:	eor	w0, w4, w0
    3204:	and	w0, w3, w0
    3208:	eor	w0, w2, w0
    320c:	add	w1, w1, w0
    3210:	ldr	w0, [sp, #168]
    3214:	add	w1, w1, w0
    3218:	mov	w0, #0x6dfc                	// #28156
    321c:	movk	w0, #0x4d2c, lsl #16
    3220:	add	w0, w1, w0
    3224:	str	w0, [sp, #328]
    3228:	ldr	w0, [sp, #312]
    322c:	ror	w1, w0, #2
    3230:	ldr	w0, [sp, #312]
    3234:	ror	w0, w0, #13
    3238:	eor	w1, w1, w0
    323c:	ldr	w0, [sp, #312]
    3240:	ror	w0, w0, #22
    3244:	eor	w1, w1, w0
    3248:	ldr	w2, [sp, #312]
    324c:	ldr	w0, [sp, #316]
    3250:	orr	w2, w2, w0
    3254:	ldr	w0, [sp, #288]
    3258:	and	w2, w2, w0
    325c:	ldr	w3, [sp, #312]
    3260:	ldr	w0, [sp, #316]
    3264:	and	w0, w3, w0
    3268:	orr	w0, w2, w0
    326c:	add	w0, w1, w0
    3270:	str	w0, [sp, #324]
    3274:	ldr	w1, [sp, #292]
    3278:	ldr	w0, [sp, #328]
    327c:	add	w0, w1, w0
    3280:	str	w0, [sp, #292]
    3284:	ldr	w1, [sp, #328]
    3288:	ldr	w0, [sp, #324]
    328c:	add	w0, w1, w0
    3290:	str	w0, [sp, #308]
    3294:	ldr	w1, [sp, #304]
    3298:	ldr	w0, [sp, #292]
    329c:	ror	w2, w0, #6
    32a0:	ldr	w0, [sp, #292]
    32a4:	ror	w0, w0, #11
    32a8:	eor	w2, w2, w0
    32ac:	ldr	w0, [sp, #292]
    32b0:	ror	w0, w0, #25
    32b4:	eor	w0, w2, w0
    32b8:	add	w1, w1, w0
    32bc:	ldr	w2, [sp, #300]
    32c0:	ldr	w3, [sp, #292]
    32c4:	ldr	w4, [sp, #296]
    32c8:	ldr	w0, [sp, #300]
    32cc:	eor	w0, w4, w0
    32d0:	and	w0, w3, w0
    32d4:	eor	w0, w2, w0
    32d8:	add	w1, w1, w0
    32dc:	ldr	w0, [sp, #172]
    32e0:	add	w1, w1, w0
    32e4:	mov	w0, #0xd13                 	// #3347
    32e8:	movk	w0, #0x5338, lsl #16
    32ec:	add	w0, w1, w0
    32f0:	str	w0, [sp, #328]
    32f4:	ldr	w0, [sp, #308]
    32f8:	ror	w1, w0, #2
    32fc:	ldr	w0, [sp, #308]
    3300:	ror	w0, w0, #13
    3304:	eor	w1, w1, w0
    3308:	ldr	w0, [sp, #308]
    330c:	ror	w0, w0, #22
    3310:	eor	w1, w1, w0
    3314:	ldr	w2, [sp, #308]
    3318:	ldr	w0, [sp, #312]
    331c:	orr	w2, w2, w0
    3320:	ldr	w0, [sp, #316]
    3324:	and	w2, w2, w0
    3328:	ldr	w3, [sp, #308]
    332c:	ldr	w0, [sp, #312]
    3330:	and	w0, w3, w0
    3334:	orr	w0, w2, w0
    3338:	add	w0, w1, w0
    333c:	str	w0, [sp, #324]
    3340:	ldr	w1, [sp, #288]
    3344:	ldr	w0, [sp, #328]
    3348:	add	w0, w1, w0
    334c:	str	w0, [sp, #288]
    3350:	ldr	w1, [sp, #328]
    3354:	ldr	w0, [sp, #324]
    3358:	add	w0, w1, w0
    335c:	str	w0, [sp, #304]
    3360:	ldr	w1, [sp, #300]
    3364:	ldr	w0, [sp, #288]
    3368:	ror	w2, w0, #6
    336c:	ldr	w0, [sp, #288]
    3370:	ror	w0, w0, #11
    3374:	eor	w2, w2, w0
    3378:	ldr	w0, [sp, #288]
    337c:	ror	w0, w0, #25
    3380:	eor	w0, w2, w0
    3384:	add	w1, w1, w0
    3388:	ldr	w2, [sp, #296]
    338c:	ldr	w3, [sp, #288]
    3390:	ldr	w4, [sp, #292]
    3394:	ldr	w0, [sp, #296]
    3398:	eor	w0, w4, w0
    339c:	and	w0, w3, w0
    33a0:	eor	w0, w2, w0
    33a4:	add	w1, w1, w0
    33a8:	ldr	w0, [sp, #176]
    33ac:	add	w1, w1, w0
    33b0:	mov	w0, #0x7354                	// #29524
    33b4:	movk	w0, #0x650a, lsl #16
    33b8:	add	w0, w1, w0
    33bc:	str	w0, [sp, #328]
    33c0:	ldr	w0, [sp, #304]
    33c4:	ror	w1, w0, #2
    33c8:	ldr	w0, [sp, #304]
    33cc:	ror	w0, w0, #13
    33d0:	eor	w1, w1, w0
    33d4:	ldr	w0, [sp, #304]
    33d8:	ror	w0, w0, #22
    33dc:	eor	w1, w1, w0
    33e0:	ldr	w2, [sp, #304]
    33e4:	ldr	w0, [sp, #308]
    33e8:	orr	w2, w2, w0
    33ec:	ldr	w0, [sp, #312]
    33f0:	and	w2, w2, w0
    33f4:	ldr	w3, [sp, #304]
    33f8:	ldr	w0, [sp, #308]
    33fc:	and	w0, w3, w0
    3400:	orr	w0, w2, w0
    3404:	add	w0, w1, w0
    3408:	str	w0, [sp, #324]
    340c:	ldr	w1, [sp, #316]
    3410:	ldr	w0, [sp, #328]
    3414:	add	w0, w1, w0
    3418:	str	w0, [sp, #316]
    341c:	ldr	w1, [sp, #328]
    3420:	ldr	w0, [sp, #324]
    3424:	add	w0, w1, w0
    3428:	str	w0, [sp, #300]
    342c:	ldr	w1, [sp, #296]
    3430:	ldr	w0, [sp, #316]
    3434:	ror	w2, w0, #6
    3438:	ldr	w0, [sp, #316]
    343c:	ror	w0, w0, #11
    3440:	eor	w2, w2, w0
    3444:	ldr	w0, [sp, #316]
    3448:	ror	w0, w0, #25
    344c:	eor	w0, w2, w0
    3450:	add	w1, w1, w0
    3454:	ldr	w2, [sp, #292]
    3458:	ldr	w3, [sp, #316]
    345c:	ldr	w4, [sp, #288]
    3460:	ldr	w0, [sp, #292]
    3464:	eor	w0, w4, w0
    3468:	and	w0, w3, w0
    346c:	eor	w0, w2, w0
    3470:	add	w1, w1, w0
    3474:	ldr	w0, [sp, #180]
    3478:	add	w1, w1, w0
    347c:	mov	w0, #0xabb                 	// #2747
    3480:	movk	w0, #0x766a, lsl #16
    3484:	add	w0, w1, w0
    3488:	str	w0, [sp, #328]
    348c:	ldr	w0, [sp, #300]
    3490:	ror	w1, w0, #2
    3494:	ldr	w0, [sp, #300]
    3498:	ror	w0, w0, #13
    349c:	eor	w1, w1, w0
    34a0:	ldr	w0, [sp, #300]
    34a4:	ror	w0, w0, #22
    34a8:	eor	w1, w1, w0
    34ac:	ldr	w2, [sp, #300]
    34b0:	ldr	w0, [sp, #304]
    34b4:	orr	w2, w2, w0
    34b8:	ldr	w0, [sp, #308]
    34bc:	and	w2, w2, w0
    34c0:	ldr	w3, [sp, #300]
    34c4:	ldr	w0, [sp, #304]
    34c8:	and	w0, w3, w0
    34cc:	orr	w0, w2, w0
    34d0:	add	w0, w1, w0
    34d4:	str	w0, [sp, #324]
    34d8:	ldr	w1, [sp, #312]
    34dc:	ldr	w0, [sp, #328]
    34e0:	add	w0, w1, w0
    34e4:	str	w0, [sp, #312]
    34e8:	ldr	w1, [sp, #328]
    34ec:	ldr	w0, [sp, #324]
    34f0:	add	w0, w1, w0
    34f4:	str	w0, [sp, #296]
    34f8:	ldr	w1, [sp, #292]
    34fc:	ldr	w0, [sp, #312]
    3500:	ror	w2, w0, #6
    3504:	ldr	w0, [sp, #312]
    3508:	ror	w0, w0, #11
    350c:	eor	w2, w2, w0
    3510:	ldr	w0, [sp, #312]
    3514:	ror	w0, w0, #25
    3518:	eor	w0, w2, w0
    351c:	add	w1, w1, w0
    3520:	ldr	w2, [sp, #288]
    3524:	ldr	w3, [sp, #312]
    3528:	ldr	w4, [sp, #316]
    352c:	ldr	w0, [sp, #288]
    3530:	eor	w0, w4, w0
    3534:	and	w0, w3, w0
    3538:	eor	w0, w2, w0
    353c:	add	w1, w1, w0
    3540:	ldr	w0, [sp, #184]
    3544:	add	w1, w1, w0
    3548:	mov	w0, #0xc92e                	// #51502
    354c:	movk	w0, #0x81c2, lsl #16
    3550:	add	w0, w1, w0
    3554:	str	w0, [sp, #328]
    3558:	ldr	w0, [sp, #296]
    355c:	ror	w1, w0, #2
    3560:	ldr	w0, [sp, #296]
    3564:	ror	w0, w0, #13
    3568:	eor	w1, w1, w0
    356c:	ldr	w0, [sp, #296]
    3570:	ror	w0, w0, #22
    3574:	eor	w1, w1, w0
    3578:	ldr	w2, [sp, #296]
    357c:	ldr	w0, [sp, #300]
    3580:	orr	w2, w2, w0
    3584:	ldr	w0, [sp, #304]
    3588:	and	w2, w2, w0
    358c:	ldr	w3, [sp, #296]
    3590:	ldr	w0, [sp, #300]
    3594:	and	w0, w3, w0
    3598:	orr	w0, w2, w0
    359c:	add	w0, w1, w0
    35a0:	str	w0, [sp, #324]
    35a4:	ldr	w1, [sp, #308]
    35a8:	ldr	w0, [sp, #328]
    35ac:	add	w0, w1, w0
    35b0:	str	w0, [sp, #308]
    35b4:	ldr	w1, [sp, #328]
    35b8:	ldr	w0, [sp, #324]
    35bc:	add	w0, w1, w0
    35c0:	str	w0, [sp, #292]
    35c4:	ldr	w1, [sp, #288]
    35c8:	ldr	w0, [sp, #308]
    35cc:	ror	w2, w0, #6
    35d0:	ldr	w0, [sp, #308]
    35d4:	ror	w0, w0, #11
    35d8:	eor	w2, w2, w0
    35dc:	ldr	w0, [sp, #308]
    35e0:	ror	w0, w0, #25
    35e4:	eor	w0, w2, w0
    35e8:	add	w1, w1, w0
    35ec:	ldr	w2, [sp, #316]
    35f0:	ldr	w3, [sp, #308]
    35f4:	ldr	w4, [sp, #312]
    35f8:	ldr	w0, [sp, #316]
    35fc:	eor	w0, w4, w0
    3600:	and	w0, w3, w0
    3604:	eor	w0, w2, w0
    3608:	add	w1, w1, w0
    360c:	ldr	w0, [sp, #188]
    3610:	add	w1, w1, w0
    3614:	mov	w0, #0x2c85                	// #11397
    3618:	movk	w0, #0x9272, lsl #16
    361c:	add	w0, w1, w0
    3620:	str	w0, [sp, #328]
    3624:	ldr	w0, [sp, #292]
    3628:	ror	w1, w0, #2
    362c:	ldr	w0, [sp, #292]
    3630:	ror	w0, w0, #13
    3634:	eor	w1, w1, w0
    3638:	ldr	w0, [sp, #292]
    363c:	ror	w0, w0, #22
    3640:	eor	w1, w1, w0
    3644:	ldr	w2, [sp, #292]
    3648:	ldr	w0, [sp, #296]
    364c:	orr	w2, w2, w0
    3650:	ldr	w0, [sp, #300]
    3654:	and	w2, w2, w0
    3658:	ldr	w3, [sp, #292]
    365c:	ldr	w0, [sp, #296]
    3660:	and	w0, w3, w0
    3664:	orr	w0, w2, w0
    3668:	add	w0, w1, w0
    366c:	str	w0, [sp, #324]
    3670:	ldr	w1, [sp, #304]
    3674:	ldr	w0, [sp, #328]
    3678:	add	w0, w1, w0
    367c:	str	w0, [sp, #304]
    3680:	ldr	w1, [sp, #328]
    3684:	ldr	w0, [sp, #324]
    3688:	add	w0, w1, w0
    368c:	str	w0, [sp, #288]
    3690:	ldr	w1, [sp, #316]
    3694:	ldr	w0, [sp, #304]
    3698:	ror	w2, w0, #6
    369c:	ldr	w0, [sp, #304]
    36a0:	ror	w0, w0, #11
    36a4:	eor	w2, w2, w0
    36a8:	ldr	w0, [sp, #304]
    36ac:	ror	w0, w0, #25
    36b0:	eor	w0, w2, w0
    36b4:	add	w1, w1, w0
    36b8:	ldr	w2, [sp, #312]
    36bc:	ldr	w3, [sp, #304]
    36c0:	ldr	w4, [sp, #308]
    36c4:	ldr	w0, [sp, #312]
    36c8:	eor	w0, w4, w0
    36cc:	and	w0, w3, w0
    36d0:	eor	w0, w2, w0
    36d4:	add	w1, w1, w0
    36d8:	ldr	w0, [sp, #192]
    36dc:	add	w1, w1, w0
    36e0:	mov	w0, #0xe8a1                	// #59553
    36e4:	movk	w0, #0xa2bf, lsl #16
    36e8:	add	w0, w1, w0
    36ec:	str	w0, [sp, #328]
    36f0:	ldr	w0, [sp, #288]
    36f4:	ror	w1, w0, #2
    36f8:	ldr	w0, [sp, #288]
    36fc:	ror	w0, w0, #13
    3700:	eor	w1, w1, w0
    3704:	ldr	w0, [sp, #288]
    3708:	ror	w0, w0, #22
    370c:	eor	w1, w1, w0
    3710:	ldr	w2, [sp, #288]
    3714:	ldr	w0, [sp, #292]
    3718:	orr	w2, w2, w0
    371c:	ldr	w0, [sp, #296]
    3720:	and	w2, w2, w0
    3724:	ldr	w3, [sp, #288]
    3728:	ldr	w0, [sp, #292]
    372c:	and	w0, w3, w0
    3730:	orr	w0, w2, w0
    3734:	add	w0, w1, w0
    3738:	str	w0, [sp, #324]
    373c:	ldr	w1, [sp, #300]
    3740:	ldr	w0, [sp, #328]
    3744:	add	w0, w1, w0
    3748:	str	w0, [sp, #300]
    374c:	ldr	w1, [sp, #328]
    3750:	ldr	w0, [sp, #324]
    3754:	add	w0, w1, w0
    3758:	str	w0, [sp, #316]
    375c:	ldr	w1, [sp, #312]
    3760:	ldr	w0, [sp, #300]
    3764:	ror	w2, w0, #6
    3768:	ldr	w0, [sp, #300]
    376c:	ror	w0, w0, #11
    3770:	eor	w2, w2, w0
    3774:	ldr	w0, [sp, #300]
    3778:	ror	w0, w0, #25
    377c:	eor	w0, w2, w0
    3780:	add	w1, w1, w0
    3784:	ldr	w2, [sp, #308]
    3788:	ldr	w3, [sp, #300]
    378c:	ldr	w4, [sp, #304]
    3790:	ldr	w0, [sp, #308]
    3794:	eor	w0, w4, w0
    3798:	and	w0, w3, w0
    379c:	eor	w0, w2, w0
    37a0:	add	w1, w1, w0
    37a4:	ldr	w0, [sp, #196]
    37a8:	add	w1, w1, w0
    37ac:	mov	w0, #0x664b                	// #26187
    37b0:	movk	w0, #0xa81a, lsl #16
    37b4:	add	w0, w1, w0
    37b8:	str	w0, [sp, #328]
    37bc:	ldr	w0, [sp, #316]
    37c0:	ror	w1, w0, #2
    37c4:	ldr	w0, [sp, #316]
    37c8:	ror	w0, w0, #13
    37cc:	eor	w1, w1, w0
    37d0:	ldr	w0, [sp, #316]
    37d4:	ror	w0, w0, #22
    37d8:	eor	w1, w1, w0
    37dc:	ldr	w2, [sp, #316]
    37e0:	ldr	w0, [sp, #288]
    37e4:	orr	w2, w2, w0
    37e8:	ldr	w0, [sp, #292]
    37ec:	and	w2, w2, w0
    37f0:	ldr	w3, [sp, #316]
    37f4:	ldr	w0, [sp, #288]
    37f8:	and	w0, w3, w0
    37fc:	orr	w0, w2, w0
    3800:	add	w0, w1, w0
    3804:	str	w0, [sp, #324]
    3808:	ldr	w1, [sp, #296]
    380c:	ldr	w0, [sp, #328]
    3810:	add	w0, w1, w0
    3814:	str	w0, [sp, #296]
    3818:	ldr	w1, [sp, #328]
    381c:	ldr	w0, [sp, #324]
    3820:	add	w0, w1, w0
    3824:	str	w0, [sp, #312]
    3828:	ldr	w1, [sp, #308]
    382c:	ldr	w0, [sp, #296]
    3830:	ror	w2, w0, #6
    3834:	ldr	w0, [sp, #296]
    3838:	ror	w0, w0, #11
    383c:	eor	w2, w2, w0
    3840:	ldr	w0, [sp, #296]
    3844:	ror	w0, w0, #25
    3848:	eor	w0, w2, w0
    384c:	add	w1, w1, w0
    3850:	ldr	w2, [sp, #304]
    3854:	ldr	w3, [sp, #296]
    3858:	ldr	w4, [sp, #300]
    385c:	ldr	w0, [sp, #304]
    3860:	eor	w0, w4, w0
    3864:	and	w0, w3, w0
    3868:	eor	w0, w2, w0
    386c:	add	w1, w1, w0
    3870:	ldr	w0, [sp, #200]
    3874:	add	w1, w1, w0
    3878:	mov	w0, #0x8b70                	// #35696
    387c:	movk	w0, #0xc24b, lsl #16
    3880:	add	w0, w1, w0
    3884:	str	w0, [sp, #328]
    3888:	ldr	w0, [sp, #312]
    388c:	ror	w1, w0, #2
    3890:	ldr	w0, [sp, #312]
    3894:	ror	w0, w0, #13
    3898:	eor	w1, w1, w0
    389c:	ldr	w0, [sp, #312]
    38a0:	ror	w0, w0, #22
    38a4:	eor	w1, w1, w0
    38a8:	ldr	w2, [sp, #312]
    38ac:	ldr	w0, [sp, #316]
    38b0:	orr	w2, w2, w0
    38b4:	ldr	w0, [sp, #288]
    38b8:	and	w2, w2, w0
    38bc:	ldr	w3, [sp, #312]
    38c0:	ldr	w0, [sp, #316]
    38c4:	and	w0, w3, w0
    38c8:	orr	w0, w2, w0
    38cc:	add	w0, w1, w0
    38d0:	str	w0, [sp, #324]
    38d4:	ldr	w1, [sp, #292]
    38d8:	ldr	w0, [sp, #328]
    38dc:	add	w0, w1, w0
    38e0:	str	w0, [sp, #292]
    38e4:	ldr	w1, [sp, #328]
    38e8:	ldr	w0, [sp, #324]
    38ec:	add	w0, w1, w0
    38f0:	str	w0, [sp, #308]
    38f4:	ldr	w1, [sp, #304]
    38f8:	ldr	w0, [sp, #292]
    38fc:	ror	w2, w0, #6
    3900:	ldr	w0, [sp, #292]
    3904:	ror	w0, w0, #11
    3908:	eor	w2, w2, w0
    390c:	ldr	w0, [sp, #292]
    3910:	ror	w0, w0, #25
    3914:	eor	w0, w2, w0
    3918:	add	w1, w1, w0
    391c:	ldr	w2, [sp, #300]
    3920:	ldr	w3, [sp, #292]
    3924:	ldr	w4, [sp, #296]
    3928:	ldr	w0, [sp, #300]
    392c:	eor	w0, w4, w0
    3930:	and	w0, w3, w0
    3934:	eor	w0, w2, w0
    3938:	add	w1, w1, w0
    393c:	ldr	w0, [sp, #204]
    3940:	add	w1, w1, w0
    3944:	mov	w0, #0x51a3                	// #20899
    3948:	movk	w0, #0xc76c, lsl #16
    394c:	add	w0, w1, w0
    3950:	str	w0, [sp, #328]
    3954:	ldr	w0, [sp, #308]
    3958:	ror	w1, w0, #2
    395c:	ldr	w0, [sp, #308]
    3960:	ror	w0, w0, #13
    3964:	eor	w1, w1, w0
    3968:	ldr	w0, [sp, #308]
    396c:	ror	w0, w0, #22
    3970:	eor	w1, w1, w0
    3974:	ldr	w2, [sp, #308]
    3978:	ldr	w0, [sp, #312]
    397c:	orr	w2, w2, w0
    3980:	ldr	w0, [sp, #316]
    3984:	and	w2, w2, w0
    3988:	ldr	w3, [sp, #308]
    398c:	ldr	w0, [sp, #312]
    3990:	and	w0, w3, w0
    3994:	orr	w0, w2, w0
    3998:	add	w0, w1, w0
    399c:	str	w0, [sp, #324]
    39a0:	ldr	w1, [sp, #288]
    39a4:	ldr	w0, [sp, #328]
    39a8:	add	w0, w1, w0
    39ac:	str	w0, [sp, #288]
    39b0:	ldr	w1, [sp, #328]
    39b4:	ldr	w0, [sp, #324]
    39b8:	add	w0, w1, w0
    39bc:	str	w0, [sp, #304]
    39c0:	ldr	w1, [sp, #300]
    39c4:	ldr	w0, [sp, #288]
    39c8:	ror	w2, w0, #6
    39cc:	ldr	w0, [sp, #288]
    39d0:	ror	w0, w0, #11
    39d4:	eor	w2, w2, w0
    39d8:	ldr	w0, [sp, #288]
    39dc:	ror	w0, w0, #25
    39e0:	eor	w0, w2, w0
    39e4:	add	w1, w1, w0
    39e8:	ldr	w2, [sp, #296]
    39ec:	ldr	w3, [sp, #288]
    39f0:	ldr	w4, [sp, #292]
    39f4:	ldr	w0, [sp, #296]
    39f8:	eor	w0, w4, w0
    39fc:	and	w0, w3, w0
    3a00:	eor	w0, w2, w0
    3a04:	add	w1, w1, w0
    3a08:	ldr	w0, [sp, #208]
    3a0c:	add	w1, w1, w0
    3a10:	mov	w0, #0xe819                	// #59417
    3a14:	movk	w0, #0xd192, lsl #16
    3a18:	add	w0, w1, w0
    3a1c:	str	w0, [sp, #328]
    3a20:	ldr	w0, [sp, #304]
    3a24:	ror	w1, w0, #2
    3a28:	ldr	w0, [sp, #304]
    3a2c:	ror	w0, w0, #13
    3a30:	eor	w1, w1, w0
    3a34:	ldr	w0, [sp, #304]
    3a38:	ror	w0, w0, #22
    3a3c:	eor	w1, w1, w0
    3a40:	ldr	w2, [sp, #304]
    3a44:	ldr	w0, [sp, #308]
    3a48:	orr	w2, w2, w0
    3a4c:	ldr	w0, [sp, #312]
    3a50:	and	w2, w2, w0
    3a54:	ldr	w3, [sp, #304]
    3a58:	ldr	w0, [sp, #308]
    3a5c:	and	w0, w3, w0
    3a60:	orr	w0, w2, w0
    3a64:	add	w0, w1, w0
    3a68:	str	w0, [sp, #324]
    3a6c:	ldr	w1, [sp, #316]
    3a70:	ldr	w0, [sp, #328]
    3a74:	add	w0, w1, w0
    3a78:	str	w0, [sp, #316]
    3a7c:	ldr	w1, [sp, #328]
    3a80:	ldr	w0, [sp, #324]
    3a84:	add	w0, w1, w0
    3a88:	str	w0, [sp, #300]
    3a8c:	ldr	w1, [sp, #296]
    3a90:	ldr	w0, [sp, #316]
    3a94:	ror	w2, w0, #6
    3a98:	ldr	w0, [sp, #316]
    3a9c:	ror	w0, w0, #11
    3aa0:	eor	w2, w2, w0
    3aa4:	ldr	w0, [sp, #316]
    3aa8:	ror	w0, w0, #25
    3aac:	eor	w0, w2, w0
    3ab0:	add	w1, w1, w0
    3ab4:	ldr	w2, [sp, #292]
    3ab8:	ldr	w3, [sp, #316]
    3abc:	ldr	w4, [sp, #288]
    3ac0:	ldr	w0, [sp, #292]
    3ac4:	eor	w0, w4, w0
    3ac8:	and	w0, w3, w0
    3acc:	eor	w0, w2, w0
    3ad0:	add	w1, w1, w0
    3ad4:	ldr	w0, [sp, #212]
    3ad8:	add	w1, w1, w0
    3adc:	mov	w0, #0x624                 	// #1572
    3ae0:	movk	w0, #0xd699, lsl #16
    3ae4:	add	w0, w1, w0
    3ae8:	str	w0, [sp, #328]
    3aec:	ldr	w0, [sp, #300]
    3af0:	ror	w1, w0, #2
    3af4:	ldr	w0, [sp, #300]
    3af8:	ror	w0, w0, #13
    3afc:	eor	w1, w1, w0
    3b00:	ldr	w0, [sp, #300]
    3b04:	ror	w0, w0, #22
    3b08:	eor	w1, w1, w0
    3b0c:	ldr	w2, [sp, #300]
    3b10:	ldr	w0, [sp, #304]
    3b14:	orr	w2, w2, w0
    3b18:	ldr	w0, [sp, #308]
    3b1c:	and	w2, w2, w0
    3b20:	ldr	w3, [sp, #300]
    3b24:	ldr	w0, [sp, #304]
    3b28:	and	w0, w3, w0
    3b2c:	orr	w0, w2, w0
    3b30:	add	w0, w1, w0
    3b34:	str	w0, [sp, #324]
    3b38:	ldr	w1, [sp, #312]
    3b3c:	ldr	w0, [sp, #328]
    3b40:	add	w0, w1, w0
    3b44:	str	w0, [sp, #312]
    3b48:	ldr	w1, [sp, #328]
    3b4c:	ldr	w0, [sp, #324]
    3b50:	add	w0, w1, w0
    3b54:	str	w0, [sp, #296]
    3b58:	ldr	w1, [sp, #292]
    3b5c:	ldr	w0, [sp, #312]
    3b60:	ror	w2, w0, #6
    3b64:	ldr	w0, [sp, #312]
    3b68:	ror	w0, w0, #11
    3b6c:	eor	w2, w2, w0
    3b70:	ldr	w0, [sp, #312]
    3b74:	ror	w0, w0, #25
    3b78:	eor	w0, w2, w0
    3b7c:	add	w1, w1, w0
    3b80:	ldr	w2, [sp, #288]
    3b84:	ldr	w3, [sp, #312]
    3b88:	ldr	w4, [sp, #316]
    3b8c:	ldr	w0, [sp, #288]
    3b90:	eor	w0, w4, w0
    3b94:	and	w0, w3, w0
    3b98:	eor	w0, w2, w0
    3b9c:	add	w1, w1, w0
    3ba0:	ldr	w0, [sp, #216]
    3ba4:	add	w1, w1, w0
    3ba8:	mov	w0, #0x3585                	// #13701
    3bac:	movk	w0, #0xf40e, lsl #16
    3bb0:	add	w0, w1, w0
    3bb4:	str	w0, [sp, #328]
    3bb8:	ldr	w0, [sp, #296]
    3bbc:	ror	w1, w0, #2
    3bc0:	ldr	w0, [sp, #296]
    3bc4:	ror	w0, w0, #13
    3bc8:	eor	w1, w1, w0
    3bcc:	ldr	w0, [sp, #296]
    3bd0:	ror	w0, w0, #22
    3bd4:	eor	w1, w1, w0
    3bd8:	ldr	w2, [sp, #296]
    3bdc:	ldr	w0, [sp, #300]
    3be0:	orr	w2, w2, w0
    3be4:	ldr	w0, [sp, #304]
    3be8:	and	w2, w2, w0
    3bec:	ldr	w3, [sp, #296]
    3bf0:	ldr	w0, [sp, #300]
    3bf4:	and	w0, w3, w0
    3bf8:	orr	w0, w2, w0
    3bfc:	add	w0, w1, w0
    3c00:	str	w0, [sp, #324]
    3c04:	ldr	w1, [sp, #308]
    3c08:	ldr	w0, [sp, #328]
    3c0c:	add	w0, w1, w0
    3c10:	str	w0, [sp, #308]
    3c14:	ldr	w1, [sp, #328]
    3c18:	ldr	w0, [sp, #324]
    3c1c:	add	w0, w1, w0
    3c20:	str	w0, [sp, #292]
    3c24:	ldr	w1, [sp, #288]
    3c28:	ldr	w0, [sp, #308]
    3c2c:	ror	w2, w0, #6
    3c30:	ldr	w0, [sp, #308]
    3c34:	ror	w0, w0, #11
    3c38:	eor	w2, w2, w0
    3c3c:	ldr	w0, [sp, #308]
    3c40:	ror	w0, w0, #25
    3c44:	eor	w0, w2, w0
    3c48:	add	w1, w1, w0
    3c4c:	ldr	w2, [sp, #316]
    3c50:	ldr	w3, [sp, #308]
    3c54:	ldr	w4, [sp, #312]
    3c58:	ldr	w0, [sp, #316]
    3c5c:	eor	w0, w4, w0
    3c60:	and	w0, w3, w0
    3c64:	eor	w0, w2, w0
    3c68:	add	w1, w1, w0
    3c6c:	ldr	w0, [sp, #220]
    3c70:	add	w1, w1, w0
    3c74:	mov	w0, #0xa070                	// #41072
    3c78:	movk	w0, #0x106a, lsl #16
    3c7c:	add	w0, w1, w0
    3c80:	str	w0, [sp, #328]
    3c84:	ldr	w0, [sp, #292]
    3c88:	ror	w1, w0, #2
    3c8c:	ldr	w0, [sp, #292]
    3c90:	ror	w0, w0, #13
    3c94:	eor	w1, w1, w0
    3c98:	ldr	w0, [sp, #292]
    3c9c:	ror	w0, w0, #22
    3ca0:	eor	w1, w1, w0
    3ca4:	ldr	w2, [sp, #292]
    3ca8:	ldr	w0, [sp, #296]
    3cac:	orr	w2, w2, w0
    3cb0:	ldr	w0, [sp, #300]
    3cb4:	and	w2, w2, w0
    3cb8:	ldr	w3, [sp, #292]
    3cbc:	ldr	w0, [sp, #296]
    3cc0:	and	w0, w3, w0
    3cc4:	orr	w0, w2, w0
    3cc8:	add	w0, w1, w0
    3ccc:	str	w0, [sp, #324]
    3cd0:	ldr	w1, [sp, #304]
    3cd4:	ldr	w0, [sp, #328]
    3cd8:	add	w0, w1, w0
    3cdc:	str	w0, [sp, #304]
    3ce0:	ldr	w1, [sp, #328]
    3ce4:	ldr	w0, [sp, #324]
    3ce8:	add	w0, w1, w0
    3cec:	str	w0, [sp, #288]
    3cf0:	ldr	w1, [sp, #316]
    3cf4:	ldr	w0, [sp, #304]
    3cf8:	ror	w2, w0, #6
    3cfc:	ldr	w0, [sp, #304]
    3d00:	ror	w0, w0, #11
    3d04:	eor	w2, w2, w0
    3d08:	ldr	w0, [sp, #304]
    3d0c:	ror	w0, w0, #25
    3d10:	eor	w0, w2, w0
    3d14:	add	w1, w1, w0
    3d18:	ldr	w2, [sp, #312]
    3d1c:	ldr	w3, [sp, #304]
    3d20:	ldr	w4, [sp, #308]
    3d24:	ldr	w0, [sp, #312]
    3d28:	eor	w0, w4, w0
    3d2c:	and	w0, w3, w0
    3d30:	eor	w0, w2, w0
    3d34:	add	w1, w1, w0
    3d38:	ldr	w0, [sp, #224]
    3d3c:	add	w1, w1, w0
    3d40:	mov	w0, #0xc116                	// #49430
    3d44:	movk	w0, #0x19a4, lsl #16
    3d48:	add	w0, w1, w0
    3d4c:	str	w0, [sp, #328]
    3d50:	ldr	w0, [sp, #288]
    3d54:	ror	w1, w0, #2
    3d58:	ldr	w0, [sp, #288]
    3d5c:	ror	w0, w0, #13
    3d60:	eor	w1, w1, w0
    3d64:	ldr	w0, [sp, #288]
    3d68:	ror	w0, w0, #22
    3d6c:	eor	w1, w1, w0
    3d70:	ldr	w2, [sp, #288]
    3d74:	ldr	w0, [sp, #292]
    3d78:	orr	w2, w2, w0
    3d7c:	ldr	w0, [sp, #296]
    3d80:	and	w2, w2, w0
    3d84:	ldr	w3, [sp, #288]
    3d88:	ldr	w0, [sp, #292]
    3d8c:	and	w0, w3, w0
    3d90:	orr	w0, w2, w0
    3d94:	add	w0, w1, w0
    3d98:	str	w0, [sp, #324]
    3d9c:	ldr	w1, [sp, #300]
    3da0:	ldr	w0, [sp, #328]
    3da4:	add	w0, w1, w0
    3da8:	str	w0, [sp, #300]
    3dac:	ldr	w1, [sp, #328]
    3db0:	ldr	w0, [sp, #324]
    3db4:	add	w0, w1, w0
    3db8:	str	w0, [sp, #316]
    3dbc:	ldr	w1, [sp, #312]
    3dc0:	ldr	w0, [sp, #300]
    3dc4:	ror	w2, w0, #6
    3dc8:	ldr	w0, [sp, #300]
    3dcc:	ror	w0, w0, #11
    3dd0:	eor	w2, w2, w0
    3dd4:	ldr	w0, [sp, #300]
    3dd8:	ror	w0, w0, #25
    3ddc:	eor	w0, w2, w0
    3de0:	add	w1, w1, w0
    3de4:	ldr	w2, [sp, #308]
    3de8:	ldr	w3, [sp, #300]
    3dec:	ldr	w4, [sp, #304]
    3df0:	ldr	w0, [sp, #308]
    3df4:	eor	w0, w4, w0
    3df8:	and	w0, w3, w0
    3dfc:	eor	w0, w2, w0
    3e00:	add	w1, w1, w0
    3e04:	ldr	w0, [sp, #228]
    3e08:	add	w1, w1, w0
    3e0c:	mov	w0, #0x6c08                	// #27656
    3e10:	movk	w0, #0x1e37, lsl #16
    3e14:	add	w0, w1, w0
    3e18:	str	w0, [sp, #328]
    3e1c:	ldr	w0, [sp, #316]
    3e20:	ror	w1, w0, #2
    3e24:	ldr	w0, [sp, #316]
    3e28:	ror	w0, w0, #13
    3e2c:	eor	w1, w1, w0
    3e30:	ldr	w0, [sp, #316]
    3e34:	ror	w0, w0, #22
    3e38:	eor	w1, w1, w0
    3e3c:	ldr	w2, [sp, #316]
    3e40:	ldr	w0, [sp, #288]
    3e44:	orr	w2, w2, w0
    3e48:	ldr	w0, [sp, #292]
    3e4c:	and	w2, w2, w0
    3e50:	ldr	w3, [sp, #316]
    3e54:	ldr	w0, [sp, #288]
    3e58:	and	w0, w3, w0
    3e5c:	orr	w0, w2, w0
    3e60:	add	w0, w1, w0
    3e64:	str	w0, [sp, #324]
    3e68:	ldr	w1, [sp, #296]
    3e6c:	ldr	w0, [sp, #328]
    3e70:	add	w0, w1, w0
    3e74:	str	w0, [sp, #296]
    3e78:	ldr	w1, [sp, #328]
    3e7c:	ldr	w0, [sp, #324]
    3e80:	add	w0, w1, w0
    3e84:	str	w0, [sp, #312]
    3e88:	ldr	w1, [sp, #308]
    3e8c:	ldr	w0, [sp, #296]
    3e90:	ror	w2, w0, #6
    3e94:	ldr	w0, [sp, #296]
    3e98:	ror	w0, w0, #11
    3e9c:	eor	w2, w2, w0
    3ea0:	ldr	w0, [sp, #296]
    3ea4:	ror	w0, w0, #25
    3ea8:	eor	w0, w2, w0
    3eac:	add	w1, w1, w0
    3eb0:	ldr	w2, [sp, #304]
    3eb4:	ldr	w3, [sp, #296]
    3eb8:	ldr	w4, [sp, #300]
    3ebc:	ldr	w0, [sp, #304]
    3ec0:	eor	w0, w4, w0
    3ec4:	and	w0, w3, w0
    3ec8:	eor	w0, w2, w0
    3ecc:	add	w1, w1, w0
    3ed0:	ldr	w0, [sp, #232]
    3ed4:	add	w1, w1, w0
    3ed8:	mov	w0, #0x774c                	// #30540
    3edc:	movk	w0, #0x2748, lsl #16
    3ee0:	add	w0, w1, w0
    3ee4:	str	w0, [sp, #328]
    3ee8:	ldr	w0, [sp, #312]
    3eec:	ror	w1, w0, #2
    3ef0:	ldr	w0, [sp, #312]
    3ef4:	ror	w0, w0, #13
    3ef8:	eor	w1, w1, w0
    3efc:	ldr	w0, [sp, #312]
    3f00:	ror	w0, w0, #22
    3f04:	eor	w1, w1, w0
    3f08:	ldr	w2, [sp, #312]
    3f0c:	ldr	w0, [sp, #316]
    3f10:	orr	w2, w2, w0
    3f14:	ldr	w0, [sp, #288]
    3f18:	and	w2, w2, w0
    3f1c:	ldr	w3, [sp, #312]
    3f20:	ldr	w0, [sp, #316]
    3f24:	and	w0, w3, w0
    3f28:	orr	w0, w2, w0
    3f2c:	add	w0, w1, w0
    3f30:	str	w0, [sp, #324]
    3f34:	ldr	w1, [sp, #292]
    3f38:	ldr	w0, [sp, #328]
    3f3c:	add	w0, w1, w0
    3f40:	str	w0, [sp, #292]
    3f44:	ldr	w1, [sp, #328]
    3f48:	ldr	w0, [sp, #324]
    3f4c:	add	w0, w1, w0
    3f50:	str	w0, [sp, #308]
    3f54:	ldr	w1, [sp, #304]
    3f58:	ldr	w0, [sp, #292]
    3f5c:	ror	w2, w0, #6
    3f60:	ldr	w0, [sp, #292]
    3f64:	ror	w0, w0, #11
    3f68:	eor	w2, w2, w0
    3f6c:	ldr	w0, [sp, #292]
    3f70:	ror	w0, w0, #25
    3f74:	eor	w0, w2, w0
    3f78:	add	w1, w1, w0
    3f7c:	ldr	w2, [sp, #300]
    3f80:	ldr	w3, [sp, #292]
    3f84:	ldr	w4, [sp, #296]
    3f88:	ldr	w0, [sp, #300]
    3f8c:	eor	w0, w4, w0
    3f90:	and	w0, w3, w0
    3f94:	eor	w0, w2, w0
    3f98:	add	w1, w1, w0
    3f9c:	ldr	w0, [sp, #236]
    3fa0:	add	w1, w1, w0
    3fa4:	mov	w0, #0xbcb5                	// #48309
    3fa8:	movk	w0, #0x34b0, lsl #16
    3fac:	add	w0, w1, w0
    3fb0:	str	w0, [sp, #328]
    3fb4:	ldr	w0, [sp, #308]
    3fb8:	ror	w1, w0, #2
    3fbc:	ldr	w0, [sp, #308]
    3fc0:	ror	w0, w0, #13
    3fc4:	eor	w1, w1, w0
    3fc8:	ldr	w0, [sp, #308]
    3fcc:	ror	w0, w0, #22
    3fd0:	eor	w1, w1, w0
    3fd4:	ldr	w2, [sp, #308]
    3fd8:	ldr	w0, [sp, #312]
    3fdc:	orr	w2, w2, w0
    3fe0:	ldr	w0, [sp, #316]
    3fe4:	and	w2, w2, w0
    3fe8:	ldr	w3, [sp, #308]
    3fec:	ldr	w0, [sp, #312]
    3ff0:	and	w0, w3, w0
    3ff4:	orr	w0, w2, w0
    3ff8:	add	w0, w1, w0
    3ffc:	str	w0, [sp, #324]
    4000:	ldr	w1, [sp, #288]
    4004:	ldr	w0, [sp, #328]
    4008:	add	w0, w1, w0
    400c:	str	w0, [sp, #288]
    4010:	ldr	w1, [sp, #328]
    4014:	ldr	w0, [sp, #324]
    4018:	add	w0, w1, w0
    401c:	str	w0, [sp, #304]
    4020:	ldr	w1, [sp, #300]
    4024:	ldr	w0, [sp, #288]
    4028:	ror	w2, w0, #6
    402c:	ldr	w0, [sp, #288]
    4030:	ror	w0, w0, #11
    4034:	eor	w2, w2, w0
    4038:	ldr	w0, [sp, #288]
    403c:	ror	w0, w0, #25
    4040:	eor	w0, w2, w0
    4044:	add	w1, w1, w0
    4048:	ldr	w2, [sp, #296]
    404c:	ldr	w3, [sp, #288]
    4050:	ldr	w4, [sp, #292]
    4054:	ldr	w0, [sp, #296]
    4058:	eor	w0, w4, w0
    405c:	and	w0, w3, w0
    4060:	eor	w0, w2, w0
    4064:	add	w1, w1, w0
    4068:	ldr	w0, [sp, #240]
    406c:	add	w1, w1, w0
    4070:	mov	w0, #0xcb3                 	// #3251
    4074:	movk	w0, #0x391c, lsl #16
    4078:	add	w0, w1, w0
    407c:	str	w0, [sp, #328]
    4080:	ldr	w0, [sp, #304]
    4084:	ror	w1, w0, #2
    4088:	ldr	w0, [sp, #304]
    408c:	ror	w0, w0, #13
    4090:	eor	w1, w1, w0
    4094:	ldr	w0, [sp, #304]
    4098:	ror	w0, w0, #22
    409c:	eor	w1, w1, w0
    40a0:	ldr	w2, [sp, #304]
    40a4:	ldr	w0, [sp, #308]
    40a8:	orr	w2, w2, w0
    40ac:	ldr	w0, [sp, #312]
    40b0:	and	w2, w2, w0
    40b4:	ldr	w3, [sp, #304]
    40b8:	ldr	w0, [sp, #308]
    40bc:	and	w0, w3, w0
    40c0:	orr	w0, w2, w0
    40c4:	add	w0, w1, w0
    40c8:	str	w0, [sp, #324]
    40cc:	ldr	w1, [sp, #316]
    40d0:	ldr	w0, [sp, #328]
    40d4:	add	w0, w1, w0
    40d8:	str	w0, [sp, #316]
    40dc:	ldr	w1, [sp, #328]
    40e0:	ldr	w0, [sp, #324]
    40e4:	add	w0, w1, w0
    40e8:	str	w0, [sp, #300]
    40ec:	ldr	w1, [sp, #296]
    40f0:	ldr	w0, [sp, #316]
    40f4:	ror	w2, w0, #6
    40f8:	ldr	w0, [sp, #316]
    40fc:	ror	w0, w0, #11
    4100:	eor	w2, w2, w0
    4104:	ldr	w0, [sp, #316]
    4108:	ror	w0, w0, #25
    410c:	eor	w0, w2, w0
    4110:	add	w1, w1, w0
    4114:	ldr	w2, [sp, #292]
    4118:	ldr	w3, [sp, #316]
    411c:	ldr	w4, [sp, #288]
    4120:	ldr	w0, [sp, #292]
    4124:	eor	w0, w4, w0
    4128:	and	w0, w3, w0
    412c:	eor	w0, w2, w0
    4130:	add	w1, w1, w0
    4134:	ldr	w0, [sp, #244]
    4138:	add	w1, w1, w0
    413c:	mov	w0, #0xaa4a                	// #43594
    4140:	movk	w0, #0x4ed8, lsl #16
    4144:	add	w0, w1, w0
    4148:	str	w0, [sp, #328]
    414c:	ldr	w0, [sp, #300]
    4150:	ror	w1, w0, #2
    4154:	ldr	w0, [sp, #300]
    4158:	ror	w0, w0, #13
    415c:	eor	w1, w1, w0
    4160:	ldr	w0, [sp, #300]
    4164:	ror	w0, w0, #22
    4168:	eor	w1, w1, w0
    416c:	ldr	w2, [sp, #300]
    4170:	ldr	w0, [sp, #304]
    4174:	orr	w2, w2, w0
    4178:	ldr	w0, [sp, #308]
    417c:	and	w2, w2, w0
    4180:	ldr	w3, [sp, #300]
    4184:	ldr	w0, [sp, #304]
    4188:	and	w0, w3, w0
    418c:	orr	w0, w2, w0
    4190:	add	w0, w1, w0
    4194:	str	w0, [sp, #324]
    4198:	ldr	w1, [sp, #312]
    419c:	ldr	w0, [sp, #328]
    41a0:	add	w0, w1, w0
    41a4:	str	w0, [sp, #312]
    41a8:	ldr	w1, [sp, #328]
    41ac:	ldr	w0, [sp, #324]
    41b0:	add	w0, w1, w0
    41b4:	str	w0, [sp, #296]
    41b8:	ldr	w1, [sp, #292]
    41bc:	ldr	w0, [sp, #312]
    41c0:	ror	w2, w0, #6
    41c4:	ldr	w0, [sp, #312]
    41c8:	ror	w0, w0, #11
    41cc:	eor	w2, w2, w0
    41d0:	ldr	w0, [sp, #312]
    41d4:	ror	w0, w0, #25
    41d8:	eor	w0, w2, w0
    41dc:	add	w1, w1, w0
    41e0:	ldr	w2, [sp, #288]
    41e4:	ldr	w3, [sp, #312]
    41e8:	ldr	w4, [sp, #316]
    41ec:	ldr	w0, [sp, #288]
    41f0:	eor	w0, w4, w0
    41f4:	and	w0, w3, w0
    41f8:	eor	w0, w2, w0
    41fc:	add	w1, w1, w0
    4200:	ldr	w0, [sp, #248]
    4204:	add	w1, w1, w0
    4208:	mov	w0, #0xca4f                	// #51791
    420c:	movk	w0, #0x5b9c, lsl #16
    4210:	add	w0, w1, w0
    4214:	str	w0, [sp, #328]
    4218:	ldr	w0, [sp, #296]
    421c:	ror	w1, w0, #2
    4220:	ldr	w0, [sp, #296]
    4224:	ror	w0, w0, #13
    4228:	eor	w1, w1, w0
    422c:	ldr	w0, [sp, #296]
    4230:	ror	w0, w0, #22
    4234:	eor	w1, w1, w0
    4238:	ldr	w2, [sp, #296]
    423c:	ldr	w0, [sp, #300]
    4240:	orr	w2, w2, w0
    4244:	ldr	w0, [sp, #304]
    4248:	and	w2, w2, w0
    424c:	ldr	w3, [sp, #296]
    4250:	ldr	w0, [sp, #300]
    4254:	and	w0, w3, w0
    4258:	orr	w0, w2, w0
    425c:	add	w0, w1, w0
    4260:	str	w0, [sp, #324]
    4264:	ldr	w1, [sp, #308]
    4268:	ldr	w0, [sp, #328]
    426c:	add	w0, w1, w0
    4270:	str	w0, [sp, #308]
    4274:	ldr	w1, [sp, #328]
    4278:	ldr	w0, [sp, #324]
    427c:	add	w0, w1, w0
    4280:	str	w0, [sp, #292]
    4284:	ldr	w1, [sp, #288]
    4288:	ldr	w0, [sp, #308]
    428c:	ror	w2, w0, #6
    4290:	ldr	w0, [sp, #308]
    4294:	ror	w0, w0, #11
    4298:	eor	w2, w2, w0
    429c:	ldr	w0, [sp, #308]
    42a0:	ror	w0, w0, #25
    42a4:	eor	w0, w2, w0
    42a8:	add	w1, w1, w0
    42ac:	ldr	w2, [sp, #316]
    42b0:	ldr	w3, [sp, #308]
    42b4:	ldr	w4, [sp, #312]
    42b8:	ldr	w0, [sp, #316]
    42bc:	eor	w0, w4, w0
    42c0:	and	w0, w3, w0
    42c4:	eor	w0, w2, w0
    42c8:	add	w1, w1, w0
    42cc:	ldr	w0, [sp, #252]
    42d0:	add	w1, w1, w0
    42d4:	mov	w0, #0x6ff3                	// #28659
    42d8:	movk	w0, #0x682e, lsl #16
    42dc:	add	w0, w1, w0
    42e0:	str	w0, [sp, #328]
    42e4:	ldr	w0, [sp, #292]
    42e8:	ror	w1, w0, #2
    42ec:	ldr	w0, [sp, #292]
    42f0:	ror	w0, w0, #13
    42f4:	eor	w1, w1, w0
    42f8:	ldr	w0, [sp, #292]
    42fc:	ror	w0, w0, #22
    4300:	eor	w1, w1, w0
    4304:	ldr	w2, [sp, #292]
    4308:	ldr	w0, [sp, #296]
    430c:	orr	w2, w2, w0
    4310:	ldr	w0, [sp, #300]
    4314:	and	w2, w2, w0
    4318:	ldr	w3, [sp, #292]
    431c:	ldr	w0, [sp, #296]
    4320:	and	w0, w3, w0
    4324:	orr	w0, w2, w0
    4328:	add	w0, w1, w0
    432c:	str	w0, [sp, #324]
    4330:	ldr	w1, [sp, #304]
    4334:	ldr	w0, [sp, #328]
    4338:	add	w0, w1, w0
    433c:	str	w0, [sp, #304]
    4340:	ldr	w1, [sp, #328]
    4344:	ldr	w0, [sp, #324]
    4348:	add	w0, w1, w0
    434c:	str	w0, [sp, #288]
    4350:	ldr	w1, [sp, #316]
    4354:	ldr	w0, [sp, #304]
    4358:	ror	w2, w0, #6
    435c:	ldr	w0, [sp, #304]
    4360:	ror	w0, w0, #11
    4364:	eor	w2, w2, w0
    4368:	ldr	w0, [sp, #304]
    436c:	ror	w0, w0, #25
    4370:	eor	w0, w2, w0
    4374:	add	w1, w1, w0
    4378:	ldr	w2, [sp, #312]
    437c:	ldr	w3, [sp, #304]
    4380:	ldr	w4, [sp, #308]
    4384:	ldr	w0, [sp, #312]
    4388:	eor	w0, w4, w0
    438c:	and	w0, w3, w0
    4390:	eor	w0, w2, w0
    4394:	add	w1, w1, w0
    4398:	ldr	w0, [sp, #256]
    439c:	add	w1, w1, w0
    43a0:	mov	w0, #0x82ee                	// #33518
    43a4:	movk	w0, #0x748f, lsl #16
    43a8:	add	w0, w1, w0
    43ac:	str	w0, [sp, #328]
    43b0:	ldr	w0, [sp, #288]
    43b4:	ror	w1, w0, #2
    43b8:	ldr	w0, [sp, #288]
    43bc:	ror	w0, w0, #13
    43c0:	eor	w1, w1, w0
    43c4:	ldr	w0, [sp, #288]
    43c8:	ror	w0, w0, #22
    43cc:	eor	w1, w1, w0
    43d0:	ldr	w2, [sp, #288]
    43d4:	ldr	w0, [sp, #292]
    43d8:	orr	w2, w2, w0
    43dc:	ldr	w0, [sp, #296]
    43e0:	and	w2, w2, w0
    43e4:	ldr	w3, [sp, #288]
    43e8:	ldr	w0, [sp, #292]
    43ec:	and	w0, w3, w0
    43f0:	orr	w0, w2, w0
    43f4:	add	w0, w1, w0
    43f8:	str	w0, [sp, #324]
    43fc:	ldr	w1, [sp, #300]
    4400:	ldr	w0, [sp, #328]
    4404:	add	w0, w1, w0
    4408:	str	w0, [sp, #300]
    440c:	ldr	w1, [sp, #328]
    4410:	ldr	w0, [sp, #324]
    4414:	add	w0, w1, w0
    4418:	str	w0, [sp, #316]
    441c:	ldr	w1, [sp, #312]
    4420:	ldr	w0, [sp, #300]
    4424:	ror	w2, w0, #6
    4428:	ldr	w0, [sp, #300]
    442c:	ror	w0, w0, #11
    4430:	eor	w2, w2, w0
    4434:	ldr	w0, [sp, #300]
    4438:	ror	w0, w0, #25
    443c:	eor	w0, w2, w0
    4440:	add	w1, w1, w0
    4444:	ldr	w2, [sp, #308]
    4448:	ldr	w3, [sp, #300]
    444c:	ldr	w4, [sp, #304]
    4450:	ldr	w0, [sp, #308]
    4454:	eor	w0, w4, w0
    4458:	and	w0, w3, w0
    445c:	eor	w0, w2, w0
    4460:	add	w1, w1, w0
    4464:	ldr	w0, [sp, #260]
    4468:	add	w1, w1, w0
    446c:	mov	w0, #0x636f                	// #25455
    4470:	movk	w0, #0x78a5, lsl #16
    4474:	add	w0, w1, w0
    4478:	str	w0, [sp, #328]
    447c:	ldr	w0, [sp, #316]
    4480:	ror	w1, w0, #2
    4484:	ldr	w0, [sp, #316]
    4488:	ror	w0, w0, #13
    448c:	eor	w1, w1, w0
    4490:	ldr	w0, [sp, #316]
    4494:	ror	w0, w0, #22
    4498:	eor	w1, w1, w0
    449c:	ldr	w2, [sp, #316]
    44a0:	ldr	w0, [sp, #288]
    44a4:	orr	w2, w2, w0
    44a8:	ldr	w0, [sp, #292]
    44ac:	and	w2, w2, w0
    44b0:	ldr	w3, [sp, #316]
    44b4:	ldr	w0, [sp, #288]
    44b8:	and	w0, w3, w0
    44bc:	orr	w0, w2, w0
    44c0:	add	w0, w1, w0
    44c4:	str	w0, [sp, #324]
    44c8:	ldr	w1, [sp, #296]
    44cc:	ldr	w0, [sp, #328]
    44d0:	add	w0, w1, w0
    44d4:	str	w0, [sp, #296]
    44d8:	ldr	w1, [sp, #328]
    44dc:	ldr	w0, [sp, #324]
    44e0:	add	w0, w1, w0
    44e4:	str	w0, [sp, #312]
    44e8:	ldr	w1, [sp, #308]
    44ec:	ldr	w0, [sp, #296]
    44f0:	ror	w2, w0, #6
    44f4:	ldr	w0, [sp, #296]
    44f8:	ror	w0, w0, #11
    44fc:	eor	w2, w2, w0
    4500:	ldr	w0, [sp, #296]
    4504:	ror	w0, w0, #25
    4508:	eor	w0, w2, w0
    450c:	add	w1, w1, w0
    4510:	ldr	w2, [sp, #304]
    4514:	ldr	w3, [sp, #296]
    4518:	ldr	w4, [sp, #300]
    451c:	ldr	w0, [sp, #304]
    4520:	eor	w0, w4, w0
    4524:	and	w0, w3, w0
    4528:	eor	w0, w2, w0
    452c:	add	w1, w1, w0
    4530:	ldr	w0, [sp, #264]
    4534:	add	w1, w1, w0
    4538:	mov	w0, #0x7814                	// #30740
    453c:	movk	w0, #0x84c8, lsl #16
    4540:	add	w0, w1, w0
    4544:	str	w0, [sp, #328]
    4548:	ldr	w0, [sp, #312]
    454c:	ror	w1, w0, #2
    4550:	ldr	w0, [sp, #312]
    4554:	ror	w0, w0, #13
    4558:	eor	w1, w1, w0
    455c:	ldr	w0, [sp, #312]
    4560:	ror	w0, w0, #22
    4564:	eor	w1, w1, w0
    4568:	ldr	w2, [sp, #312]
    456c:	ldr	w0, [sp, #316]
    4570:	orr	w2, w2, w0
    4574:	ldr	w0, [sp, #288]
    4578:	and	w2, w2, w0
    457c:	ldr	w3, [sp, #312]
    4580:	ldr	w0, [sp, #316]
    4584:	and	w0, w3, w0
    4588:	orr	w0, w2, w0
    458c:	add	w0, w1, w0
    4590:	str	w0, [sp, #324]
    4594:	ldr	w1, [sp, #292]
    4598:	ldr	w0, [sp, #328]
    459c:	add	w0, w1, w0
    45a0:	str	w0, [sp, #292]
    45a4:	ldr	w1, [sp, #328]
    45a8:	ldr	w0, [sp, #324]
    45ac:	add	w0, w1, w0
    45b0:	str	w0, [sp, #308]
    45b4:	ldr	w1, [sp, #304]
    45b8:	ldr	w0, [sp, #292]
    45bc:	ror	w2, w0, #6
    45c0:	ldr	w0, [sp, #292]
    45c4:	ror	w0, w0, #11
    45c8:	eor	w2, w2, w0
    45cc:	ldr	w0, [sp, #292]
    45d0:	ror	w0, w0, #25
    45d4:	eor	w0, w2, w0
    45d8:	add	w1, w1, w0
    45dc:	ldr	w2, [sp, #300]
    45e0:	ldr	w3, [sp, #292]
    45e4:	ldr	w4, [sp, #296]
    45e8:	ldr	w0, [sp, #300]
    45ec:	eor	w0, w4, w0
    45f0:	and	w0, w3, w0
    45f4:	eor	w0, w2, w0
    45f8:	add	w1, w1, w0
    45fc:	ldr	w0, [sp, #268]
    4600:	add	w1, w1, w0
    4604:	mov	w0, #0x208                 	// #520
    4608:	movk	w0, #0x8cc7, lsl #16
    460c:	add	w0, w1, w0
    4610:	str	w0, [sp, #328]
    4614:	ldr	w0, [sp, #308]
    4618:	ror	w1, w0, #2
    461c:	ldr	w0, [sp, #308]
    4620:	ror	w0, w0, #13
    4624:	eor	w1, w1, w0
    4628:	ldr	w0, [sp, #308]
    462c:	ror	w0, w0, #22
    4630:	eor	w1, w1, w0
    4634:	ldr	w2, [sp, #308]
    4638:	ldr	w0, [sp, #312]
    463c:	orr	w2, w2, w0
    4640:	ldr	w0, [sp, #316]
    4644:	and	w2, w2, w0
    4648:	ldr	w3, [sp, #308]
    464c:	ldr	w0, [sp, #312]
    4650:	and	w0, w3, w0
    4654:	orr	w0, w2, w0
    4658:	add	w0, w1, w0
    465c:	str	w0, [sp, #324]
    4660:	ldr	w1, [sp, #288]
    4664:	ldr	w0, [sp, #328]
    4668:	add	w0, w1, w0
    466c:	str	w0, [sp, #288]
    4670:	ldr	w1, [sp, #328]
    4674:	ldr	w0, [sp, #324]
    4678:	add	w0, w1, w0
    467c:	str	w0, [sp, #304]
    4680:	ldr	w1, [sp, #300]
    4684:	ldr	w0, [sp, #288]
    4688:	ror	w2, w0, #6
    468c:	ldr	w0, [sp, #288]
    4690:	ror	w0, w0, #11
    4694:	eor	w2, w2, w0
    4698:	ldr	w0, [sp, #288]
    469c:	ror	w0, w0, #25
    46a0:	eor	w0, w2, w0
    46a4:	add	w1, w1, w0
    46a8:	ldr	w2, [sp, #296]
    46ac:	ldr	w3, [sp, #288]
    46b0:	ldr	w4, [sp, #292]
    46b4:	ldr	w0, [sp, #296]
    46b8:	eor	w0, w4, w0
    46bc:	and	w0, w3, w0
    46c0:	eor	w0, w2, w0
    46c4:	add	w1, w1, w0
    46c8:	ldr	w0, [sp, #272]
    46cc:	add	w1, w1, w0
    46d0:	mov	w0, #0xfffa                	// #65530
    46d4:	movk	w0, #0x90be, lsl #16
    46d8:	add	w0, w1, w0
    46dc:	str	w0, [sp, #328]
    46e0:	ldr	w0, [sp, #304]
    46e4:	ror	w1, w0, #2
    46e8:	ldr	w0, [sp, #304]
    46ec:	ror	w0, w0, #13
    46f0:	eor	w1, w1, w0
    46f4:	ldr	w0, [sp, #304]
    46f8:	ror	w0, w0, #22
    46fc:	eor	w1, w1, w0
    4700:	ldr	w2, [sp, #304]
    4704:	ldr	w0, [sp, #308]
    4708:	orr	w2, w2, w0
    470c:	ldr	w0, [sp, #312]
    4710:	and	w2, w2, w0
    4714:	ldr	w3, [sp, #304]
    4718:	ldr	w0, [sp, #308]
    471c:	and	w0, w3, w0
    4720:	orr	w0, w2, w0
    4724:	add	w0, w1, w0
    4728:	str	w0, [sp, #324]
    472c:	ldr	w1, [sp, #316]
    4730:	ldr	w0, [sp, #328]
    4734:	add	w0, w1, w0
    4738:	str	w0, [sp, #316]
    473c:	ldr	w1, [sp, #328]
    4740:	ldr	w0, [sp, #324]
    4744:	add	w0, w1, w0
    4748:	str	w0, [sp, #300]
    474c:	ldr	w1, [sp, #296]
    4750:	ldr	w0, [sp, #316]
    4754:	ror	w2, w0, #6
    4758:	ldr	w0, [sp, #316]
    475c:	ror	w0, w0, #11
    4760:	eor	w2, w2, w0
    4764:	ldr	w0, [sp, #316]
    4768:	ror	w0, w0, #25
    476c:	eor	w0, w2, w0
    4770:	add	w1, w1, w0
    4774:	ldr	w2, [sp, #292]
    4778:	ldr	w3, [sp, #316]
    477c:	ldr	w4, [sp, #288]
    4780:	ldr	w0, [sp, #292]
    4784:	eor	w0, w4, w0
    4788:	and	w0, w3, w0
    478c:	eor	w0, w2, w0
    4790:	add	w1, w1, w0
    4794:	ldr	w0, [sp, #276]
    4798:	add	w1, w1, w0
    479c:	mov	w0, #0x6ceb                	// #27883
    47a0:	movk	w0, #0xa450, lsl #16
    47a4:	add	w0, w1, w0
    47a8:	str	w0, [sp, #328]
    47ac:	ldr	w0, [sp, #300]
    47b0:	ror	w1, w0, #2
    47b4:	ldr	w0, [sp, #300]
    47b8:	ror	w0, w0, #13
    47bc:	eor	w1, w1, w0
    47c0:	ldr	w0, [sp, #300]
    47c4:	ror	w0, w0, #22
    47c8:	eor	w1, w1, w0
    47cc:	ldr	w2, [sp, #300]
    47d0:	ldr	w0, [sp, #304]
    47d4:	orr	w2, w2, w0
    47d8:	ldr	w0, [sp, #308]
    47dc:	and	w2, w2, w0
    47e0:	ldr	w3, [sp, #300]
    47e4:	ldr	w0, [sp, #304]
    47e8:	and	w0, w3, w0
    47ec:	orr	w0, w2, w0
    47f0:	add	w0, w1, w0
    47f4:	str	w0, [sp, #324]
    47f8:	ldr	w1, [sp, #312]
    47fc:	ldr	w0, [sp, #328]
    4800:	add	w0, w1, w0
    4804:	str	w0, [sp, #312]
    4808:	ldr	w1, [sp, #328]
    480c:	ldr	w0, [sp, #324]
    4810:	add	w0, w1, w0
    4814:	str	w0, [sp, #296]
    4818:	ldr	w1, [sp, #292]
    481c:	ldr	w0, [sp, #312]
    4820:	ror	w2, w0, #6
    4824:	ldr	w0, [sp, #312]
    4828:	ror	w0, w0, #11
    482c:	eor	w2, w2, w0
    4830:	ldr	w0, [sp, #312]
    4834:	ror	w0, w0, #25
    4838:	eor	w0, w2, w0
    483c:	add	w1, w1, w0
    4840:	ldr	w2, [sp, #288]
    4844:	ldr	w3, [sp, #312]
    4848:	ldr	w4, [sp, #316]
    484c:	ldr	w0, [sp, #288]
    4850:	eor	w0, w4, w0
    4854:	and	w0, w3, w0
    4858:	eor	w0, w2, w0
    485c:	add	w1, w1, w0
    4860:	ldr	w0, [sp, #280]
    4864:	add	w1, w1, w0
    4868:	mov	w0, #0xa3f7                	// #41975
    486c:	movk	w0, #0xbef9, lsl #16
    4870:	add	w0, w1, w0
    4874:	str	w0, [sp, #328]
    4878:	ldr	w0, [sp, #296]
    487c:	ror	w1, w0, #2
    4880:	ldr	w0, [sp, #296]
    4884:	ror	w0, w0, #13
    4888:	eor	w1, w1, w0
    488c:	ldr	w0, [sp, #296]
    4890:	ror	w0, w0, #22
    4894:	eor	w1, w1, w0
    4898:	ldr	w2, [sp, #296]
    489c:	ldr	w0, [sp, #300]
    48a0:	orr	w2, w2, w0
    48a4:	ldr	w0, [sp, #304]
    48a8:	and	w2, w2, w0
    48ac:	ldr	w3, [sp, #296]
    48b0:	ldr	w0, [sp, #300]
    48b4:	and	w0, w3, w0
    48b8:	orr	w0, w2, w0
    48bc:	add	w0, w1, w0
    48c0:	str	w0, [sp, #324]
    48c4:	ldr	w1, [sp, #308]
    48c8:	ldr	w0, [sp, #328]
    48cc:	add	w0, w1, w0
    48d0:	str	w0, [sp, #308]
    48d4:	ldr	w1, [sp, #328]
    48d8:	ldr	w0, [sp, #324]
    48dc:	add	w0, w1, w0
    48e0:	str	w0, [sp, #292]
    48e4:	ldr	w1, [sp, #288]
    48e8:	ldr	w0, [sp, #308]
    48ec:	ror	w2, w0, #6
    48f0:	ldr	w0, [sp, #308]
    48f4:	ror	w0, w0, #11
    48f8:	eor	w2, w2, w0
    48fc:	ldr	w0, [sp, #308]
    4900:	ror	w0, w0, #25
    4904:	eor	w0, w2, w0
    4908:	add	w1, w1, w0
    490c:	ldr	w2, [sp, #316]
    4910:	ldr	w3, [sp, #308]
    4914:	ldr	w4, [sp, #312]
    4918:	ldr	w0, [sp, #316]
    491c:	eor	w0, w4, w0
    4920:	and	w0, w3, w0
    4924:	eor	w0, w2, w0
    4928:	add	w1, w1, w0
    492c:	ldr	w0, [sp, #284]
    4930:	add	w1, w1, w0
    4934:	mov	w0, #0x78f2                	// #30962
    4938:	movk	w0, #0xc671, lsl #16
    493c:	add	w0, w1, w0
    4940:	str	w0, [sp, #328]
    4944:	ldr	w0, [sp, #292]
    4948:	ror	w1, w0, #2
    494c:	ldr	w0, [sp, #292]
    4950:	ror	w0, w0, #13
    4954:	eor	w1, w1, w0
    4958:	ldr	w0, [sp, #292]
    495c:	ror	w0, w0, #22
    4960:	eor	w1, w1, w0
    4964:	ldr	w2, [sp, #292]
    4968:	ldr	w0, [sp, #296]
    496c:	orr	w2, w2, w0
    4970:	ldr	w0, [sp, #300]
    4974:	and	w2, w2, w0
    4978:	ldr	w3, [sp, #292]
    497c:	ldr	w0, [sp, #296]
    4980:	and	w0, w3, w0
    4984:	orr	w0, w2, w0
    4988:	add	w0, w1, w0
    498c:	str	w0, [sp, #324]
    4990:	ldr	w1, [sp, #304]
    4994:	ldr	w0, [sp, #328]
    4998:	add	w0, w1, w0
    499c:	str	w0, [sp, #304]
    49a0:	ldr	w1, [sp, #328]
    49a4:	ldr	w0, [sp, #324]
    49a8:	add	w0, w1, w0
    49ac:	str	w0, [sp, #288]
    49b0:	str	wzr, [sp, #332]
    49b4:	b	49f8 <_Py_strhex@plt+0x3a88>
    49b8:	ldr	x0, [sp, #24]
    49bc:	ldrsw	x1, [sp, #332]
    49c0:	add	x1, x1, #0x4
    49c4:	ldr	w1, [x0, x1, lsl #2]
    49c8:	ldrsw	x0, [sp, #332]
    49cc:	lsl	x0, x0, #2
    49d0:	add	x2, sp, #0x120
    49d4:	ldr	w0, [x2, x0]
    49d8:	add	w2, w1, w0
    49dc:	ldr	x0, [sp, #24]
    49e0:	ldrsw	x1, [sp, #332]
    49e4:	add	x1, x1, #0x4
    49e8:	str	w2, [x0, x1, lsl #2]
    49ec:	ldr	w0, [sp, #332]
    49f0:	add	w0, w0, #0x1
    49f4:	str	w0, [sp, #332]
    49f8:	ldr	w0, [sp, #332]
    49fc:	cmp	w0, #0x7
    4a00:	b.le	49b8 <_Py_strhex@plt+0x3a48>
    4a04:	nop
    4a08:	nop
    4a0c:	ldp	x29, x30, [sp], #336
    4a10:	ret
    4a14:	sub	sp, sp, #0x10
    4a18:	str	x0, [sp, #8]
    4a1c:	ldr	x0, [sp, #8]
    4a20:	mov	w1, #0xe667                	// #58983
    4a24:	movk	w1, #0x6a09, lsl #16
    4a28:	str	w1, [x0, #16]
    4a2c:	ldr	x0, [sp, #8]
    4a30:	mov	w1, #0xae85                	// #44677
    4a34:	movk	w1, #0xbb67, lsl #16
    4a38:	str	w1, [x0, #20]
    4a3c:	ldr	x0, [sp, #8]
    4a40:	mov	w1, #0xf372                	// #62322
    4a44:	movk	w1, #0x3c6e, lsl #16
    4a48:	str	w1, [x0, #24]
    4a4c:	ldr	x0, [sp, #8]
    4a50:	mov	w1, #0xf53a                	// #62778
    4a54:	movk	w1, #0xa54f, lsl #16
    4a58:	str	w1, [x0, #28]
    4a5c:	ldr	x0, [sp, #8]
    4a60:	mov	w1, #0x527f                	// #21119
    4a64:	movk	w1, #0x510e, lsl #16
    4a68:	str	w1, [x0, #32]
    4a6c:	ldr	x0, [sp, #8]
    4a70:	mov	w1, #0x688c                	// #26764
    4a74:	movk	w1, #0x9b05, lsl #16
    4a78:	str	w1, [x0, #36]
    4a7c:	ldr	x0, [sp, #8]
    4a80:	mov	w1, #0xd9ab                	// #55723
    4a84:	movk	w1, #0x1f83, lsl #16
    4a88:	str	w1, [x0, #40]
    4a8c:	ldr	x0, [sp, #8]
    4a90:	mov	w1, #0xcd19                	// #52505
    4a94:	movk	w1, #0x5be0, lsl #16
    4a98:	str	w1, [x0, #44]
    4a9c:	ldr	x0, [sp, #8]
    4aa0:	str	wzr, [x0, #48]
    4aa4:	ldr	x0, [sp, #8]
    4aa8:	str	wzr, [x0, #52]
    4aac:	ldr	x0, [sp, #8]
    4ab0:	str	wzr, [x0, #120]
    4ab4:	ldr	x0, [sp, #8]
    4ab8:	mov	w1, #0x20                  	// #32
    4abc:	str	w1, [x0, #124]
    4ac0:	nop
    4ac4:	add	sp, sp, #0x10
    4ac8:	ret
    4acc:	sub	sp, sp, #0x10
    4ad0:	str	x0, [sp, #8]
    4ad4:	ldr	x0, [sp, #8]
    4ad8:	mov	w1, #0x9ed8                	// #40664
    4adc:	movk	w1, #0xc105, lsl #16
    4ae0:	str	w1, [x0, #16]
    4ae4:	ldr	x0, [sp, #8]
    4ae8:	mov	w1, #0xd507                	// #54535
    4aec:	movk	w1, #0x367c, lsl #16
    4af0:	str	w1, [x0, #20]
    4af4:	ldr	x0, [sp, #8]
    4af8:	mov	w1, #0xdd17                	// #56599
    4afc:	movk	w1, #0x3070, lsl #16
    4b00:	str	w1, [x0, #24]
    4b04:	ldr	x0, [sp, #8]
    4b08:	mov	w1, #0x5939                	// #22841
    4b0c:	movk	w1, #0xf70e, lsl #16
    4b10:	str	w1, [x0, #28]
    4b14:	ldr	x0, [sp, #8]
    4b18:	mov	w1, #0xb31                 	// #2865
    4b1c:	movk	w1, #0xffc0, lsl #16
    4b20:	str	w1, [x0, #32]
    4b24:	ldr	x0, [sp, #8]
    4b28:	mov	w1, #0x1511                	// #5393
    4b2c:	movk	w1, #0x6858, lsl #16
    4b30:	str	w1, [x0, #36]
    4b34:	ldr	x0, [sp, #8]
    4b38:	mov	w1, #0x8fa7                	// #36775
    4b3c:	movk	w1, #0x64f9, lsl #16
    4b40:	str	w1, [x0, #40]
    4b44:	ldr	x0, [sp, #8]
    4b48:	mov	w1, #0x4fa4                	// #20388
    4b4c:	movk	w1, #0xbefa, lsl #16
    4b50:	str	w1, [x0, #44]
    4b54:	ldr	x0, [sp, #8]
    4b58:	str	wzr, [x0, #48]
    4b5c:	ldr	x0, [sp, #8]
    4b60:	str	wzr, [x0, #52]
    4b64:	ldr	x0, [sp, #8]
    4b68:	str	wzr, [x0, #120]
    4b6c:	ldr	x0, [sp, #8]
    4b70:	mov	w1, #0x1c                  	// #28
    4b74:	str	w1, [x0, #124]
    4b78:	nop
    4b7c:	add	sp, sp, #0x10
    4b80:	ret
    4b84:	stp	x29, x30, [sp, #-64]!
    4b88:	mov	x29, sp
    4b8c:	str	x0, [sp, #40]
    4b90:	str	x1, [sp, #32]
    4b94:	str	x2, [sp, #24]
    4b98:	ldr	x0, [sp, #40]
    4b9c:	ldr	w1, [x0, #48]
    4ba0:	ldr	x0, [sp, #24]
    4ba4:	lsl	w0, w0, #3
    4ba8:	add	w0, w1, w0
    4bac:	str	w0, [sp, #52]
    4bb0:	ldr	x0, [sp, #40]
    4bb4:	ldr	w0, [x0, #48]
    4bb8:	ldr	w1, [sp, #52]
    4bbc:	cmp	w1, w0
    4bc0:	b.cs	4bd8 <_Py_strhex@plt+0x3c68>  // b.hs, b.nlast
    4bc4:	ldr	x0, [sp, #40]
    4bc8:	ldr	w0, [x0, #52]
    4bcc:	add	w1, w0, #0x1
    4bd0:	ldr	x0, [sp, #40]
    4bd4:	str	w1, [x0, #52]
    4bd8:	ldr	x0, [sp, #40]
    4bdc:	ldr	w1, [sp, #52]
    4be0:	str	w1, [x0, #48]
    4be4:	ldr	x0, [sp, #40]
    4be8:	ldr	w1, [x0, #52]
    4bec:	ldr	x0, [sp, #24]
    4bf0:	lsr	w0, w0, #29
    4bf4:	add	w1, w1, w0
    4bf8:	ldr	x0, [sp, #40]
    4bfc:	str	w1, [x0, #52]
    4c00:	ldr	x0, [sp, #40]
    4c04:	ldr	w0, [x0, #120]
    4c08:	cmp	w0, #0x0
    4c0c:	b.eq	4cf0 <_Py_strhex@plt+0x3d80>  // b.none
    4c10:	ldr	x0, [sp, #40]
    4c14:	ldr	w0, [x0, #120]
    4c18:	mov	w1, #0x40                  	// #64
    4c1c:	sub	w0, w1, w0
    4c20:	sxtw	x0, w0
    4c24:	str	x0, [sp, #56]
    4c28:	ldr	x1, [sp, #56]
    4c2c:	ldr	x0, [sp, #24]
    4c30:	cmp	x1, x0
    4c34:	b.le	4c40 <_Py_strhex@plt+0x3cd0>
    4c38:	ldr	x0, [sp, #24]
    4c3c:	str	x0, [sp, #56]
    4c40:	ldr	x0, [sp, #40]
    4c44:	add	x1, x0, #0x38
    4c48:	ldr	x0, [sp, #40]
    4c4c:	ldr	w0, [x0, #120]
    4c50:	sxtw	x0, w0
    4c54:	add	x0, x1, x0
    4c58:	ldr	x1, [sp, #56]
    4c5c:	mov	x2, x1
    4c60:	ldr	x1, [sp, #32]
    4c64:	bl	e50 <memcpy@plt>
    4c68:	ldr	x1, [sp, #24]
    4c6c:	ldr	x0, [sp, #56]
    4c70:	sub	x0, x1, x0
    4c74:	str	x0, [sp, #24]
    4c78:	ldr	x0, [sp, #56]
    4c7c:	ldr	x1, [sp, #32]
    4c80:	add	x0, x1, x0
    4c84:	str	x0, [sp, #32]
    4c88:	ldr	x0, [sp, #40]
    4c8c:	ldr	w0, [x0, #120]
    4c90:	ldr	x1, [sp, #56]
    4c94:	add	w1, w0, w1
    4c98:	ldr	x0, [sp, #40]
    4c9c:	str	w1, [x0, #120]
    4ca0:	ldr	x0, [sp, #40]
    4ca4:	ldr	w0, [x0, #120]
    4ca8:	cmp	w0, #0x40
    4cac:	b.ne	4d28 <_Py_strhex@plt+0x3db8>  // b.any
    4cb0:	ldr	x0, [sp, #40]
    4cb4:	bl	151c <_Py_strhex@plt+0x5ac>
    4cb8:	b	4cf0 <_Py_strhex@plt+0x3d80>
    4cbc:	ldr	x0, [sp, #40]
    4cc0:	add	x0, x0, #0x38
    4cc4:	mov	x2, #0x40                  	// #64
    4cc8:	ldr	x1, [sp, #32]
    4ccc:	bl	e50 <memcpy@plt>
    4cd0:	ldr	x0, [sp, #32]
    4cd4:	add	x0, x0, #0x40
    4cd8:	str	x0, [sp, #32]
    4cdc:	ldr	x0, [sp, #24]
    4ce0:	sub	x0, x0, #0x40
    4ce4:	str	x0, [sp, #24]
    4ce8:	ldr	x0, [sp, #40]
    4cec:	bl	151c <_Py_strhex@plt+0x5ac>
    4cf0:	ldr	x0, [sp, #24]
    4cf4:	cmp	x0, #0x3f
    4cf8:	b.gt	4cbc <_Py_strhex@plt+0x3d4c>
    4cfc:	ldr	x0, [sp, #40]
    4d00:	add	x0, x0, #0x38
    4d04:	ldr	x1, [sp, #24]
    4d08:	mov	x2, x1
    4d0c:	ldr	x1, [sp, #32]
    4d10:	bl	e50 <memcpy@plt>
    4d14:	ldr	x0, [sp, #24]
    4d18:	mov	w1, w0
    4d1c:	ldr	x0, [sp, #40]
    4d20:	str	w1, [x0, #120]
    4d24:	b	4d2c <_Py_strhex@plt+0x3dbc>
    4d28:	nop
    4d2c:	ldp	x29, x30, [sp], #64
    4d30:	ret
    4d34:	stp	x29, x30, [sp, #-48]!
    4d38:	mov	x29, sp
    4d3c:	str	x0, [sp, #24]
    4d40:	str	x1, [sp, #16]
    4d44:	ldr	x0, [sp, #16]
    4d48:	ldr	w0, [x0, #48]
    4d4c:	str	w0, [sp, #44]
    4d50:	ldr	x0, [sp, #16]
    4d54:	ldr	w0, [x0, #52]
    4d58:	str	w0, [sp, #40]
    4d5c:	ldr	w0, [sp, #44]
    4d60:	lsr	w0, w0, #3
    4d64:	and	w0, w0, #0x3f
    4d68:	str	w0, [sp, #36]
    4d6c:	ldr	x0, [sp, #16]
    4d70:	add	x1, x0, #0x38
    4d74:	ldr	w0, [sp, #36]
    4d78:	add	w2, w0, #0x1
    4d7c:	str	w2, [sp, #36]
    4d80:	sxtw	x0, w0
    4d84:	add	x0, x1, x0
    4d88:	mov	w1, #0xffffff80            	// #-128
    4d8c:	strb	w1, [x0]
    4d90:	ldr	w0, [sp, #36]
    4d94:	cmp	w0, #0x38
    4d98:	b.le	4dec <_Py_strhex@plt+0x3e7c>
    4d9c:	ldr	x0, [sp, #16]
    4da0:	add	x1, x0, #0x38
    4da4:	ldrsw	x0, [sp, #36]
    4da8:	add	x3, x1, x0
    4dac:	mov	w1, #0x40                  	// #64
    4db0:	ldr	w0, [sp, #36]
    4db4:	sub	w0, w1, w0
    4db8:	sxtw	x0, w0
    4dbc:	mov	x2, x0
    4dc0:	mov	w1, #0x0                   	// #0
    4dc4:	mov	x0, x3
    4dc8:	bl	ec0 <memset@plt>
    4dcc:	ldr	x0, [sp, #16]
    4dd0:	bl	151c <_Py_strhex@plt+0x5ac>
    4dd4:	ldr	x0, [sp, #16]
    4dd8:	add	x0, x0, #0x38
    4ddc:	mov	x2, #0x38                  	// #56
    4de0:	mov	w1, #0x0                   	// #0
    4de4:	bl	ec0 <memset@plt>
    4de8:	b	4e1c <_Py_strhex@plt+0x3eac>
    4dec:	ldr	x0, [sp, #16]
    4df0:	add	x1, x0, #0x38
    4df4:	ldrsw	x0, [sp, #36]
    4df8:	add	x3, x1, x0
    4dfc:	mov	w1, #0x38                  	// #56
    4e00:	ldr	w0, [sp, #36]
    4e04:	sub	w0, w1, w0
    4e08:	sxtw	x0, w0
    4e0c:	mov	x2, x0
    4e10:	mov	w1, #0x0                   	// #0
    4e14:	mov	x0, x3
    4e18:	bl	ec0 <memset@plt>
    4e1c:	ldr	w0, [sp, #40]
    4e20:	lsr	w0, w0, #24
    4e24:	and	w1, w0, #0xff
    4e28:	ldr	x0, [sp, #16]
    4e2c:	strb	w1, [x0, #112]
    4e30:	ldr	w0, [sp, #40]
    4e34:	lsr	w0, w0, #16
    4e38:	and	w1, w0, #0xff
    4e3c:	ldr	x0, [sp, #16]
    4e40:	strb	w1, [x0, #113]
    4e44:	ldr	w0, [sp, #40]
    4e48:	lsr	w0, w0, #8
    4e4c:	and	w1, w0, #0xff
    4e50:	ldr	x0, [sp, #16]
    4e54:	strb	w1, [x0, #114]
    4e58:	ldr	w0, [sp, #40]
    4e5c:	and	w1, w0, #0xff
    4e60:	ldr	x0, [sp, #16]
    4e64:	strb	w1, [x0, #115]
    4e68:	ldr	w0, [sp, #44]
    4e6c:	lsr	w0, w0, #24
    4e70:	and	w1, w0, #0xff
    4e74:	ldr	x0, [sp, #16]
    4e78:	strb	w1, [x0, #116]
    4e7c:	ldr	w0, [sp, #44]
    4e80:	lsr	w0, w0, #16
    4e84:	and	w1, w0, #0xff
    4e88:	ldr	x0, [sp, #16]
    4e8c:	strb	w1, [x0, #117]
    4e90:	ldr	w0, [sp, #44]
    4e94:	lsr	w0, w0, #8
    4e98:	and	w1, w0, #0xff
    4e9c:	ldr	x0, [sp, #16]
    4ea0:	strb	w1, [x0, #118]
    4ea4:	ldr	w0, [sp, #44]
    4ea8:	and	w1, w0, #0xff
    4eac:	ldr	x0, [sp, #16]
    4eb0:	strb	w1, [x0, #119]
    4eb4:	ldr	x0, [sp, #16]
    4eb8:	bl	151c <_Py_strhex@plt+0x5ac>
    4ebc:	ldr	x0, [sp, #16]
    4ec0:	ldr	w0, [x0, #16]
    4ec4:	lsr	w0, w0, #24
    4ec8:	and	w1, w0, #0xff
    4ecc:	ldr	x0, [sp, #24]
    4ed0:	strb	w1, [x0]
    4ed4:	ldr	x0, [sp, #16]
    4ed8:	ldr	w0, [x0, #16]
    4edc:	lsr	w1, w0, #16
    4ee0:	ldr	x0, [sp, #24]
    4ee4:	add	x0, x0, #0x1
    4ee8:	and	w1, w1, #0xff
    4eec:	strb	w1, [x0]
    4ef0:	ldr	x0, [sp, #16]
    4ef4:	ldr	w0, [x0, #16]
    4ef8:	lsr	w1, w0, #8
    4efc:	ldr	x0, [sp, #24]
    4f00:	add	x0, x0, #0x2
    4f04:	and	w1, w1, #0xff
    4f08:	strb	w1, [x0]
    4f0c:	ldr	x0, [sp, #16]
    4f10:	ldr	w1, [x0, #16]
    4f14:	ldr	x0, [sp, #24]
    4f18:	add	x0, x0, #0x3
    4f1c:	and	w1, w1, #0xff
    4f20:	strb	w1, [x0]
    4f24:	ldr	x0, [sp, #16]
    4f28:	ldr	w0, [x0, #20]
    4f2c:	lsr	w1, w0, #24
    4f30:	ldr	x0, [sp, #24]
    4f34:	add	x0, x0, #0x4
    4f38:	and	w1, w1, #0xff
    4f3c:	strb	w1, [x0]
    4f40:	ldr	x0, [sp, #16]
    4f44:	ldr	w0, [x0, #20]
    4f48:	lsr	w1, w0, #16
    4f4c:	ldr	x0, [sp, #24]
    4f50:	add	x0, x0, #0x5
    4f54:	and	w1, w1, #0xff
    4f58:	strb	w1, [x0]
    4f5c:	ldr	x0, [sp, #16]
    4f60:	ldr	w0, [x0, #20]
    4f64:	lsr	w1, w0, #8
    4f68:	ldr	x0, [sp, #24]
    4f6c:	add	x0, x0, #0x6
    4f70:	and	w1, w1, #0xff
    4f74:	strb	w1, [x0]
    4f78:	ldr	x0, [sp, #16]
    4f7c:	ldr	w1, [x0, #20]
    4f80:	ldr	x0, [sp, #24]
    4f84:	add	x0, x0, #0x7
    4f88:	and	w1, w1, #0xff
    4f8c:	strb	w1, [x0]
    4f90:	ldr	x0, [sp, #16]
    4f94:	ldr	w0, [x0, #24]
    4f98:	lsr	w1, w0, #24
    4f9c:	ldr	x0, [sp, #24]
    4fa0:	add	x0, x0, #0x8
    4fa4:	and	w1, w1, #0xff
    4fa8:	strb	w1, [x0]
    4fac:	ldr	x0, [sp, #16]
    4fb0:	ldr	w0, [x0, #24]
    4fb4:	lsr	w1, w0, #16
    4fb8:	ldr	x0, [sp, #24]
    4fbc:	add	x0, x0, #0x9
    4fc0:	and	w1, w1, #0xff
    4fc4:	strb	w1, [x0]
    4fc8:	ldr	x0, [sp, #16]
    4fcc:	ldr	w0, [x0, #24]
    4fd0:	lsr	w1, w0, #8
    4fd4:	ldr	x0, [sp, #24]
    4fd8:	add	x0, x0, #0xa
    4fdc:	and	w1, w1, #0xff
    4fe0:	strb	w1, [x0]
    4fe4:	ldr	x0, [sp, #16]
    4fe8:	ldr	w1, [x0, #24]
    4fec:	ldr	x0, [sp, #24]
    4ff0:	add	x0, x0, #0xb
    4ff4:	and	w1, w1, #0xff
    4ff8:	strb	w1, [x0]
    4ffc:	ldr	x0, [sp, #16]
    5000:	ldr	w0, [x0, #28]
    5004:	lsr	w1, w0, #24
    5008:	ldr	x0, [sp, #24]
    500c:	add	x0, x0, #0xc
    5010:	and	w1, w1, #0xff
    5014:	strb	w1, [x0]
    5018:	ldr	x0, [sp, #16]
    501c:	ldr	w0, [x0, #28]
    5020:	lsr	w1, w0, #16
    5024:	ldr	x0, [sp, #24]
    5028:	add	x0, x0, #0xd
    502c:	and	w1, w1, #0xff
    5030:	strb	w1, [x0]
    5034:	ldr	x0, [sp, #16]
    5038:	ldr	w0, [x0, #28]
    503c:	lsr	w1, w0, #8
    5040:	ldr	x0, [sp, #24]
    5044:	add	x0, x0, #0xe
    5048:	and	w1, w1, #0xff
    504c:	strb	w1, [x0]
    5050:	ldr	x0, [sp, #16]
    5054:	ldr	w1, [x0, #28]
    5058:	ldr	x0, [sp, #24]
    505c:	add	x0, x0, #0xf
    5060:	and	w1, w1, #0xff
    5064:	strb	w1, [x0]
    5068:	ldr	x0, [sp, #16]
    506c:	ldr	w0, [x0, #32]
    5070:	lsr	w1, w0, #24
    5074:	ldr	x0, [sp, #24]
    5078:	add	x0, x0, #0x10
    507c:	and	w1, w1, #0xff
    5080:	strb	w1, [x0]
    5084:	ldr	x0, [sp, #16]
    5088:	ldr	w0, [x0, #32]
    508c:	lsr	w1, w0, #16
    5090:	ldr	x0, [sp, #24]
    5094:	add	x0, x0, #0x11
    5098:	and	w1, w1, #0xff
    509c:	strb	w1, [x0]
    50a0:	ldr	x0, [sp, #16]
    50a4:	ldr	w0, [x0, #32]
    50a8:	lsr	w1, w0, #8
    50ac:	ldr	x0, [sp, #24]
    50b0:	add	x0, x0, #0x12
    50b4:	and	w1, w1, #0xff
    50b8:	strb	w1, [x0]
    50bc:	ldr	x0, [sp, #16]
    50c0:	ldr	w1, [x0, #32]
    50c4:	ldr	x0, [sp, #24]
    50c8:	add	x0, x0, #0x13
    50cc:	and	w1, w1, #0xff
    50d0:	strb	w1, [x0]
    50d4:	ldr	x0, [sp, #16]
    50d8:	ldr	w0, [x0, #36]
    50dc:	lsr	w1, w0, #24
    50e0:	ldr	x0, [sp, #24]
    50e4:	add	x0, x0, #0x14
    50e8:	and	w1, w1, #0xff
    50ec:	strb	w1, [x0]
    50f0:	ldr	x0, [sp, #16]
    50f4:	ldr	w0, [x0, #36]
    50f8:	lsr	w1, w0, #16
    50fc:	ldr	x0, [sp, #24]
    5100:	add	x0, x0, #0x15
    5104:	and	w1, w1, #0xff
    5108:	strb	w1, [x0]
    510c:	ldr	x0, [sp, #16]
    5110:	ldr	w0, [x0, #36]
    5114:	lsr	w1, w0, #8
    5118:	ldr	x0, [sp, #24]
    511c:	add	x0, x0, #0x16
    5120:	and	w1, w1, #0xff
    5124:	strb	w1, [x0]
    5128:	ldr	x0, [sp, #16]
    512c:	ldr	w1, [x0, #36]
    5130:	ldr	x0, [sp, #24]
    5134:	add	x0, x0, #0x17
    5138:	and	w1, w1, #0xff
    513c:	strb	w1, [x0]
    5140:	ldr	x0, [sp, #16]
    5144:	ldr	w0, [x0, #40]
    5148:	lsr	w1, w0, #24
    514c:	ldr	x0, [sp, #24]
    5150:	add	x0, x0, #0x18
    5154:	and	w1, w1, #0xff
    5158:	strb	w1, [x0]
    515c:	ldr	x0, [sp, #16]
    5160:	ldr	w0, [x0, #40]
    5164:	lsr	w1, w0, #16
    5168:	ldr	x0, [sp, #24]
    516c:	add	x0, x0, #0x19
    5170:	and	w1, w1, #0xff
    5174:	strb	w1, [x0]
    5178:	ldr	x0, [sp, #16]
    517c:	ldr	w0, [x0, #40]
    5180:	lsr	w1, w0, #8
    5184:	ldr	x0, [sp, #24]
    5188:	add	x0, x0, #0x1a
    518c:	and	w1, w1, #0xff
    5190:	strb	w1, [x0]
    5194:	ldr	x0, [sp, #16]
    5198:	ldr	w1, [x0, #40]
    519c:	ldr	x0, [sp, #24]
    51a0:	add	x0, x0, #0x1b
    51a4:	and	w1, w1, #0xff
    51a8:	strb	w1, [x0]
    51ac:	ldr	x0, [sp, #16]
    51b0:	ldr	w0, [x0, #44]
    51b4:	lsr	w1, w0, #24
    51b8:	ldr	x0, [sp, #24]
    51bc:	add	x0, x0, #0x1c
    51c0:	and	w1, w1, #0xff
    51c4:	strb	w1, [x0]
    51c8:	ldr	x0, [sp, #16]
    51cc:	ldr	w0, [x0, #44]
    51d0:	lsr	w1, w0, #16
    51d4:	ldr	x0, [sp, #24]
    51d8:	add	x0, x0, #0x1d
    51dc:	and	w1, w1, #0xff
    51e0:	strb	w1, [x0]
    51e4:	ldr	x0, [sp, #16]
    51e8:	ldr	w0, [x0, #44]
    51ec:	lsr	w1, w0, #8
    51f0:	ldr	x0, [sp, #24]
    51f4:	add	x0, x0, #0x1e
    51f8:	and	w1, w1, #0xff
    51fc:	strb	w1, [x0]
    5200:	ldr	x0, [sp, #16]
    5204:	ldr	w1, [x0, #44]
    5208:	ldr	x0, [sp, #24]
    520c:	add	x0, x0, #0x1f
    5210:	and	w1, w1, #0xff
    5214:	strb	w1, [x0]
    5218:	nop
    521c:	ldp	x29, x30, [sp], #48
    5220:	ret
    5224:	stp	x29, x30, [sp, #-16]!
    5228:	mov	x29, sp
    522c:	adrp	x0, 17000 <PyInit__sha256@@Base+0x11788>
    5230:	add	x0, x0, #0xa0
    5234:	bl	f40 <_PyObject_New@plt>
    5238:	ldp	x29, x30, [sp], #16
    523c:	ret
    5240:	stp	x29, x30, [sp, #-16]!
    5244:	mov	x29, sp
    5248:	adrp	x0, 17000 <PyInit__sha256@@Base+0x11788>
    524c:	add	x0, x0, #0x240
    5250:	bl	f40 <_PyObject_New@plt>
    5254:	ldp	x29, x30, [sp], #16
    5258:	ret
    525c:	stp	x29, x30, [sp, #-32]!
    5260:	mov	x29, sp
    5264:	str	x0, [sp, #24]
    5268:	ldr	x0, [sp, #24]
    526c:	bl	ed0 <PyObject_Free@plt>
    5270:	nop
    5274:	ldp	x29, x30, [sp], #32
    5278:	ret
    527c:	stp	x29, x30, [sp, #-48]!
    5280:	mov	x29, sp
    5284:	str	x0, [sp, #24]
    5288:	ldr	x0, [sp, #24]
    528c:	ldr	x1, [x0, #8]
    5290:	adrp	x0, 17000 <PyInit__sha256@@Base+0x11788>
    5294:	add	x0, x0, #0x240
    5298:	cmp	x1, x0
    529c:	b.ne	52bc <_Py_strhex@plt+0x434c>  // b.any
    52a0:	bl	5240 <_Py_strhex@plt+0x42d0>
    52a4:	str	x0, [sp, #40]
    52a8:	ldr	x0, [sp, #40]
    52ac:	cmp	x0, #0x0
    52b0:	b.ne	52d8 <_Py_strhex@plt+0x4368>  // b.any
    52b4:	mov	x0, #0x0                   	// #0
    52b8:	b	52e8 <_Py_strhex@plt+0x4378>
    52bc:	bl	5224 <_Py_strhex@plt+0x42b4>
    52c0:	str	x0, [sp, #40]
    52c4:	ldr	x0, [sp, #40]
    52c8:	cmp	x0, #0x0
    52cc:	b.ne	52d8 <_Py_strhex@plt+0x4368>  // b.any
    52d0:	mov	x0, #0x0                   	// #0
    52d4:	b	52e8 <_Py_strhex@plt+0x4378>
    52d8:	ldr	x1, [sp, #40]
    52dc:	ldr	x0, [sp, #24]
    52e0:	bl	1480 <_Py_strhex@plt+0x510>
    52e4:	ldr	x0, [sp, #40]
    52e8:	ldp	x29, x30, [sp], #48
    52ec:	ret
    52f0:	stp	x29, x30, [sp, #-192]!
    52f4:	mov	x29, sp
    52f8:	str	x0, [sp, #24]
    52fc:	add	x0, sp, #0x20
    5300:	mov	x1, x0
    5304:	ldr	x0, [sp, #24]
    5308:	bl	1480 <_Py_strhex@plt+0x510>
    530c:	add	x1, sp, #0x20
    5310:	add	x0, sp, #0xa0
    5314:	bl	4d34 <_Py_strhex@plt+0x3dc4>
    5318:	ldr	x0, [sp, #24]
    531c:	ldr	w0, [x0, #124]
    5320:	sxtw	x1, w0
    5324:	add	x0, sp, #0xa0
    5328:	bl	e80 <PyBytes_FromStringAndSize@plt>
    532c:	ldp	x29, x30, [sp], #192
    5330:	ret
    5334:	stp	x29, x30, [sp, #-192]!
    5338:	mov	x29, sp
    533c:	str	x0, [sp, #24]
    5340:	add	x0, sp, #0x20
    5344:	mov	x1, x0
    5348:	ldr	x0, [sp, #24]
    534c:	bl	1480 <_Py_strhex@plt+0x510>
    5350:	add	x1, sp, #0x20
    5354:	add	x0, sp, #0xa0
    5358:	bl	4d34 <_Py_strhex@plt+0x3dc4>
    535c:	ldr	x0, [sp, #24]
    5360:	ldr	w0, [x0, #124]
    5364:	sxtw	x1, w0
    5368:	add	x0, sp, #0xa0
    536c:	bl	f70 <_Py_strhex@plt>
    5370:	ldp	x29, x30, [sp], #192
    5374:	ret
    5378:	stp	x29, x30, [sp, #-112]!
    537c:	mov	x29, sp
    5380:	str	x0, [sp, #24]
    5384:	str	x1, [sp, #16]
    5388:	ldr	x0, [sp, #16]
    538c:	ldr	x0, [x0, #8]
    5390:	ldr	x0, [x0, #168]
    5394:	and	x0, x0, #0x10000000
    5398:	cmp	x0, #0x0
    539c:	b.eq	53c4 <_Py_strhex@plt+0x4454>  // b.none
    53a0:	adrp	x0, 16000 <PyInit__sha256@@Base+0x10788>
    53a4:	ldr	x0, [x0, #4032]
    53a8:	ldr	x2, [x0]
    53ac:	adrp	x0, 5000 <_Py_strhex@plt+0x4090>
    53b0:	add	x1, x0, #0xb98
    53b4:	mov	x0, x2
    53b8:	bl	eb0 <PyErr_SetString@plt>
    53bc:	mov	x0, #0x0                   	// #0
    53c0:	b	54a4 <_Py_strhex@plt+0x4534>
    53c4:	ldr	x0, [sp, #16]
    53c8:	ldr	x0, [x0, #8]
    53cc:	ldr	x0, [x0, #160]
    53d0:	cmp	x0, #0x0
    53d4:	b.eq	53f0 <_Py_strhex@plt+0x4480>  // b.none
    53d8:	ldr	x0, [sp, #16]
    53dc:	ldr	x0, [x0, #8]
    53e0:	ldr	x0, [x0, #160]
    53e4:	ldr	x0, [x0]
    53e8:	cmp	x0, #0x0
    53ec:	b.ne	5414 <_Py_strhex@plt+0x44a4>  // b.any
    53f0:	adrp	x0, 16000 <PyInit__sha256@@Base+0x10788>
    53f4:	ldr	x0, [x0, #4032]
    53f8:	ldr	x2, [x0]
    53fc:	adrp	x0, 5000 <_Py_strhex@plt+0x4090>
    5400:	add	x1, x0, #0xbc8
    5404:	mov	x0, x2
    5408:	bl	eb0 <PyErr_SetString@plt>
    540c:	mov	x0, #0x0                   	// #0
    5410:	b	54a4 <_Py_strhex@plt+0x4534>
    5414:	add	x0, sp, #0x20
    5418:	mov	w2, #0x0                   	// #0
    541c:	mov	x1, x0
    5420:	ldr	x0, [sp, #16]
    5424:	bl	f30 <PyObject_GetBuffer@plt>
    5428:	cmn	w0, #0x1
    542c:	b.ne	5438 <_Py_strhex@plt+0x44c8>  // b.any
    5430:	mov	x0, #0x0                   	// #0
    5434:	b	54a4 <_Py_strhex@plt+0x4534>
    5438:	ldr	w0, [sp, #68]
    543c:	cmp	w0, #0x1
    5440:	b.le	5470 <_Py_strhex@plt+0x4500>
    5444:	adrp	x0, 16000 <PyInit__sha256@@Base+0x10788>
    5448:	ldr	x0, [x0, #4024]
    544c:	ldr	x2, [x0]
    5450:	adrp	x0, 5000 <_Py_strhex@plt+0x4090>
    5454:	add	x1, x0, #0xbf8
    5458:	mov	x0, x2
    545c:	bl	eb0 <PyErr_SetString@plt>
    5460:	add	x0, sp, #0x20
    5464:	bl	e60 <PyBuffer_Release@plt>
    5468:	mov	x0, #0x0                   	// #0
    546c:	b	54a4 <_Py_strhex@plt+0x4534>
    5470:	ldr	x0, [sp, #32]
    5474:	ldr	x1, [sp, #48]
    5478:	mov	x2, x1
    547c:	mov	x1, x0
    5480:	ldr	x0, [sp, #24]
    5484:	bl	4b84 <_Py_strhex@plt+0x3c14>
    5488:	add	x0, sp, #0x20
    548c:	bl	e60 <PyBuffer_Release@plt>
    5490:	adrp	x0, 16000 <PyInit__sha256@@Base+0x10788>
    5494:	ldr	x0, [x0, #4056]
    5498:	bl	1110 <_Py_strhex@plt+0x1a0>
    549c:	adrp	x0, 16000 <PyInit__sha256@@Base+0x10788>
    54a0:	ldr	x0, [x0, #4056]
    54a4:	ldp	x29, x30, [sp], #112
    54a8:	ret
    54ac:	stp	x29, x30, [sp, #-32]!
    54b0:	mov	x29, sp
    54b4:	str	x0, [sp, #24]
    54b8:	str	x1, [sp, #16]
    54bc:	mov	x0, #0x40                  	// #64
    54c0:	bl	ef0 <PyLong_FromLong@plt>
    54c4:	ldp	x29, x30, [sp], #32
    54c8:	ret
    54cc:	stp	x29, x30, [sp, #-32]!
    54d0:	mov	x29, sp
    54d4:	str	x0, [sp, #24]
    54d8:	str	x1, [sp, #16]
    54dc:	ldr	x0, [sp, #24]
    54e0:	ldr	w0, [x0, #124]
    54e4:	cmp	w0, #0x20
    54e8:	b.ne	5500 <_Py_strhex@plt+0x4590>  // b.any
    54ec:	mov	x1, #0x6                   	// #6
    54f0:	adrp	x0, 5000 <_Py_strhex@plt+0x4090>
    54f4:	add	x0, x0, #0xc40
    54f8:	bl	f60 <PyUnicode_FromStringAndSize@plt>
    54fc:	b	5510 <_Py_strhex@plt+0x45a0>
    5500:	mov	x1, #0x6                   	// #6
    5504:	adrp	x0, 5000 <_Py_strhex@plt+0x4090>
    5508:	add	x0, x0, #0xc48
    550c:	bl	f60 <PyUnicode_FromStringAndSize@plt>
    5510:	ldp	x29, x30, [sp], #32
    5514:	ret
    5518:	stp	x29, x30, [sp, #-128]!
    551c:	mov	x29, sp
    5520:	str	x0, [sp, #24]
    5524:	str	x1, [sp, #16]
    5528:	ldr	x0, [sp, #16]
    552c:	cmp	x0, #0x0
    5530:	b.eq	561c <_Py_strhex@plt+0x46ac>  // b.none
    5534:	ldr	x0, [sp, #16]
    5538:	ldr	x0, [x0, #8]
    553c:	ldr	x0, [x0, #168]
    5540:	and	x0, x0, #0x10000000
    5544:	cmp	x0, #0x0
    5548:	b.eq	5570 <_Py_strhex@plt+0x4600>  // b.none
    554c:	adrp	x0, 16000 <PyInit__sha256@@Base+0x10788>
    5550:	ldr	x0, [x0, #4032]
    5554:	ldr	x2, [x0]
    5558:	adrp	x0, 5000 <_Py_strhex@plt+0x4090>
    555c:	add	x1, x0, #0xb98
    5560:	mov	x0, x2
    5564:	bl	eb0 <PyErr_SetString@plt>
    5568:	mov	x0, #0x0                   	// #0
    556c:	b	56c0 <_Py_strhex@plt+0x4750>
    5570:	ldr	x0, [sp, #16]
    5574:	ldr	x0, [x0, #8]
    5578:	ldr	x0, [x0, #160]
    557c:	cmp	x0, #0x0
    5580:	b.eq	559c <_Py_strhex@plt+0x462c>  // b.none
    5584:	ldr	x0, [sp, #16]
    5588:	ldr	x0, [x0, #8]
    558c:	ldr	x0, [x0, #160]
    5590:	ldr	x0, [x0]
    5594:	cmp	x0, #0x0
    5598:	b.ne	55c0 <_Py_strhex@plt+0x4650>  // b.any
    559c:	adrp	x0, 16000 <PyInit__sha256@@Base+0x10788>
    55a0:	ldr	x0, [x0, #4032]
    55a4:	ldr	x2, [x0]
    55a8:	adrp	x0, 5000 <_Py_strhex@plt+0x4090>
    55ac:	add	x1, x0, #0xbc8
    55b0:	mov	x0, x2
    55b4:	bl	eb0 <PyErr_SetString@plt>
    55b8:	mov	x0, #0x0                   	// #0
    55bc:	b	56c0 <_Py_strhex@plt+0x4750>
    55c0:	add	x0, sp, #0x28
    55c4:	mov	w2, #0x0                   	// #0
    55c8:	mov	x1, x0
    55cc:	ldr	x0, [sp, #16]
    55d0:	bl	f30 <PyObject_GetBuffer@plt>
    55d4:	cmn	w0, #0x1
    55d8:	b.ne	55e4 <_Py_strhex@plt+0x4674>  // b.any
    55dc:	mov	x0, #0x0                   	// #0
    55e0:	b	56c0 <_Py_strhex@plt+0x4750>
    55e4:	ldr	w0, [sp, #76]
    55e8:	cmp	w0, #0x1
    55ec:	b.le	561c <_Py_strhex@plt+0x46ac>
    55f0:	adrp	x0, 16000 <PyInit__sha256@@Base+0x10788>
    55f4:	ldr	x0, [x0, #4024]
    55f8:	ldr	x2, [x0]
    55fc:	adrp	x0, 5000 <_Py_strhex@plt+0x4090>
    5600:	add	x1, x0, #0xbf8
    5604:	mov	x0, x2
    5608:	bl	eb0 <PyErr_SetString@plt>
    560c:	add	x0, sp, #0x28
    5610:	bl	e60 <PyBuffer_Release@plt>
    5614:	mov	x0, #0x0                   	// #0
    5618:	b	56c0 <_Py_strhex@plt+0x4750>
    561c:	bl	5240 <_Py_strhex@plt+0x42d0>
    5620:	str	x0, [sp, #120]
    5624:	ldr	x0, [sp, #120]
    5628:	cmp	x0, #0x0
    562c:	b.ne	564c <_Py_strhex@plt+0x46dc>  // b.any
    5630:	ldr	x0, [sp, #16]
    5634:	cmp	x0, #0x0
    5638:	b.eq	5644 <_Py_strhex@plt+0x46d4>  // b.none
    563c:	add	x0, sp, #0x28
    5640:	bl	e60 <PyBuffer_Release@plt>
    5644:	mov	x0, #0x0                   	// #0
    5648:	b	56c0 <_Py_strhex@plt+0x4750>
    564c:	ldr	x0, [sp, #120]
    5650:	bl	4a14 <_Py_strhex@plt+0x3aa4>
    5654:	bl	f10 <PyErr_Occurred@plt>
    5658:	cmp	x0, #0x0
    565c:	b.eq	5690 <_Py_strhex@plt+0x4720>  // b.none
    5660:	ldr	x2, [sp, #120]
    5664:	mov	w1, #0x273                 	// #627
    5668:	adrp	x0, 5000 <_Py_strhex@plt+0x4090>
    566c:	add	x0, x0, #0xc78
    5670:	bl	1138 <_Py_strhex@plt+0x1c8>
    5674:	ldr	x0, [sp, #16]
    5678:	cmp	x0, #0x0
    567c:	b.eq	5688 <_Py_strhex@plt+0x4718>  // b.none
    5680:	add	x0, sp, #0x28
    5684:	bl	e60 <PyBuffer_Release@plt>
    5688:	mov	x0, #0x0                   	// #0
    568c:	b	56c0 <_Py_strhex@plt+0x4750>
    5690:	ldr	x0, [sp, #16]
    5694:	cmp	x0, #0x0
    5698:	b.eq	56bc <_Py_strhex@plt+0x474c>  // b.none
    569c:	ldr	x0, [sp, #40]
    56a0:	ldr	x1, [sp, #56]
    56a4:	mov	x2, x1
    56a8:	mov	x1, x0
    56ac:	ldr	x0, [sp, #120]
    56b0:	bl	4b84 <_Py_strhex@plt+0x3c14>
    56b4:	add	x0, sp, #0x28
    56b8:	bl	e60 <PyBuffer_Release@plt>
    56bc:	ldr	x0, [sp, #120]
    56c0:	ldp	x29, x30, [sp], #128
    56c4:	ret
    56c8:	stp	x29, x30, [sp, #-128]!
    56cc:	mov	x29, sp
    56d0:	str	x0, [sp, #24]
    56d4:	str	x1, [sp, #16]
    56d8:	ldr	x0, [sp, #16]
    56dc:	cmp	x0, #0x0
    56e0:	b.eq	57cc <_Py_strhex@plt+0x485c>  // b.none
    56e4:	ldr	x0, [sp, #16]
    56e8:	ldr	x0, [x0, #8]
    56ec:	ldr	x0, [x0, #168]
    56f0:	and	x0, x0, #0x10000000
    56f4:	cmp	x0, #0x0
    56f8:	b.eq	5720 <_Py_strhex@plt+0x47b0>  // b.none
    56fc:	adrp	x0, 16000 <PyInit__sha256@@Base+0x10788>
    5700:	ldr	x0, [x0, #4032]
    5704:	ldr	x2, [x0]
    5708:	adrp	x0, 5000 <_Py_strhex@plt+0x4090>
    570c:	add	x1, x0, #0xb98
    5710:	mov	x0, x2
    5714:	bl	eb0 <PyErr_SetString@plt>
    5718:	mov	x0, #0x0                   	// #0
    571c:	b	5870 <_Py_strhex@plt+0x4900>
    5720:	ldr	x0, [sp, #16]
    5724:	ldr	x0, [x0, #8]
    5728:	ldr	x0, [x0, #160]
    572c:	cmp	x0, #0x0
    5730:	b.eq	574c <_Py_strhex@plt+0x47dc>  // b.none
    5734:	ldr	x0, [sp, #16]
    5738:	ldr	x0, [x0, #8]
    573c:	ldr	x0, [x0, #160]
    5740:	ldr	x0, [x0]
    5744:	cmp	x0, #0x0
    5748:	b.ne	5770 <_Py_strhex@plt+0x4800>  // b.any
    574c:	adrp	x0, 16000 <PyInit__sha256@@Base+0x10788>
    5750:	ldr	x0, [x0, #4032]
    5754:	ldr	x2, [x0]
    5758:	adrp	x0, 5000 <_Py_strhex@plt+0x4090>
    575c:	add	x1, x0, #0xbc8
    5760:	mov	x0, x2
    5764:	bl	eb0 <PyErr_SetString@plt>
    5768:	mov	x0, #0x0                   	// #0
    576c:	b	5870 <_Py_strhex@plt+0x4900>
    5770:	add	x0, sp, #0x28
    5774:	mov	w2, #0x0                   	// #0
    5778:	mov	x1, x0
    577c:	ldr	x0, [sp, #16]
    5780:	bl	f30 <PyObject_GetBuffer@plt>
    5784:	cmn	w0, #0x1
    5788:	b.ne	5794 <_Py_strhex@plt+0x4824>  // b.any
    578c:	mov	x0, #0x0                   	// #0
    5790:	b	5870 <_Py_strhex@plt+0x4900>
    5794:	ldr	w0, [sp, #76]
    5798:	cmp	w0, #0x1
    579c:	b.le	57cc <_Py_strhex@plt+0x485c>
    57a0:	adrp	x0, 16000 <PyInit__sha256@@Base+0x10788>
    57a4:	ldr	x0, [x0, #4024]
    57a8:	ldr	x2, [x0]
    57ac:	adrp	x0, 5000 <_Py_strhex@plt+0x4090>
    57b0:	add	x1, x0, #0xbf8
    57b4:	mov	x0, x2
    57b8:	bl	eb0 <PyErr_SetString@plt>
    57bc:	add	x0, sp, #0x28
    57c0:	bl	e60 <PyBuffer_Release@plt>
    57c4:	mov	x0, #0x0                   	// #0
    57c8:	b	5870 <_Py_strhex@plt+0x4900>
    57cc:	bl	5224 <_Py_strhex@plt+0x42b4>
    57d0:	str	x0, [sp, #120]
    57d4:	ldr	x0, [sp, #120]
    57d8:	cmp	x0, #0x0
    57dc:	b.ne	57fc <_Py_strhex@plt+0x488c>  // b.any
    57e0:	ldr	x0, [sp, #16]
    57e4:	cmp	x0, #0x0
    57e8:	b.eq	57f4 <_Py_strhex@plt+0x4884>  // b.none
    57ec:	add	x0, sp, #0x28
    57f0:	bl	e60 <PyBuffer_Release@plt>
    57f4:	mov	x0, #0x0                   	// #0
    57f8:	b	5870 <_Py_strhex@plt+0x4900>
    57fc:	ldr	x0, [sp, #120]
    5800:	bl	4acc <_Py_strhex@plt+0x3b5c>
    5804:	bl	f10 <PyErr_Occurred@plt>
    5808:	cmp	x0, #0x0
    580c:	b.eq	5840 <_Py_strhex@plt+0x48d0>  // b.none
    5810:	ldr	x2, [sp, #120]
    5814:	mov	w1, #0x29b                 	// #667
    5818:	adrp	x0, 5000 <_Py_strhex@plt+0x4090>
    581c:	add	x0, x0, #0xc78
    5820:	bl	1138 <_Py_strhex@plt+0x1c8>
    5824:	ldr	x0, [sp, #16]
    5828:	cmp	x0, #0x0
    582c:	b.eq	5838 <_Py_strhex@plt+0x48c8>  // b.none
    5830:	add	x0, sp, #0x28
    5834:	bl	e60 <PyBuffer_Release@plt>
    5838:	mov	x0, #0x0                   	// #0
    583c:	b	5870 <_Py_strhex@plt+0x4900>
    5840:	ldr	x0, [sp, #16]
    5844:	cmp	x0, #0x0
    5848:	b.eq	586c <_Py_strhex@plt+0x48fc>  // b.none
    584c:	ldr	x0, [sp, #40]
    5850:	ldr	x1, [sp, #56]
    5854:	mov	x2, x1
    5858:	mov	x1, x0
    585c:	ldr	x0, [sp, #120]
    5860:	bl	4b84 <_Py_strhex@plt+0x3c14>
    5864:	add	x0, sp, #0x28
    5868:	bl	e60 <PyBuffer_Release@plt>
    586c:	ldr	x0, [sp, #120]
    5870:	ldp	x29, x30, [sp], #128
    5874:	ret

0000000000005878 <PyInit__sha256@@Base>:
    5878:	stp	x29, x30, [sp, #-32]!
    587c:	mov	x29, sp
    5880:	adrp	x0, 17000 <PyInit__sha256@@Base+0x11788>
    5884:	add	x0, x0, #0xa0
    5888:	adrp	x1, 16000 <PyInit__sha256@@Base+0x10788>
    588c:	ldr	x1, [x1, #4048]
    5890:	str	x1, [x0, #8]
    5894:	adrp	x0, 17000 <PyInit__sha256@@Base+0x11788>
    5898:	add	x0, x0, #0xa0
    589c:	bl	ee0 <PyType_Ready@plt>
    58a0:	cmp	w0, #0x0
    58a4:	b.ge	58b0 <PyInit__sha256@@Base+0x38>  // b.tcont
    58a8:	mov	x0, #0x0                   	// #0
    58ac:	b	5954 <PyInit__sha256@@Base+0xdc>
    58b0:	adrp	x0, 17000 <PyInit__sha256@@Base+0x11788>
    58b4:	add	x0, x0, #0x240
    58b8:	adrp	x1, 16000 <PyInit__sha256@@Base+0x10788>
    58bc:	ldr	x1, [x1, #4048]
    58c0:	str	x1, [x0, #8]
    58c4:	adrp	x0, 17000 <PyInit__sha256@@Base+0x11788>
    58c8:	add	x0, x0, #0x240
    58cc:	bl	ee0 <PyType_Ready@plt>
    58d0:	cmp	w0, #0x0
    58d4:	b.ge	58e0 <PyInit__sha256@@Base+0x68>  // b.tcont
    58d8:	mov	x0, #0x0                   	// #0
    58dc:	b	5954 <PyInit__sha256@@Base+0xdc>
    58e0:	mov	w1, #0x3f5                 	// #1013
    58e4:	adrp	x0, 17000 <PyInit__sha256@@Base+0x11788>
    58e8:	add	x0, x0, #0x5a8
    58ec:	bl	f20 <PyModule_Create2@plt>
    58f0:	str	x0, [sp, #24]
    58f4:	ldr	x0, [sp, #24]
    58f8:	cmp	x0, #0x0
    58fc:	b.ne	5908 <PyInit__sha256@@Base+0x90>  // b.any
    5900:	mov	x0, #0x0                   	// #0
    5904:	b	5954 <PyInit__sha256@@Base+0xdc>
    5908:	adrp	x0, 17000 <PyInit__sha256@@Base+0x11788>
    590c:	add	x0, x0, #0xa0
    5910:	bl	1110 <_Py_strhex@plt+0x1a0>
    5914:	adrp	x0, 17000 <PyInit__sha256@@Base+0x11788>
    5918:	add	x2, x0, #0xa0
    591c:	adrp	x0, 5000 <_Py_strhex@plt+0x4090>
    5920:	add	x1, x0, #0xcb0
    5924:	ldr	x0, [sp, #24]
    5928:	bl	f50 <PyModule_AddObject@plt>
    592c:	adrp	x0, 17000 <PyInit__sha256@@Base+0x11788>
    5930:	add	x0, x0, #0x240
    5934:	bl	1110 <_Py_strhex@plt+0x1a0>
    5938:	adrp	x0, 17000 <PyInit__sha256@@Base+0x11788>
    593c:	add	x2, x0, #0x240
    5940:	adrp	x0, 5000 <_Py_strhex@plt+0x4090>
    5944:	add	x1, x0, #0xcc0
    5948:	ldr	x0, [sp, #24]
    594c:	bl	f50 <PyModule_AddObject@plt>
    5950:	ldr	x0, [sp, #24]
    5954:	ldp	x29, x30, [sp], #32
    5958:	ret

Disassembly of section .fini:

000000000000595c <.fini>:
    595c:	stp	x29, x30, [sp, #-16]!
    5960:	mov	x29, sp
    5964:	ldp	x29, x30, [sp], #16
    5968:	ret
