============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Wed Oct 26 01:11:24 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : undeclared symbol 'cmos_frame_vsync', assumed default net type 'wire' in ../../RTL/test_camera.v(111)
HDL-1007 : undeclared symbol 'cmos_frame_href', assumed default net type 'wire' in ../../RTL/test_camera.v(112)
HDL-1007 : undeclared symbol 'cmos_frame_valid', assumed default net type 'wire' in ../../RTL/test_camera.v(113)
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 18 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 40 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (254 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net u_image_process/u_RGBYCbCr/clk is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_dup_1" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_camera_reader/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net cam_pclk_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_camera_reader/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_RGBYCbCr/clk as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 10 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 28 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_reader/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 1642 instances
RUN-0007 : 864 luts, 487 seqs, 97 mslices, 52 lslices, 132 pads, 2 brams, 0 dsps
RUN-1001 : There are total 1835 nets
RUN-1001 : 1293 nets have 2 pins
RUN-1001 : 358 nets have [3 - 5] pins
RUN-1001 : 101 nets have [6 - 10] pins
RUN-1001 : 52 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     68      
RUN-1001 :   No   |  No   |  Yes  |     249     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     24      
RUN-1001 :   Yes  |  No   |  Yes  |     88      
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    10   |  14   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 29
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1640 instances, 864 luts, 487 seqs, 149 slices, 30 macros(149 instances: 97 mslices 52 lslices)
PHY-0007 : Cell area utilization is 5%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 7064, tnet num: 1833, tinst num: 1640, tnode num: 8619, tedge num: 10955.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1833 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.818458s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (101.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 383350
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1640.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 329637, overlap = 9
PHY-3002 : Step(2): len = 237511, overlap = 9
PHY-3002 : Step(3): len = 199067, overlap = 9
PHY-3002 : Step(4): len = 167543, overlap = 9
PHY-3002 : Step(5): len = 142569, overlap = 9
PHY-3002 : Step(6): len = 128149, overlap = 9
PHY-3002 : Step(7): len = 118123, overlap = 9
PHY-3002 : Step(8): len = 104564, overlap = 9
PHY-3002 : Step(9): len = 99049.3, overlap = 9
PHY-3002 : Step(10): len = 89523.9, overlap = 10.25
PHY-3002 : Step(11): len = 89245.7, overlap = 10.75
PHY-3002 : Step(12): len = 83933.6, overlap = 11.875
PHY-3002 : Step(13): len = 80966.7, overlap = 12.1875
PHY-3002 : Step(14): len = 77554.8, overlap = 12.8125
PHY-3002 : Step(15): len = 73046.1, overlap = 13.375
PHY-3002 : Step(16): len = 71971.2, overlap = 13.7812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000600279
PHY-3002 : Step(17): len = 79774.3, overlap = 13.8125
PHY-3002 : Step(18): len = 79978.2, overlap = 13.8125
PHY-3002 : Step(19): len = 79952.3, overlap = 9.3125
PHY-3002 : Step(20): len = 79954.6, overlap = 9.25
PHY-3002 : Step(21): len = 79729.2, overlap = 4.6875
PHY-3002 : Step(22): len = 79039.9, overlap = 13.6875
PHY-3002 : Step(23): len = 78774.2, overlap = 13.6875
PHY-3002 : Step(24): len = 78658.8, overlap = 13.6875
PHY-3002 : Step(25): len = 78712.2, overlap = 9.125
PHY-3002 : Step(26): len = 78704.6, overlap = 4.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00120056
PHY-3002 : Step(27): len = 78683.5, overlap = 4.5625
PHY-3002 : Step(28): len = 78623, overlap = 4.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00240112
PHY-3002 : Step(29): len = 78631.1, overlap = 4.5
PHY-3002 : Step(30): len = 78564.6, overlap = 4.4375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008190s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (572.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1833 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.030960s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00037286
PHY-3002 : Step(31): len = 77292.1, overlap = 11.3125
PHY-3002 : Step(32): len = 77121.9, overlap = 11.4062
PHY-3002 : Step(33): len = 75355.3, overlap = 10.4688
PHY-3002 : Step(34): len = 74967.9, overlap = 9.28125
PHY-3002 : Step(35): len = 73077, overlap = 6.78125
PHY-3002 : Step(36): len = 71275.8, overlap = 9.8125
PHY-3002 : Step(37): len = 70392.3, overlap = 10.625
PHY-3002 : Step(38): len = 69562.6, overlap = 13.2188
PHY-3002 : Step(39): len = 68136.9, overlap = 17.25
PHY-3002 : Step(40): len = 67675, overlap = 15.3438
PHY-3002 : Step(41): len = 66272.4, overlap = 15
PHY-3002 : Step(42): len = 65662, overlap = 14.8438
PHY-3002 : Step(43): len = 64099.4, overlap = 16.4375
PHY-3002 : Step(44): len = 62962.3, overlap = 16.875
PHY-3002 : Step(45): len = 62417.9, overlap = 17.0312
PHY-3002 : Step(46): len = 61971.8, overlap = 17.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00074572
PHY-3002 : Step(47): len = 61670.8, overlap = 18.0312
PHY-3002 : Step(48): len = 61664.8, overlap = 18.4375
PHY-3002 : Step(49): len = 61561.4, overlap = 19.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00149144
PHY-3002 : Step(50): len = 61332.7, overlap = 19.6875
PHY-3002 : Step(51): len = 61332.7, overlap = 19.6875
PHY-3002 : Step(52): len = 61156.6, overlap = 19.9375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1833 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.029010s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.61507e-05
PHY-3002 : Step(53): len = 61263.6, overlap = 51.75
PHY-3002 : Step(54): len = 61348.4, overlap = 51.3125
PHY-3002 : Step(55): len = 63137.8, overlap = 41.6562
PHY-3002 : Step(56): len = 62679.9, overlap = 41.6562
PHY-3002 : Step(57): len = 62679.9, overlap = 41.6562
PHY-3002 : Step(58): len = 62304.4, overlap = 41.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.23014e-05
PHY-3002 : Step(59): len = 62521.7, overlap = 39.6562
PHY-3002 : Step(60): len = 62592.3, overlap = 39.1875
PHY-3002 : Step(61): len = 63585.4, overlap = 34.5625
PHY-3002 : Step(62): len = 63169, overlap = 35.6562
PHY-3002 : Step(63): len = 63092.9, overlap = 35.2812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000104603
PHY-3002 : Step(64): len = 63294.9, overlap = 34.8125
PHY-3002 : Step(65): len = 63339.8, overlap = 34.5938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000209206
PHY-3002 : Step(66): len = 64019.4, overlap = 32.2188
PHY-3002 : Step(67): len = 64164.4, overlap = 32.1562
PHY-3002 : Step(68): len = 64587.5, overlap = 31.5938
PHY-3002 : Step(69): len = 64442.3, overlap = 29.2812
PHY-3002 : Step(70): len = 64442.3, overlap = 29.2812
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 7064, tnet num: 1833, tinst num: 1640, tnode num: 8619, tedge num: 10955.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 71.34 peak overflow 3.47
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1835.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 70744, over cnt = 170(0%), over = 632, worst = 14
PHY-1001 : End global iterations;  0.110345s wall, 0.187500s user + 0.062500s system = 0.250000s CPU (226.6%)

PHY-1001 : Congestion index: top1 = 34.48, top5 = 19.80, top10 = 13.76, top15 = 10.64.
PHY-1001 : End incremental global routing;  0.170029s wall, 0.250000s user + 0.062500s system = 0.312500s CPU (183.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1833 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.038442s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (81.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.236994s wall, 0.312500s user + 0.062500s system = 0.375000s CPU (158.2%)

OPT-1001 : Current memory(MB): used = 181, reserve = 156, peak = 181.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1225/1835.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 70744, over cnt = 170(0%), over = 632, worst = 14
PHY-1002 : len = 75208, over cnt = 100(0%), over = 225, worst = 10
PHY-1002 : len = 77128, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 77336, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 77368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.132608s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (129.6%)

PHY-1001 : Congestion index: top1 = 31.34, top5 = 19.75, top10 = 14.22, top15 = 11.21.
OPT-1001 : End congestion update;  0.185947s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (126.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1833 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037462s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.4%)

OPT-0007 : Start: WNS 4420 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.223520s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (118.8%)

OPT-1001 : Current memory(MB): used = 182, reserve = 158, peak = 182.
OPT-1001 : End physical optimization;  1.267488s wall, 1.515625s user + 0.109375s system = 1.625000s CPU (128.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 864 LUT to BLE ...
SYN-4008 : Packed 864 LUT and 278 SEQ to BLE.
SYN-4003 : Packing 209 remaining SEQ's ...
SYN-4005 : Packed 86 SEQ with LUT/SLICE
SYN-4006 : 521 single LUT's are left
SYN-4006 : 123 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 987/1358 primitive instances ...
PHY-3001 : End packing;  0.070877s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (88.2%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 839 instances
RUN-1001 : 348 mslices, 349 lslices, 132 pads, 2 brams, 0 dsps
RUN-1001 : There are total 1582 nets
RUN-1001 : 1025 nets have 2 pins
RUN-1001 : 370 nets have [3 - 5] pins
RUN-1001 : 114 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 837 instances, 697 slices, 30 macros(149 instances: 97 mslices 52 lslices)
PHY-3001 : Cell area utilization is 9%
PHY-3001 : After packing: Len = 65284.8, Over = 42
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 6333, tnet num: 1580, tinst num: 837, tnode num: 7468, tedge num: 10255.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1580 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.870239s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.00864e-05
PHY-3002 : Step(71): len = 64765.7, overlap = 42.5
PHY-3002 : Step(72): len = 64478.6, overlap = 42
PHY-3002 : Step(73): len = 64190.5, overlap = 41.75
PHY-3002 : Step(74): len = 63896.5, overlap = 41
PHY-3002 : Step(75): len = 63799.9, overlap = 40.5
PHY-3002 : Step(76): len = 63627.1, overlap = 39.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000100173
PHY-3002 : Step(77): len = 64066.7, overlap = 38
PHY-3002 : Step(78): len = 64344.5, overlap = 36.75
PHY-3002 : Step(79): len = 64768.4, overlap = 34.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000200345
PHY-3002 : Step(80): len = 65047.7, overlap = 33.75
PHY-3002 : Step(81): len = 65095.9, overlap = 33.5
PHY-3002 : Step(82): len = 65337.8, overlap = 33
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.161516s wall, 0.093750s user + 0.234375s system = 0.328125s CPU (203.2%)

PHY-3001 : Trial Legalized: Len = 76944.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1580 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028907s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00236826
PHY-3002 : Step(83): len = 73788.7, overlap = 4.5
PHY-3002 : Step(84): len = 71917.4, overlap = 6.5
PHY-3002 : Step(85): len = 70210.8, overlap = 9.5
PHY-3002 : Step(86): len = 69542, overlap = 12.75
PHY-3002 : Step(87): len = 68372.7, overlap = 13.75
PHY-3002 : Step(88): len = 67919.2, overlap = 16.25
PHY-3002 : Step(89): len = 67570, overlap = 17.25
PHY-3002 : Step(90): len = 67232.4, overlap = 18
PHY-3002 : Step(91): len = 66794.3, overlap = 19.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00383185
PHY-3002 : Step(92): len = 66851.9, overlap = 19.25
PHY-3002 : Step(93): len = 66733.6, overlap = 20
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0076637
PHY-3002 : Step(94): len = 66730.4, overlap = 19.75
PHY-3002 : Step(95): len = 66593.8, overlap = 19.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005773s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (270.7%)

PHY-3001 : Legalized: Len = 71674.4, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005937s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 3 instances has been re-located, deltaX = 0, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 71776.4, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 6333, tnet num: 1580, tinst num: 837, tnode num: 7468, tedge num: 10255.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 110/1582.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 81248, over cnt = 160(0%), over = 224, worst = 4
PHY-1002 : len = 82152, over cnt = 67(0%), over = 82, worst = 4
PHY-1002 : len = 82504, over cnt = 41(0%), over = 52, worst = 4
PHY-1002 : len = 83048, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 83048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.224336s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (118.4%)

PHY-1001 : Congestion index: top1 = 27.41, top5 = 20.40, top10 = 15.57, top15 = 12.41.
PHY-1001 : End incremental global routing;  0.289627s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (107.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1580 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036659s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.355613s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (105.5%)

OPT-1001 : Current memory(MB): used = 189, reserve = 164, peak = 189.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1322/1582.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 83048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008846s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (176.6%)

PHY-1001 : Congestion index: top1 = 27.41, top5 = 20.40, top10 = 15.57, top15 = 12.41.
OPT-1001 : End congestion update;  0.066274s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (117.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1580 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027192s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (57.5%)

OPT-0007 : Start: WNS 4395 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.093572s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (100.2%)

OPT-1001 : Current memory(MB): used = 189, reserve = 165, peak = 189.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1580 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025253s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (123.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1322/1582.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 83048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008618s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (181.3%)

PHY-1001 : Congestion index: top1 = 27.41, top5 = 20.40, top10 = 15.57, top15 = 12.41.
PHY-1001 : End incremental global routing;  0.069674s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (89.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1580 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036679s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (127.8%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1322/1582.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 83048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008388s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 27.41, top5 = 20.40, top10 = 15.57, top15 = 12.41.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1580 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025933s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (120.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4395 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 27.000000
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  1.526516s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (107.5%)

RUN-1003 : finish command "place" in  7.331722s wall, 8.984375s user + 3.140625s system = 12.125000s CPU (165.4%)

RUN-1004 : used memory is 168 MB, reserved memory is 144 MB, peak memory is 189 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 839 instances
RUN-1001 : 348 mslices, 349 lslices, 132 pads, 2 brams, 0 dsps
RUN-1001 : There are total 1582 nets
RUN-1001 : 1025 nets have 2 pins
RUN-1001 : 370 nets have [3 - 5] pins
RUN-1001 : 114 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 28 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 6333, tnet num: 1580, tinst num: 837, tnode num: 7468, tedge num: 10255.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 348 mslices, 349 lslices, 132 pads, 2 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1580 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 80688, over cnt = 158(0%), over = 226, worst = 4
PHY-1002 : len = 81616, over cnt = 71(0%), over = 89, worst = 4
PHY-1002 : len = 82480, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 82632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.204999s wall, 0.234375s user + 0.078125s system = 0.312500s CPU (152.4%)

PHY-1001 : Congestion index: top1 = 27.07, top5 = 20.14, top10 = 15.52, top15 = 12.45.
PHY-1001 : End global routing;  0.268967s wall, 0.296875s user + 0.078125s system = 0.375000s CPU (139.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 208, reserve = 183, peak = 223.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : net u_image_process/u_RGBYCbCr/clk will be routed on clock mesh
PHY-1001 : clock net u_camera_reader/wrreq_syn_3 will be merged with clock u_camera_reader/wrreq
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : Current memory(MB): used = 475, reserve = 454, peak = 475.
PHY-1001 : End build detailed router design. 3.886337s wall, 3.765625s user + 0.109375s system = 3.875000s CPU (99.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 23584, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.968686s wall, 3.968750s user + 0.000000s system = 3.968750s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 507, reserve = 487, peak = 507.
PHY-1001 : End phase 1; 3.975169s wall, 3.984375s user + 0.000000s system = 3.984375s CPU (100.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 18% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 759 net; 2.011732s wall, 2.000000s user + 0.000000s system = 2.000000s CPU (99.4%)

PHY-1022 : len = 165600, over cnt = 79(0%), over = 79, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 508, reserve = 489, peak = 508.
PHY-1001 : End initial routed; 5.047999s wall, 6.000000s user + 0.000000s system = 6.000000s CPU (118.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1394(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.841     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.918934s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (98.6%)

PHY-1001 : Current memory(MB): used = 512, reserve = 492, peak = 512.
PHY-1001 : End phase 2; 5.967004s wall, 6.906250s user + 0.000000s system = 6.906250s CPU (115.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 165600, over cnt = 79(0%), over = 79, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.008207s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 164736, over cnt = 19(0%), over = 19, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.089610s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (104.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 164816, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.034806s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (134.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 164888, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.023275s wall, 0.031250s user + 0.062500s system = 0.093750s CPU (402.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1394(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.841     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.916958s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (100.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 26 feed throughs used by 19 nets
PHY-1001 : End commit to database; 0.170319s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.9%)

PHY-1001 : Current memory(MB): used = 525, reserve = 506, peak = 525.
PHY-1001 : End phase 3; 1.366980s wall, 1.375000s user + 0.062500s system = 1.437500s CPU (105.2%)

PHY-1003 : Routed, final wirelength = 164888
PHY-1001 : Current memory(MB): used = 526, reserve = 506, peak = 526.
PHY-1001 : End export database. 0.010214s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (153.0%)

PHY-1001 : End detail routing;  15.436410s wall, 16.281250s user + 0.171875s system = 16.453125s CPU (106.6%)

RUN-1003 : finish command "route" in  16.658496s wall, 17.531250s user + 0.250000s system = 17.781250s CPU (106.7%)

RUN-1004 : used memory is 459 MB, reserved memory is 439 MB, peak memory is 526 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        77
  #input                   29
  #output                  47
  #inout                    1

Utilization Statistics
#lut                     1217   out of  19600    6.21%
#reg                      501   out of  19600    2.56%
#le                      1340
  #lut only               839   out of   1340   62.61%
  #reg only               123   out of   1340    9.18%
  #lut&reg                378   out of   1340   28.21%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    2   out of     16   12.50%
#pad                       77   out of    188   40.96%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      10   out of     16   62.50%

Clock Resource Statistics
Index     ClockNet                          Type               DriverType         Driver                            Fanout
#1        u_pll/clk0_buf                    GCLK               pll                u_pll/pll_inst.clkc0              153
#2        vga_clk_dup_1                     GCLK               pll                u_pll/pll_inst.clkc2              41
#3        cam_pclk_dup_1                    GCLK               io                 cam_pclk_syn_2.di                 26
#4        u_camera_init/divider2[8]         GCLK               mslice             u_camera_init/reg3_syn_31.q0      23
#5        u_camera_init/u_i2c_write/clk     GCLK               pll                u_pll/pll_inst.clkc4              21
#6        u_camera_init/divider2[7]         GCLK               mslice             u_camera_init/reg3_syn_31.q1      18
#7        u_camera_reader/wrreq             GCLK               lslice             u_camera_reader/reg1_syn_53.f0    9
#8        u_image_process/u_RGBYCbCr/clk    GCLK               pll                u_pll/pll_inst.clkc3              8
#9        clk_24m_dup_1                     GCLK               io                 clk_24m_syn_2.di                  7
#10       Sdram_Control_4Port/SDRAM_CLK     GCLK               pll                u_pll/pll_inst.clkc1              0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+-----------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------------------------------------------------+
|top                         |test_camera                                |1340   |1068    |149     |501     |2       |0       |
|  Sdram_Control_4Port       |Sdram_Control_4Port                        |509    |354     |75      |302     |2       |0       |
|    command1                |command                                    |56     |55      |0       |46      |0       |0       |
|    control1                |control_interface                          |100    |71      |24      |51      |0       |0       |
|    data_path1              |sdr_data_path                              |16     |16      |0       |0       |0       |0       |
|    read_fifo1              |Sdram_RD_FIFO                              |134    |60      |18      |104     |1       |0       |
|      dcfifo_component      |softfifo                                   |134    |60      |18      |104     |1       |0       |
|        ram_inst            |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_softfifo |42     |19      |0       |42      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_softfifo |35     |18      |0       |35      |0       |0       |
|    sdram1                  |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1             |Sdram_WR_FIFO                              |21     |12      |6       |10      |1       |0       |
|      dcfifo_component      |softfifo                                   |21     |12      |6       |10      |1       |0       |
|        ram_inst            |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|  u_Mode_Switch             |Mode_Switch                                |12     |12      |0       |9       |0       |0       |
|  u_cam_vga_out             |Driver                                     |112    |68      |44      |23      |0       |0       |
|  u_camera_init             |camera_init                                |574    |554     |13      |87      |0       |0       |
|    u_i2c_write             |i2c_module                                 |172    |172     |0       |43      |0       |0       |
|  u_camera_reader           |camera_reader                              |95     |42      |17      |61      |0       |0       |
|  u_image_select            |image_select                               |16     |16      |0       |16      |0       |0       |
|  u_pll                     |ip_pll                                     |0      |0       |0       |0       |0       |0       |
+-----------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       957   
    #2          2       219   
    #3          3        77   
    #4          4        73   
    #5        5-10      113   
    #6        11-50      56   
    #7       51-100      6    
    #8       101-500     1    
  Average     2.91            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 837
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1582, pip num: 13710
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 26
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1315 valid insts, and 41099 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100101010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  2.314480s wall, 19.031250s user + 0.156250s system = 19.187500s CPU (829.0%)

RUN-1004 : used memory is 485 MB, reserved memory is 469 MB, peak memory is 662 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221026_011124.log"
