 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10000
        -max_paths 1000
Design : counter
Version: D-2010.03-SP5
Date   : Thu Jan 22 22:44:36 2015
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: ACCUM_REG_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[14] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_14_/Q (DFFR_X1)        0.22       0.22 f
  count[14] (out)                          0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[26] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  count[26] (out)                          0.00       0.22 f
  data arrival time                                   0.22

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.22
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[25] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  count[25] (out)                          0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: ACCUM_REG_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[13] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_13_/Q (DFFR_X1)        0.21       0.21 f
  count[13] (out)                          0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: ACCUM_REG_out_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_4_/Q (DFFR_X1)         0.21       0.21 f
  count[4] (out)                           0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: ACCUM_REG_out_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_8_/Q (DFFR_X1)         0.21       0.21 f
  count[8] (out)                           0.00       0.21 f
  data arrival time                                   0.21

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.21
  -----------------------------------------------------------
  slack (MET)                                         0.79


  Startpoint: ACCUM_REG_out_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_6_/Q (DFFR_X1)         0.20       0.20 f
  count[6] (out)                           0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[29] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  count[29] (out)                          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: ACCUM_REG_out_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_3_/Q (DFFR_X1)         0.20       0.20 f
  count[3] (out)                           0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: ACCUM_REG_out_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_7_/Q (DFFR_X1)         0.20       0.20 f
  count[7] (out)                           0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[18] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.20       0.20 f
  count[18] (out)                          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[22] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.20       0.20 f
  count[22] (out)                          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: ACCUM_REG_out_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[10] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_10_/Q (DFFR_X1)        0.20       0.20 f
  count[10] (out)                          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: ACCUM_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[17] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_17_/Q (DFFR_X1)        0.20       0.20 f
  count[17] (out)                          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[21] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.20       0.20 f
  count[21] (out)                          0.00       0.20 f
  data arrival time                                   0.20

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.20
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: ACCUM_REG_out_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_2_/Q (DFFR_X1)         0.19       0.19 f
  count[2] (out)                           0.00       0.19 f
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: ACCUM_REG_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_5_/Q (DFFR_X1)         0.19       0.19 f
  count[5] (out)                           0.00       0.19 f
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: ACCUM_REG_out_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_9_/Q (DFFR_X1)         0.19       0.19 f
  count[9] (out)                           0.00       0.19 f
  data arrival time                                   0.19

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.19
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: ACCUM_REG_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_0_/Q (DFFR_X1)         0.18       0.18 f
  count[0] (out)                           0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: ACCUM_REG_out_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[11] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_11_/Q (DFFR_X1)        0.18       0.18 f
  count[11] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: ACCUM_REG_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[15] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_15_/Q (DFFR_X1)        0.18       0.18 f
  count[15] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: ACCUM_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[19] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_19_/Q (DFFR_X1)        0.18       0.18 f
  count[19] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[23] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/Q (DFFR_X1)        0.18       0.18 f
  count[23] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[27] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/Q (DFFR_X1)        0.18       0.18 f
  count[27] (out)                          0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[30] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/Q (DFFR_X1)        0.17       0.17 f
  count[30] (out)                          0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: ACCUM_REG_out_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_1_/Q (DFFR_X1)         0.16       0.16 f
  count[1] (out)                           0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: ACCUM_REG_out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[12] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_12_/Q (DFFR_X1)        0.16       0.16 f
  count[12] (out)                          0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: ACCUM_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[16] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_16_/Q (DFFR_X1)        0.16       0.16 f
  count[16] (out)                          0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[20] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/Q (DFFR_X1)        0.16       0.16 f
  count[20] (out)                          0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[24] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/Q (DFFR_X1)        0.16       0.16 f
  count[24] (out)                          0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[28] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/Q (DFFR_X1)        0.16       0.16 f
  count[28] (out)                          0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: ACCUM_REG_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[14] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_14_/Q (DFFR_X1)        0.16       0.16 r
  count[14] (out)                          0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[26] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  count[26] (out)                          0.00       0.16 r
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[25] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  count[25] (out)                          0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: ACCUM_REG_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[13] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_13_/Q (DFFR_X1)        0.15       0.15 r
  count[13] (out)                          0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: ACCUM_REG_out_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_4_/Q (DFFR_X1)         0.15       0.15 r
  count[4] (out)                           0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: ACCUM_REG_out_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_8_/Q (DFFR_X1)         0.15       0.15 r
  count[8] (out)                           0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: ACCUM_REG_out_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_6_/Q (DFFR_X1)         0.14       0.14 r
  count[6] (out)                           0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[31] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/QN (DFFR_X2)       0.13       0.13 r
  U85/ZN (INV_X4)                          0.01       0.14 f
  count[31] (out)                          0.00       0.14 f
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: ACCUM_REG_out_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_3_/Q (DFFR_X1)         0.14       0.14 r
  count[3] (out)                           0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: ACCUM_REG_out_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_7_/Q (DFFR_X1)         0.14       0.14 r
  count[7] (out)                           0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[18] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.14       0.14 r
  count[18] (out)                          0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[22] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.14       0.14 r
  count[22] (out)                          0.00       0.14 r
  data arrival time                                   0.14

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.14
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: ACCUM_REG_out_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[10] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_10_/Q (DFFR_X1)        0.13       0.13 r
  count[10] (out)                          0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: ACCUM_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[17] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_17_/Q (DFFR_X1)        0.13       0.13 r
  count[17] (out)                          0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[21] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.13       0.13 r
  count[21] (out)                          0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: ACCUM_REG_out_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_2_/Q (DFFR_X1)         0.13       0.13 r
  count[2] (out)                           0.00       0.13 r
  data arrival time                                   0.13

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.13
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: ACCUM_REG_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_5_/Q (DFFR_X1)         0.12       0.12 r
  count[5] (out)                           0.00       0.12 r
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: ACCUM_REG_out_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_9_/Q (DFFR_X1)         0.12       0.12 r
  count[9] (out)                           0.00       0.12 r
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[29] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  count[29] (out)                          0.00       0.12 r
  data arrival time                                   0.12

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.12
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: ACCUM_REG_out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_0_/Q (DFFR_X1)         0.11       0.11 r
  count[0] (out)                           0.00       0.11 r
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: ACCUM_REG_out_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[11] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_11_/Q (DFFR_X1)        0.11       0.11 r
  count[11] (out)                          0.00       0.11 r
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: ACCUM_REG_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[15] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_15_/Q (DFFR_X1)        0.11       0.11 r
  count[15] (out)                          0.00       0.11 r
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: ACCUM_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[19] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_19_/Q (DFFR_X1)        0.11       0.11 r
  count[19] (out)                          0.00       0.11 r
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[23] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/Q (DFFR_X1)        0.11       0.11 r
  count[23] (out)                          0.00       0.11 r
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[27] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/Q (DFFR_X1)        0.11       0.11 r
  count[27] (out)                          0.00       0.11 r
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[31] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/QN (DFFR_X2)       0.09       0.09 f
  U85/ZN (INV_X4)                          0.02       0.11 r
  count[31] (out)                          0.00       0.11 r
  data arrival time                                   0.11

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[30] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/Q (DFFR_X1)        0.10       0.10 r
  count[30] (out)                          0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: ACCUM_REG_out_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_1_/Q (DFFR_X1)         0.09       0.09 r
  count[1] (out)                           0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ACCUM_REG_out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[12] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_12_/Q (DFFR_X1)        0.09       0.09 r
  count[12] (out)                          0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ACCUM_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[16] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_16_/Q (DFFR_X1)        0.09       0.09 r
  count[16] (out)                          0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[20] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/Q (DFFR_X1)        0.09       0.09 r
  count[20] (out)                          0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[24] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/Q (DFFR_X1)        0.09       0.09 r
  count[24] (out)                          0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count[28] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/Q (DFFR_X1)        0.09       0.09 r
  count[28] (out)                          0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U52/ZN (AND3_X2)                         0.05       0.69 r
  U87/ZN (AND3_X4)                         0.06       0.75 r
  U50/ZN (AND3_X2)                         0.05       0.80 r
  U78/ZN (NAND2_X2)                        0.02       0.82 f
  U80/ZN (NOR2_X2)                         0.04       0.87 r
  U47/Z (XOR2_X2)                          0.07       0.94 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U52/ZN (AND3_X2)                         0.05       0.69 r
  U87/ZN (AND3_X4)                         0.06       0.75 r
  U50/ZN (AND3_X2)                         0.05       0.80 r
  U78/ZN (NAND2_X2)                        0.02       0.82 f
  U80/ZN (NOR2_X2)                         0.04       0.86 r
  U47/Z (XOR2_X2)                          0.07       0.94 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U102/ZN (NAND3_X2)                       0.04       0.42 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.51 f
  U54/ZN (NOR3_X4)                         0.06       0.57 r
  U114/ZN (AND3_X4)                        0.07       0.64 r
  U52/ZN (AND3_X2)                         0.05       0.69 r
  U87/ZN (AND3_X4)                         0.06       0.75 r
  U50/ZN (AND3_X2)                         0.05       0.79 r
  U78/ZN (NAND2_X2)                        0.02       0.82 f
  U80/ZN (NOR2_X2)                         0.04       0.86 r
  U47/Z (XOR2_X2)                          0.07       0.93 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U52/ZN (AND3_X2)                         0.05       0.67 f
  U87/ZN (AND3_X4)                         0.06       0.73 f
  U50/ZN (AND3_X2)                         0.05       0.78 f
  U78/ZN (NAND2_X2)                        0.03       0.82 r
  U80/ZN (NOR2_X2)                         0.02       0.84 f
  U47/Z (XOR2_X2)                          0.08       0.92 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.92 f
  data arrival time                                   0.92

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.92
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U52/ZN (AND3_X2)                         0.05       0.67 f
  U87/ZN (AND3_X4)                         0.06       0.73 f
  U50/ZN (AND3_X2)                         0.05       0.78 f
  U78/ZN (NAND2_X2)                        0.03       0.82 r
  U80/ZN (NOR2_X2)                         0.02       0.84 f
  U47/Z (XOR2_X2)                          0.08       0.92 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.92 f
  data arrival time                                   0.92

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.92
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U52/ZN (AND3_X2)                         0.05       0.67 f
  U87/ZN (AND3_X4)                         0.06       0.73 f
  U50/ZN (AND3_X2)                         0.05       0.78 f
  U78/ZN (NAND2_X2)                        0.03       0.82 r
  U103/Z (XOR2_X1)                         0.09       0.91 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.91 r
  data arrival time                                   0.91

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.91
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U52/ZN (AND3_X2)                         0.05       0.69 r
  U87/ZN (AND3_X4)                         0.06       0.75 r
  U50/ZN (AND3_X2)                         0.05       0.80 r
  U78/ZN (NAND2_X2)                        0.02       0.82 f
  U103/Z (XOR2_X1)                         0.08       0.90 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.90 f
  data arrival time                                   0.90

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.90
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U52/ZN (AND3_X2)                         0.05       0.67 f
  U87/ZN (AND3_X4)                         0.06       0.73 f
  U50/ZN (AND3_X2)                         0.05       0.78 f
  U78/ZN (NAND2_X2)                        0.03       0.82 r
  U103/Z (XOR2_X1)                         0.09       0.90 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.90 r
  data arrival time                                   0.90

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.90
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U58/ZN (NOR3_X4)                         0.06       0.35 r
  U102/ZN (NAND3_X2)                       0.04       0.40 f
  U56/ZN (NOR3_X4)                         0.05       0.45 r
  U82/ZN (NAND3_X4)                        0.04       0.49 f
  U54/ZN (NOR3_X4)                         0.06       0.55 r
  U114/ZN (AND3_X4)                        0.07       0.62 r
  U52/ZN (AND3_X2)                         0.05       0.66 r
  U87/ZN (AND3_X4)                         0.06       0.72 r
  U50/ZN (AND3_X2)                         0.05       0.77 r
  U78/ZN (NAND2_X2)                        0.02       0.79 f
  U80/ZN (NOR2_X2)                         0.04       0.83 r
  U47/Z (XOR2_X2)                          0.07       0.91 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.91 r
  data arrival time                                   0.91

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.91
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U52/ZN (AND3_X2)                         0.05       0.69 r
  U87/ZN (AND3_X4)                         0.06       0.75 r
  U50/ZN (AND3_X2)                         0.05       0.80 r
  U78/ZN (NAND2_X2)                        0.02       0.82 f
  U103/Z (XOR2_X1)                         0.08       0.90 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.90 f
  data arrival time                                   0.90

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.90
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U102/ZN (NAND3_X2)                       0.04       0.42 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.51 f
  U54/ZN (NOR3_X4)                         0.06       0.57 r
  U114/ZN (AND3_X4)                        0.07       0.64 r
  U52/ZN (AND3_X2)                         0.05       0.69 r
  U87/ZN (AND3_X4)                         0.06       0.75 r
  U50/ZN (AND3_X2)                         0.05       0.79 r
  U78/ZN (NAND2_X2)                        0.02       0.82 f
  U103/Z (XOR2_X1)                         0.08       0.90 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.90 f
  data arrival time                                   0.90

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.90
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U58/ZN (NOR3_X4)                         0.03       0.36 f
  U102/ZN (NAND3_X2)                       0.06       0.43 r
  U56/ZN (NOR3_X4)                         0.03       0.46 f
  U82/ZN (NAND3_X4)                        0.03       0.49 r
  U54/ZN (NOR3_X4)                         0.02       0.51 f
  U114/ZN (AND3_X4)                        0.08       0.59 f
  U52/ZN (AND3_X2)                         0.05       0.64 f
  U87/ZN (AND3_X4)                         0.06       0.71 f
  U50/ZN (AND3_X2)                         0.05       0.76 f
  U78/ZN (NAND2_X2)                        0.03       0.79 r
  U80/ZN (NOR2_X2)                         0.02       0.82 f
  U47/Z (XOR2_X2)                          0.08       0.90 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.90 f
  data arrival time                                   0.90

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.90
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U52/ZN (AND3_X2)                         0.05       0.69 r
  U87/ZN (AND3_X4)                         0.06       0.75 r
  U50/ZN (AND3_X2)                         0.05       0.80 r
  U78/ZN (NAND2_X2)                        0.02       0.82 f
  U80/ZN (NOR2_X2)                         0.04       0.87 r
  U47/Z (XOR2_X2)                          0.02       0.89 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.89 f
  data arrival time                                   0.89

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.34 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.44 r
  U82/ZN (NAND3_X4)                        0.04       0.48 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U52/ZN (AND3_X2)                         0.05       0.65 r
  U87/ZN (AND3_X4)                         0.06       0.71 r
  U50/ZN (AND3_X2)                         0.05       0.76 r
  U78/ZN (NAND2_X2)                        0.02       0.78 f
  U80/ZN (NOR2_X2)                         0.04       0.82 r
  U47/Z (XOR2_X2)                          0.07       0.90 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.90 r
  data arrival time                                   0.90

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.90
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U52/ZN (AND3_X2)                         0.05       0.69 r
  U87/ZN (AND3_X4)                         0.06       0.75 r
  U50/ZN (AND3_X2)                         0.05       0.80 r
  U78/ZN (NAND2_X2)                        0.02       0.82 f
  U80/ZN (NOR2_X2)                         0.04       0.86 r
  U47/Z (XOR2_X2)                          0.02       0.89 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.89 f
  data arrival time                                   0.89

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U58/ZN (NOR3_X4)                         0.03       0.35 f
  U102/ZN (NAND3_X2)                       0.06       0.41 r
  U56/ZN (NOR3_X4)                         0.03       0.44 f
  U82/ZN (NAND3_X4)                        0.03       0.48 r
  U54/ZN (NOR3_X4)                         0.02       0.50 f
  U114/ZN (AND3_X4)                        0.08       0.58 f
  U52/ZN (AND3_X2)                         0.05       0.63 f
  U87/ZN (AND3_X4)                         0.06       0.70 f
  U50/ZN (AND3_X2)                         0.05       0.75 f
  U78/ZN (NAND2_X2)                        0.03       0.78 r
  U80/ZN (NOR2_X2)                         0.02       0.80 f
  U47/Z (XOR2_X2)                          0.08       0.89 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.89 f
  data arrival time                                   0.89

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U52/ZN (AND3_X2)                         0.05       0.69 r
  U87/ZN (AND3_X4)                         0.06       0.75 r
  U50/ZN (AND3_X2)                         0.05       0.80 r
  U78/ZN (NAND2_X2)                        0.02       0.82 f
  U103/Z (XOR2_X1)                         0.06       0.88 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U102/ZN (NAND3_X2)                       0.04       0.42 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.51 f
  U54/ZN (NOR3_X4)                         0.06       0.57 r
  U114/ZN (AND3_X4)                        0.07       0.64 r
  U52/ZN (AND3_X2)                         0.05       0.69 r
  U87/ZN (AND3_X4)                         0.06       0.75 r
  U50/ZN (AND3_X2)                         0.05       0.79 r
  U78/ZN (NAND2_X2)                        0.02       0.82 f
  U80/ZN (NOR2_X2)                         0.04       0.86 r
  U47/Z (XOR2_X2)                          0.02       0.88 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.88 f
  data arrival time                                   0.88

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.24 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.33 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.43 r
  U82/ZN (NAND3_X4)                        0.04       0.47 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U52/ZN (AND3_X2)                         0.05       0.64 r
  U87/ZN (AND3_X4)                         0.06       0.70 r
  U50/ZN (AND3_X2)                         0.05       0.75 r
  U78/ZN (NAND2_X2)                        0.02       0.77 f
  U80/ZN (NOR2_X2)                         0.04       0.81 r
  U47/Z (XOR2_X2)                          0.07       0.89 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.89 r
  data arrival time                                   0.89

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.89
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U52/ZN (AND3_X2)                         0.05       0.69 r
  U87/ZN (AND3_X4)                         0.06       0.75 r
  U50/ZN (AND3_X2)                         0.05       0.80 r
  U78/ZN (NAND2_X2)                        0.02       0.82 f
  U103/Z (XOR2_X1)                         0.06       0.88 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U58/ZN (NOR3_X4)                         0.03       0.36 f
  U102/ZN (NAND3_X2)                       0.06       0.43 r
  U56/ZN (NOR3_X4)                         0.03       0.46 f
  U82/ZN (NAND3_X4)                        0.03       0.49 r
  U54/ZN (NOR3_X4)                         0.02       0.51 f
  U114/ZN (AND3_X4)                        0.08       0.59 f
  U52/ZN (AND3_X2)                         0.05       0.64 f
  U87/ZN (AND3_X4)                         0.06       0.71 f
  U50/ZN (AND3_X2)                         0.05       0.76 f
  U78/ZN (NAND2_X2)                        0.03       0.79 r
  U103/Z (XOR2_X1)                         0.09       0.88 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U52/ZN (AND3_X2)                         0.05       0.67 f
  U87/ZN (AND3_X4)                         0.06       0.73 f
  U50/ZN (AND3_X2)                         0.05       0.78 f
  U78/ZN (NAND2_X2)                        0.03       0.82 r
  U80/ZN (NOR2_X2)                         0.02       0.84 f
  U47/Z (XOR2_X2)                          0.04       0.88 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U52/ZN (AND3_X2)                         0.05       0.67 f
  U87/ZN (AND3_X4)                         0.06       0.73 f
  U50/ZN (AND3_X2)                         0.05       0.78 f
  U78/ZN (NAND2_X2)                        0.03       0.82 r
  U80/ZN (NOR2_X2)                         0.02       0.84 f
  U47/Z (XOR2_X2)                          0.04       0.88 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U102/ZN (NAND3_X2)                       0.04       0.42 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.51 f
  U54/ZN (NOR3_X4)                         0.06       0.57 r
  U114/ZN (AND3_X4)                        0.07       0.64 r
  U52/ZN (AND3_X2)                         0.05       0.69 r
  U87/ZN (AND3_X4)                         0.06       0.75 r
  U50/ZN (AND3_X2)                         0.05       0.79 r
  U78/ZN (NAND2_X2)                        0.02       0.82 f
  U103/Z (XOR2_X1)                         0.06       0.88 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U58/ZN (NOR3_X4)                         0.03       0.34 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.47 r
  U54/ZN (NOR3_X4)                         0.02       0.49 f
  U114/ZN (AND3_X4)                        0.08       0.57 f
  U52/ZN (AND3_X2)                         0.05       0.62 f
  U87/ZN (AND3_X4)                         0.06       0.68 f
  U50/ZN (AND3_X2)                         0.05       0.74 f
  U78/ZN (NAND2_X2)                        0.03       0.77 r
  U80/ZN (NOR2_X2)                         0.02       0.79 f
  U47/Z (XOR2_X2)                          0.08       0.88 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.88 f
  data arrival time                                   0.88

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U58/ZN (NOR3_X4)                         0.06       0.35 r
  U102/ZN (NAND3_X2)                       0.04       0.40 f
  U56/ZN (NOR3_X4)                         0.05       0.45 r
  U82/ZN (NAND3_X4)                        0.04       0.49 f
  U54/ZN (NOR3_X4)                         0.06       0.55 r
  U114/ZN (AND3_X4)                        0.07       0.62 r
  U52/ZN (AND3_X2)                         0.05       0.66 r
  U87/ZN (AND3_X4)                         0.06       0.72 r
  U50/ZN (AND3_X2)                         0.05       0.77 r
  U78/ZN (NAND2_X2)                        0.02       0.79 f
  U103/Z (XOR2_X1)                         0.08       0.87 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.87 f
  data arrival time                                   0.87

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U58/ZN (NOR3_X4)                         0.03       0.35 f
  U102/ZN (NAND3_X2)                       0.06       0.41 r
  U56/ZN (NOR3_X4)                         0.03       0.44 f
  U82/ZN (NAND3_X4)                        0.03       0.48 r
  U54/ZN (NOR3_X4)                         0.02       0.50 f
  U114/ZN (AND3_X4)                        0.08       0.58 f
  U52/ZN (AND3_X2)                         0.05       0.63 f
  U87/ZN (AND3_X4)                         0.06       0.70 f
  U50/ZN (AND3_X2)                         0.05       0.75 f
  U78/ZN (NAND2_X2)                        0.03       0.78 r
  U103/Z (XOR2_X1)                         0.09       0.87 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U52/ZN (AND3_X2)                         0.05       0.67 f
  U87/ZN (AND3_X4)                         0.06       0.73 f
  U86/ZN (AND3_X4)                         0.06       0.79 f
  U15/Z (XOR2_X2)                          0.08       0.87 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.87 f
  data arrival time                                   0.87

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U58/ZN (NOR3_X4)                         0.03       0.33 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.46 r
  U54/ZN (NOR3_X4)                         0.02       0.48 f
  U114/ZN (AND3_X4)                        0.08       0.56 f
  U52/ZN (AND3_X2)                         0.05       0.61 f
  U87/ZN (AND3_X4)                         0.06       0.68 f
  U50/ZN (AND3_X2)                         0.05       0.73 f
  U78/ZN (NAND2_X2)                        0.03       0.76 r
  U80/ZN (NOR2_X2)                         0.02       0.79 f
  U47/Z (XOR2_X2)                          0.08       0.87 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.87 f
  data arrival time                                   0.87

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U52/ZN (AND3_X2)                         0.05       0.67 f
  U87/ZN (AND3_X4)                         0.06       0.73 f
  U86/ZN (AND3_X4)                         0.06       0.79 f
  U15/Z (XOR2_X2)                          0.08       0.87 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.87 f
  data arrival time                                   0.87

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U52/ZN (AND3_X2)                         0.05       0.67 f
  U87/ZN (AND3_X4)                         0.06       0.73 f
  U13/ZN (AND2_X2)                         0.06       0.79 f
  U12/Z (XOR2_X2)                          0.08       0.87 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.87 f
  data arrival time                                   0.87

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U52/ZN (AND3_X2)                         0.05       0.67 f
  U87/ZN (AND3_X4)                         0.06       0.73 f
  U13/ZN (AND2_X2)                         0.06       0.79 f
  U12/Z (XOR2_X2)                          0.08       0.87 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.87 f
  data arrival time                                   0.87

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U52/ZN (AND3_X2)                         0.05       0.69 r
  U87/ZN (AND3_X4)                         0.06       0.75 r
  U13/ZN (AND2_X2)                         0.05       0.80 r
  U12/Z (XOR2_X2)                          0.07       0.87 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U52/ZN (AND3_X2)                         0.05       0.69 r
  U87/ZN (AND3_X4)                         0.06       0.75 r
  U86/ZN (AND3_X4)                         0.05       0.80 r
  U15/Z (XOR2_X2)                          0.07       0.87 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U52/ZN (AND3_X2)                         0.05       0.69 r
  U87/ZN (AND3_X4)                         0.06       0.75 r
  U13/ZN (AND2_X2)                         0.05       0.80 r
  U12/Z (XOR2_X2)                          0.07       0.87 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U52/ZN (AND3_X2)                         0.05       0.69 r
  U87/ZN (AND3_X4)                         0.06       0.75 r
  U86/ZN (AND3_X4)                         0.05       0.80 r
  U15/Z (XOR2_X2)                          0.07       0.87 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.87 r
  data arrival time                                   0.87

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.34 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.44 r
  U82/ZN (NAND3_X4)                        0.04       0.48 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U52/ZN (AND3_X2)                         0.05       0.65 r
  U87/ZN (AND3_X4)                         0.06       0.71 r
  U50/ZN (AND3_X2)                         0.05       0.76 r
  U78/ZN (NAND2_X2)                        0.02       0.78 f
  U103/Z (XOR2_X1)                         0.08       0.86 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.86 f
  data arrival time                                   0.86

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U58/ZN (NOR3_X4)                         0.03       0.34 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.47 r
  U54/ZN (NOR3_X4)                         0.02       0.49 f
  U114/ZN (AND3_X4)                        0.08       0.57 f
  U52/ZN (AND3_X2)                         0.05       0.62 f
  U87/ZN (AND3_X4)                         0.06       0.68 f
  U50/ZN (AND3_X2)                         0.05       0.74 f
  U78/ZN (NAND2_X2)                        0.03       0.77 r
  U103/Z (XOR2_X1)                         0.09       0.86 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U102/ZN (NAND3_X2)                       0.04       0.42 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.51 f
  U54/ZN (NOR3_X4)                         0.06       0.57 r
  U114/ZN (AND3_X4)                        0.07       0.64 r
  U52/ZN (AND3_X2)                         0.05       0.69 r
  U87/ZN (AND3_X4)                         0.06       0.75 r
  U13/ZN (AND2_X2)                         0.05       0.79 r
  U12/Z (XOR2_X2)                          0.07       0.86 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U102/ZN (NAND3_X2)                       0.04       0.42 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.51 f
  U54/ZN (NOR3_X4)                         0.06       0.57 r
  U114/ZN (AND3_X4)                        0.07       0.64 r
  U52/ZN (AND3_X2)                         0.05       0.69 r
  U87/ZN (AND3_X4)                         0.06       0.75 r
  U86/ZN (AND3_X4)                         0.05       0.80 r
  U15/Z (XOR2_X2)                          0.07       0.86 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U58/ZN (NOR3_X4)                         0.06       0.35 r
  U102/ZN (NAND3_X2)                       0.04       0.40 f
  U56/ZN (NOR3_X4)                         0.05       0.45 r
  U82/ZN (NAND3_X4)                        0.04       0.49 f
  U54/ZN (NOR3_X4)                         0.06       0.55 r
  U114/ZN (AND3_X4)                        0.07       0.62 r
  U52/ZN (AND3_X2)                         0.05       0.66 r
  U87/ZN (AND3_X4)                         0.06       0.72 r
  U50/ZN (AND3_X2)                         0.05       0.77 r
  U78/ZN (NAND2_X2)                        0.02       0.79 f
  U80/ZN (NOR2_X2)                         0.04       0.83 r
  U47/Z (XOR2_X2)                          0.02       0.86 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.86 f
  data arrival time                                   0.86

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U58/ZN (NOR3_X4)                         0.03       0.36 f
  U102/ZN (NAND3_X2)                       0.06       0.43 r
  U56/ZN (NOR3_X4)                         0.03       0.46 f
  U82/ZN (NAND3_X4)                        0.03       0.49 r
  U54/ZN (NOR3_X4)                         0.02       0.51 f
  U114/ZN (AND3_X4)                        0.08       0.59 f
  U52/ZN (AND3_X2)                         0.05       0.64 f
  U87/ZN (AND3_X4)                         0.06       0.71 f
  U50/ZN (AND3_X2)                         0.05       0.76 f
  U78/ZN (NAND2_X2)                        0.03       0.79 r
  U80/ZN (NOR2_X2)                         0.02       0.82 f
  U47/Z (XOR2_X2)                          0.04       0.86 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.09       0.09 f
  U76/ZN (NOR3_X4)                         0.04       0.13 r
  U84/ZN (NAND3_X4)                        0.03       0.17 f
  U60/ZN (NOR3_X4)                         0.04       0.21 r
  U83/ZN (NAND3_X2)                        0.04       0.25 f
  U58/ZN (NOR3_X4)                         0.06       0.31 r
  U102/ZN (NAND3_X2)                       0.04       0.35 f
  U56/ZN (NOR3_X4)                         0.05       0.40 r
  U82/ZN (NAND3_X4)                        0.04       0.44 f
  U54/ZN (NOR3_X4)                         0.06       0.50 r
  U114/ZN (AND3_X4)                        0.07       0.57 r
  U52/ZN (AND3_X2)                         0.05       0.61 r
  U87/ZN (AND3_X4)                         0.06       0.67 r
  U50/ZN (AND3_X2)                         0.05       0.72 r
  U78/ZN (NAND2_X2)                        0.02       0.74 f
  U80/ZN (NOR2_X2)                         0.04       0.79 r
  U47/Z (XOR2_X2)                          0.07       0.86 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.86 r
  data arrival time                                   0.86

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.86
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U58/ZN (NOR3_X4)                         0.03       0.33 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.46 r
  U54/ZN (NOR3_X4)                         0.02       0.48 f
  U114/ZN (AND3_X4)                        0.08       0.56 f
  U52/ZN (AND3_X2)                         0.05       0.61 f
  U87/ZN (AND3_X4)                         0.06       0.68 f
  U50/ZN (AND3_X2)                         0.05       0.73 f
  U78/ZN (NAND2_X2)                        0.03       0.76 r
  U103/Z (XOR2_X1)                         0.09       0.85 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U58/ZN (NOR3_X4)                         0.06       0.35 r
  U102/ZN (NAND3_X2)                       0.04       0.40 f
  U56/ZN (NOR3_X4)                         0.05       0.45 r
  U82/ZN (NAND3_X4)                        0.04       0.49 f
  U54/ZN (NOR3_X4)                         0.06       0.55 r
  U114/ZN (AND3_X4)                        0.07       0.62 r
  U52/ZN (AND3_X2)                         0.05       0.66 r
  U87/ZN (AND3_X4)                         0.06       0.72 r
  U50/ZN (AND3_X2)                         0.05       0.77 r
  U78/ZN (NAND2_X2)                        0.02       0.79 f
  U103/Z (XOR2_X1)                         0.06       0.85 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.24 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.33 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.43 r
  U82/ZN (NAND3_X4)                        0.04       0.47 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U52/ZN (AND3_X2)                         0.05       0.64 r
  U87/ZN (AND3_X4)                         0.06       0.70 r
  U50/ZN (AND3_X2)                         0.05       0.75 r
  U78/ZN (NAND2_X2)                        0.02       0.77 f
  U103/Z (XOR2_X1)                         0.08       0.85 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.85 f
  data arrival time                                   0.85

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U52/ZN (AND3_X2)                         0.05       0.67 f
  U87/ZN (AND3_X4)                         0.06       0.73 f
  U50/ZN (AND3_X2)                         0.05       0.78 f
  U78/ZN (NAND2_X2)                        0.03       0.82 r
  U103/Z (XOR2_X1)                         0.03       0.85 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.85 f
  data arrival time                                   0.85

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U52/ZN (AND3_X2)                         0.05       0.67 f
  U87/ZN (AND3_X4)                         0.06       0.73 f
  U50/ZN (AND3_X2)                         0.05       0.78 f
  U78/ZN (NAND2_X2)                        0.03       0.82 r
  U103/Z (XOR2_X1)                         0.03       0.85 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.85 f
  data arrival time                                   0.85

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.34 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.44 r
  U82/ZN (NAND3_X4)                        0.04       0.48 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U52/ZN (AND3_X2)                         0.05       0.65 r
  U87/ZN (AND3_X4)                         0.06       0.71 r
  U50/ZN (AND3_X2)                         0.05       0.76 r
  U78/ZN (NAND2_X2)                        0.02       0.78 f
  U80/ZN (NOR2_X2)                         0.04       0.82 r
  U47/Z (XOR2_X2)                          0.02       0.85 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.85 f
  data arrival time                                   0.85

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U58/ZN (NOR3_X4)                         0.03       0.36 f
  U102/ZN (NAND3_X2)                       0.06       0.43 r
  U56/ZN (NOR3_X4)                         0.03       0.46 f
  U82/ZN (NAND3_X4)                        0.03       0.49 r
  U54/ZN (NOR3_X4)                         0.02       0.51 f
  U114/ZN (AND3_X4)                        0.08       0.59 f
  U52/ZN (AND3_X2)                         0.05       0.64 f
  U87/ZN (AND3_X4)                         0.06       0.71 f
  U86/ZN (AND3_X4)                         0.06       0.77 f
  U15/Z (XOR2_X2)                          0.08       0.84 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.84 f
  data arrival time                                   0.84

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U58/ZN (NOR3_X4)                         0.03       0.35 f
  U102/ZN (NAND3_X2)                       0.06       0.41 r
  U56/ZN (NOR3_X4)                         0.03       0.44 f
  U82/ZN (NAND3_X4)                        0.03       0.48 r
  U54/ZN (NOR3_X4)                         0.02       0.50 f
  U114/ZN (AND3_X4)                        0.08       0.58 f
  U52/ZN (AND3_X2)                         0.05       0.63 f
  U87/ZN (AND3_X4)                         0.06       0.70 f
  U50/ZN (AND3_X2)                         0.05       0.75 f
  U78/ZN (NAND2_X2)                        0.03       0.78 r
  U80/ZN (NOR2_X2)                         0.02       0.80 f
  U47/Z (XOR2_X2)                          0.04       0.85 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.85 r
  data arrival time                                   0.85

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.85
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U58/ZN (NOR3_X4)                         0.03       0.36 f
  U102/ZN (NAND3_X2)                       0.06       0.43 r
  U56/ZN (NOR3_X4)                         0.03       0.46 f
  U82/ZN (NAND3_X4)                        0.03       0.49 r
  U54/ZN (NOR3_X4)                         0.02       0.51 f
  U114/ZN (AND3_X4)                        0.08       0.59 f
  U52/ZN (AND3_X2)                         0.05       0.64 f
  U87/ZN (AND3_X4)                         0.06       0.71 f
  U13/ZN (AND2_X2)                         0.06       0.76 f
  U12/Z (XOR2_X2)                          0.08       0.84 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.84 f
  data arrival time                                   0.84

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.34 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.44 r
  U82/ZN (NAND3_X4)                        0.04       0.48 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U52/ZN (AND3_X2)                         0.05       0.65 r
  U87/ZN (AND3_X4)                         0.06       0.71 r
  U50/ZN (AND3_X2)                         0.05       0.76 r
  U78/ZN (NAND2_X2)                        0.02       0.78 f
  U103/Z (XOR2_X1)                         0.06       0.84 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.84 r
  data arrival time                                   0.84

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.24 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.33 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.43 r
  U82/ZN (NAND3_X4)                        0.04       0.47 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U52/ZN (AND3_X2)                         0.05       0.64 r
  U87/ZN (AND3_X4)                         0.06       0.70 r
  U50/ZN (AND3_X2)                         0.05       0.75 r
  U78/ZN (NAND2_X2)                        0.02       0.77 f
  U80/ZN (NOR2_X2)                         0.04       0.81 r
  U47/Z (XOR2_X2)                          0.02       0.84 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.84 f
  data arrival time                                   0.84

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U58/ZN (NOR3_X4)                         0.03       0.35 f
  U102/ZN (NAND3_X2)                       0.06       0.41 r
  U56/ZN (NOR3_X4)                         0.03       0.44 f
  U82/ZN (NAND3_X4)                        0.03       0.48 r
  U54/ZN (NOR3_X4)                         0.02       0.50 f
  U114/ZN (AND3_X4)                        0.08       0.58 f
  U52/ZN (AND3_X2)                         0.05       0.63 f
  U87/ZN (AND3_X4)                         0.06       0.70 f
  U86/ZN (AND3_X4)                         0.06       0.75 f
  U15/Z (XOR2_X2)                          0.08       0.83 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.83 f
  data arrival time                                   0.83

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U58/ZN (NOR3_X4)                         0.06       0.35 r
  U102/ZN (NAND3_X2)                       0.04       0.40 f
  U56/ZN (NOR3_X4)                         0.05       0.45 r
  U82/ZN (NAND3_X4)                        0.04       0.49 f
  U54/ZN (NOR3_X4)                         0.06       0.55 r
  U114/ZN (AND3_X4)                        0.07       0.62 r
  U52/ZN (AND3_X2)                         0.05       0.66 r
  U87/ZN (AND3_X4)                         0.06       0.72 r
  U13/ZN (AND2_X2)                         0.05       0.77 r
  U12/Z (XOR2_X2)                          0.07       0.84 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.84 r
  data arrival time                                   0.84

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U58/ZN (NOR3_X4)                         0.03       0.34 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.47 r
  U54/ZN (NOR3_X4)                         0.02       0.49 f
  U114/ZN (AND3_X4)                        0.08       0.57 f
  U52/ZN (AND3_X2)                         0.05       0.62 f
  U87/ZN (AND3_X4)                         0.06       0.68 f
  U50/ZN (AND3_X2)                         0.05       0.74 f
  U78/ZN (NAND2_X2)                        0.03       0.77 r
  U80/ZN (NOR2_X2)                         0.02       0.79 f
  U47/Z (XOR2_X2)                          0.04       0.84 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.84 r
  data arrival time                                   0.84

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U58/ZN (NOR3_X4)                         0.06       0.35 r
  U102/ZN (NAND3_X2)                       0.04       0.40 f
  U56/ZN (NOR3_X4)                         0.05       0.45 r
  U82/ZN (NAND3_X4)                        0.04       0.49 f
  U54/ZN (NOR3_X4)                         0.06       0.55 r
  U114/ZN (AND3_X4)                        0.07       0.62 r
  U52/ZN (AND3_X2)                         0.05       0.66 r
  U87/ZN (AND3_X4)                         0.06       0.72 r
  U86/ZN (AND3_X4)                         0.05       0.77 r
  U15/Z (XOR2_X2)                          0.07       0.84 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.84 r
  data arrival time                                   0.84

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.84
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U58/ZN (NOR3_X4)                         0.03       0.35 f
  U102/ZN (NAND3_X2)                       0.06       0.41 r
  U56/ZN (NOR3_X4)                         0.03       0.44 f
  U82/ZN (NAND3_X4)                        0.03       0.48 r
  U54/ZN (NOR3_X4)                         0.02       0.50 f
  U114/ZN (AND3_X4)                        0.08       0.58 f
  U52/ZN (AND3_X2)                         0.05       0.63 f
  U87/ZN (AND3_X4)                         0.06       0.70 f
  U13/ZN (AND2_X2)                         0.06       0.75 f
  U12/Z (XOR2_X2)                          0.08       0.83 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.83 f
  data arrival time                                   0.83

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.24 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.33 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.43 r
  U82/ZN (NAND3_X4)                        0.04       0.47 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U52/ZN (AND3_X2)                         0.05       0.64 r
  U87/ZN (AND3_X4)                         0.06       0.70 r
  U50/ZN (AND3_X2)                         0.05       0.75 r
  U78/ZN (NAND2_X2)                        0.02       0.77 f
  U103/Z (XOR2_X1)                         0.06       0.83 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.14       0.14 r
  U76/ZN (NOR3_X4)                         0.02       0.16 f
  U84/ZN (NAND3_X4)                        0.03       0.19 r
  U60/ZN (NOR3_X4)                         0.02       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U52/ZN (AND3_X2)                         0.05       0.57 f
  U87/ZN (AND3_X4)                         0.06       0.64 f
  U50/ZN (AND3_X2)                         0.05       0.69 f
  U78/ZN (NAND2_X2)                        0.03       0.72 r
  U80/ZN (NOR2_X2)                         0.02       0.75 f
  U47/Z (XOR2_X2)                          0.08       0.83 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.83 f
  data arrival time                                   0.83

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.06       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U52/ZN (AND3_X2)                         0.05       0.57 f
  U87/ZN (AND3_X4)                         0.06       0.64 f
  U50/ZN (AND3_X2)                         0.05       0.69 f
  U78/ZN (NAND2_X2)                        0.03       0.72 r
  U80/ZN (NOR2_X2)                         0.02       0.75 f
  U47/Z (XOR2_X2)                          0.08       0.83 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.83 f
  data arrival time                                   0.83

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U52/ZN (AND3_X2)                         0.05       0.67 f
  U87/ZN (AND3_X4)                         0.06       0.73 f
  U86/ZN (AND3_X4)                         0.06       0.79 f
  U15/Z (XOR2_X2)                          0.04       0.83 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U58/ZN (NOR3_X4)                         0.03       0.33 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.46 r
  U54/ZN (NOR3_X4)                         0.02       0.48 f
  U114/ZN (AND3_X4)                        0.08       0.56 f
  U52/ZN (AND3_X2)                         0.05       0.61 f
  U87/ZN (AND3_X4)                         0.06       0.68 f
  U50/ZN (AND3_X2)                         0.05       0.73 f
  U78/ZN (NAND2_X2)                        0.03       0.76 r
  U80/ZN (NOR2_X2)                         0.02       0.79 f
  U47/Z (XOR2_X2)                          0.04       0.83 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U58/ZN (NOR3_X4)                         0.03       0.36 f
  U102/ZN (NAND3_X2)                       0.06       0.43 r
  U56/ZN (NOR3_X4)                         0.03       0.46 f
  U82/ZN (NAND3_X4)                        0.03       0.49 r
  U54/ZN (NOR3_X4)                         0.02       0.51 f
  U114/ZN (AND3_X4)                        0.08       0.59 f
  U52/ZN (AND3_X2)                         0.05       0.64 f
  U87/ZN (AND3_X4)                         0.06       0.71 f
  U50/ZN (AND3_X2)                         0.05       0.76 f
  U78/ZN (NAND2_X2)                        0.03       0.79 r
  U103/Z (XOR2_X1)                         0.03       0.82 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.82 f
  data arrival time                                   0.82

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U52/ZN (AND3_X2)                         0.05       0.67 f
  U87/ZN (AND3_X4)                         0.06       0.73 f
  U86/ZN (AND3_X4)                         0.06       0.79 f
  U15/Z (XOR2_X2)                          0.04       0.83 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.11       0.11 f
  U60/ZN (NOR3_X4)                         0.07       0.18 r
  U83/ZN (NAND3_X2)                        0.04       0.22 f
  U58/ZN (NOR3_X4)                         0.06       0.28 r
  U102/ZN (NAND3_X2)                       0.04       0.32 f
  U56/ZN (NOR3_X4)                         0.05       0.37 r
  U82/ZN (NAND3_X4)                        0.04       0.41 f
  U54/ZN (NOR3_X4)                         0.06       0.47 r
  U114/ZN (AND3_X4)                        0.07       0.54 r
  U52/ZN (AND3_X2)                         0.05       0.58 r
  U87/ZN (AND3_X4)                         0.06       0.64 r
  U50/ZN (AND3_X2)                         0.05       0.69 r
  U78/ZN (NAND2_X2)                        0.02       0.71 f
  U80/ZN (NOR2_X2)                         0.04       0.76 r
  U47/Z (XOR2_X2)                          0.07       0.83 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.17       0.17 r
  U60/ZN (NOR3_X4)                         0.04       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.35 r
  U56/ZN (NOR3_X4)                         0.03       0.38 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U52/ZN (AND3_X2)                         0.05       0.57 f
  U87/ZN (AND3_X4)                         0.06       0.63 f
  U50/ZN (AND3_X2)                         0.05       0.69 f
  U78/ZN (NAND2_X2)                        0.03       0.72 r
  U80/ZN (NOR2_X2)                         0.02       0.74 f
  U47/Z (XOR2_X2)                          0.08       0.82 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.82 f
  data arrival time                                   0.82

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U52/ZN (AND3_X2)                         0.05       0.67 f
  U87/ZN (AND3_X4)                         0.06       0.73 f
  U13/ZN (AND2_X2)                         0.06       0.79 f
  U12/Z (XOR2_X2)                          0.04       0.83 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U52/ZN (AND3_X2)                         0.05       0.69 r
  U87/ZN (AND3_X4)                         0.06       0.75 r
  U13/ZN (AND2_X2)                         0.05       0.80 r
  U12/Z (XOR2_X2)                          0.02       0.82 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.82 f
  data arrival time                                   0.82

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.09       0.09 f
  U76/ZN (NOR3_X4)                         0.04       0.13 r
  U84/ZN (NAND3_X4)                        0.03       0.17 f
  U60/ZN (NOR3_X4)                         0.04       0.21 r
  U83/ZN (NAND3_X2)                        0.04       0.25 f
  U58/ZN (NOR3_X4)                         0.06       0.31 r
  U102/ZN (NAND3_X2)                       0.04       0.35 f
  U56/ZN (NOR3_X4)                         0.05       0.40 r
  U82/ZN (NAND3_X4)                        0.04       0.44 f
  U54/ZN (NOR3_X4)                         0.06       0.50 r
  U114/ZN (AND3_X4)                        0.07       0.57 r
  U52/ZN (AND3_X2)                         0.05       0.61 r
  U87/ZN (AND3_X4)                         0.06       0.67 r
  U50/ZN (AND3_X2)                         0.05       0.72 r
  U78/ZN (NAND2_X2)                        0.02       0.74 f
  U103/Z (XOR2_X1)                         0.08       0.82 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.82 f
  data arrival time                                   0.82

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U52/ZN (AND3_X2)                         0.05       0.67 f
  U87/ZN (AND3_X4)                         0.06       0.73 f
  U13/ZN (AND2_X2)                         0.06       0.79 f
  U12/Z (XOR2_X2)                          0.04       0.83 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U52/ZN (AND3_X2)                         0.05       0.69 r
  U87/ZN (AND3_X4)                         0.06       0.75 r
  U86/ZN (AND3_X4)                         0.05       0.80 r
  U15/Z (XOR2_X2)                          0.02       0.82 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.82 f
  data arrival time                                   0.82

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U58/ZN (NOR3_X4)                         0.03       0.34 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.47 r
  U54/ZN (NOR3_X4)                         0.02       0.49 f
  U114/ZN (AND3_X4)                        0.08       0.57 f
  U52/ZN (AND3_X2)                         0.05       0.62 f
  U87/ZN (AND3_X4)                         0.06       0.68 f
  U86/ZN (AND3_X4)                         0.06       0.74 f
  U15/Z (XOR2_X2)                          0.08       0.82 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.82 f
  data arrival time                                   0.82

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U52/ZN (AND3_X2)                         0.05       0.69 r
  U87/ZN (AND3_X4)                         0.06       0.75 r
  U13/ZN (AND2_X2)                         0.05       0.80 r
  U12/Z (XOR2_X2)                          0.02       0.82 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.82 f
  data arrival time                                   0.82

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U58/ZN (NOR3_X4)                         0.03       0.34 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.47 r
  U54/ZN (NOR3_X4)                         0.02       0.49 f
  U114/ZN (AND3_X4)                        0.08       0.57 f
  U52/ZN (AND3_X2)                         0.05       0.62 f
  U87/ZN (AND3_X4)                         0.06       0.68 f
  U13/ZN (AND2_X2)                         0.06       0.74 f
  U12/Z (XOR2_X2)                          0.08       0.82 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.82 f
  data arrival time                                   0.82

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.34 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.44 r
  U82/ZN (NAND3_X4)                        0.04       0.48 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U52/ZN (AND3_X2)                         0.05       0.65 r
  U87/ZN (AND3_X4)                         0.06       0.71 r
  U13/ZN (AND2_X2)                         0.05       0.76 r
  U12/Z (XOR2_X2)                          0.07       0.83 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U52/ZN (AND3_X2)                         0.05       0.69 r
  U87/ZN (AND3_X4)                         0.06       0.75 r
  U86/ZN (AND3_X4)                         0.05       0.80 r
  U15/Z (XOR2_X2)                          0.02       0.82 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.82 f
  data arrival time                                   0.82

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.34 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.44 r
  U82/ZN (NAND3_X4)                        0.04       0.48 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U52/ZN (AND3_X2)                         0.05       0.65 r
  U87/ZN (AND3_X4)                         0.06       0.71 r
  U86/ZN (AND3_X4)                         0.05       0.76 r
  U15/Z (XOR2_X2)                          0.07       0.83 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.83 r
  data arrival time                                   0.83

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U52/ZN (AND3_X2)                         0.05       0.69 r
  U87/ZN (AND3_X4)                         0.06       0.75 r
  U11/Z (XOR2_X2)                          0.07       0.82 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U102/ZN (NAND3_X2)                       0.04       0.42 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.51 f
  U54/ZN (NOR3_X4)                         0.06       0.57 r
  U114/ZN (AND3_X4)                        0.07       0.64 r
  U52/ZN (AND3_X2)                         0.05       0.69 r
  U87/ZN (AND3_X4)                         0.06       0.75 r
  U13/ZN (AND2_X2)                         0.05       0.79 r
  U12/Z (XOR2_X2)                          0.02       0.82 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.82 f
  data arrival time                                   0.82

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U52/ZN (AND3_X2)                         0.05       0.69 r
  U87/ZN (AND3_X4)                         0.06       0.75 r
  U11/Z (XOR2_X2)                          0.07       0.82 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U58/ZN (NOR3_X4)                         0.03       0.33 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.46 r
  U54/ZN (NOR3_X4)                         0.02       0.48 f
  U114/ZN (AND3_X4)                        0.08       0.56 f
  U52/ZN (AND3_X2)                         0.05       0.61 f
  U87/ZN (AND3_X4)                         0.06       0.68 f
  U86/ZN (AND3_X4)                         0.06       0.74 f
  U15/Z (XOR2_X2)                          0.08       0.82 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.82 f
  data arrival time                                   0.82

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U102/ZN (NAND3_X2)                       0.04       0.42 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.51 f
  U54/ZN (NOR3_X4)                         0.06       0.57 r
  U114/ZN (AND3_X4)                        0.07       0.64 r
  U52/ZN (AND3_X2)                         0.05       0.69 r
  U87/ZN (AND3_X4)                         0.06       0.75 r
  U86/ZN (AND3_X4)                         0.05       0.80 r
  U15/Z (XOR2_X2)                          0.02       0.82 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.82 f
  data arrival time                                   0.82

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U58/ZN (NOR3_X4)                         0.03       0.33 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.46 r
  U54/ZN (NOR3_X4)                         0.02       0.48 f
  U114/ZN (AND3_X4)                        0.08       0.56 f
  U52/ZN (AND3_X2)                         0.05       0.61 f
  U87/ZN (AND3_X4)                         0.06       0.68 f
  U13/ZN (AND2_X2)                         0.06       0.73 f
  U12/Z (XOR2_X2)                          0.08       0.81 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U58/ZN (NOR3_X4)                         0.03       0.35 f
  U102/ZN (NAND3_X2)                       0.06       0.41 r
  U56/ZN (NOR3_X4)                         0.03       0.44 f
  U82/ZN (NAND3_X4)                        0.03       0.48 r
  U54/ZN (NOR3_X4)                         0.02       0.50 f
  U114/ZN (AND3_X4)                        0.08       0.58 f
  U52/ZN (AND3_X2)                         0.05       0.63 f
  U87/ZN (AND3_X4)                         0.06       0.70 f
  U50/ZN (AND3_X2)                         0.05       0.75 f
  U78/ZN (NAND2_X2)                        0.03       0.78 r
  U103/Z (XOR2_X1)                         0.03       0.81 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U52/ZN (AND3_X2)                         0.05       0.67 f
  U87/ZN (AND3_X4)                         0.06       0.73 f
  U11/Z (XOR2_X2)                          0.08       0.81 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.24 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.33 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.43 r
  U82/ZN (NAND3_X4)                        0.04       0.47 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U52/ZN (AND3_X2)                         0.05       0.64 r
  U87/ZN (AND3_X4)                         0.06       0.70 r
  U13/ZN (AND2_X2)                         0.05       0.75 r
  U12/Z (XOR2_X2)                          0.07       0.82 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U52/ZN (AND3_X2)                         0.05       0.67 f
  U87/ZN (AND3_X4)                         0.06       0.73 f
  U11/Z (XOR2_X2)                          0.08       0.81 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.24 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.33 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.43 r
  U82/ZN (NAND3_X4)                        0.04       0.47 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U52/ZN (AND3_X2)                         0.05       0.64 r
  U87/ZN (AND3_X4)                         0.06       0.70 r
  U86/ZN (AND3_X4)                         0.05       0.75 r
  U15/Z (XOR2_X2)                          0.07       0.82 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.14       0.14 r
  U76/ZN (NOR3_X4)                         0.02       0.16 f
  U84/ZN (NAND3_X4)                        0.03       0.19 r
  U60/ZN (NOR3_X4)                         0.02       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U52/ZN (AND3_X2)                         0.05       0.57 f
  U87/ZN (AND3_X4)                         0.06       0.64 f
  U50/ZN (AND3_X2)                         0.05       0.69 f
  U78/ZN (NAND2_X2)                        0.03       0.72 r
  U103/Z (XOR2_X1)                         0.09       0.81 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U102/ZN (NAND3_X2)                       0.04       0.42 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.51 f
  U54/ZN (NOR3_X4)                         0.06       0.57 r
  U114/ZN (AND3_X4)                        0.07       0.64 r
  U52/ZN (AND3_X2)                         0.05       0.69 r
  U87/ZN (AND3_X4)                         0.06       0.75 r
  U11/Z (XOR2_X2)                          0.07       0.82 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.82 r
  data arrival time                                   0.82

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.82
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.06       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U52/ZN (AND3_X2)                         0.05       0.57 f
  U87/ZN (AND3_X4)                         0.06       0.64 f
  U50/ZN (AND3_X2)                         0.05       0.69 f
  U78/ZN (NAND2_X2)                        0.03       0.72 r
  U103/Z (XOR2_X1)                         0.09       0.81 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.09       0.09 f
  U76/ZN (NOR3_X4)                         0.04       0.13 r
  U84/ZN (NAND3_X4)                        0.03       0.17 f
  U60/ZN (NOR3_X4)                         0.04       0.21 r
  U83/ZN (NAND3_X2)                        0.04       0.25 f
  U58/ZN (NOR3_X4)                         0.06       0.31 r
  U102/ZN (NAND3_X2)                       0.04       0.35 f
  U56/ZN (NOR3_X4)                         0.05       0.40 r
  U82/ZN (NAND3_X4)                        0.04       0.44 f
  U54/ZN (NOR3_X4)                         0.06       0.50 r
  U114/ZN (AND3_X4)                        0.07       0.57 r
  U52/ZN (AND3_X2)                         0.05       0.61 r
  U87/ZN (AND3_X4)                         0.06       0.67 r
  U50/ZN (AND3_X2)                         0.05       0.72 r
  U78/ZN (NAND2_X2)                        0.02       0.74 f
  U80/ZN (NOR2_X2)                         0.04       0.79 r
  U47/Z (XOR2_X2)                          0.02       0.81 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.17       0.17 r
  U60/ZN (NOR3_X4)                         0.04       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.35 r
  U56/ZN (NOR3_X4)                         0.03       0.38 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U52/ZN (AND3_X2)                         0.05       0.57 f
  U87/ZN (AND3_X4)                         0.06       0.63 f
  U50/ZN (AND3_X2)                         0.05       0.69 f
  U78/ZN (NAND2_X2)                        0.03       0.72 r
  U103/Z (XOR2_X1)                         0.09       0.81 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.05       0.24 r
  U58/ZN (NOR3_X4)                         0.03       0.27 f
  U102/ZN (NAND3_X2)                       0.06       0.34 r
  U56/ZN (NOR3_X4)                         0.03       0.37 f
  U82/ZN (NAND3_X4)                        0.03       0.40 r
  U54/ZN (NOR3_X4)                         0.02       0.42 f
  U114/ZN (AND3_X4)                        0.08       0.50 f
  U52/ZN (AND3_X2)                         0.05       0.55 f
  U87/ZN (AND3_X4)                         0.06       0.62 f
  U50/ZN (AND3_X2)                         0.05       0.67 f
  U78/ZN (NAND2_X2)                        0.03       0.70 r
  U80/ZN (NOR2_X2)                         0.02       0.73 f
  U47/Z (XOR2_X2)                          0.08       0.81 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.81 f
  data arrival time                                   0.81

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U58/ZN (NOR3_X4)                         0.03       0.34 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.47 r
  U54/ZN (NOR3_X4)                         0.02       0.49 f
  U114/ZN (AND3_X4)                        0.08       0.57 f
  U52/ZN (AND3_X2)                         0.05       0.62 f
  U87/ZN (AND3_X4)                         0.06       0.68 f
  U50/ZN (AND3_X2)                         0.05       0.74 f
  U78/ZN (NAND2_X2)                        0.03       0.77 r
  U103/Z (XOR2_X1)                         0.03       0.80 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.80 f
  data arrival time                                   0.80

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.09       0.09 f
  U76/ZN (NOR3_X4)                         0.04       0.13 r
  U84/ZN (NAND3_X4)                        0.03       0.17 f
  U60/ZN (NOR3_X4)                         0.04       0.21 r
  U83/ZN (NAND3_X2)                        0.04       0.25 f
  U58/ZN (NOR3_X4)                         0.06       0.31 r
  U102/ZN (NAND3_X2)                       0.04       0.35 f
  U56/ZN (NOR3_X4)                         0.05       0.40 r
  U82/ZN (NAND3_X4)                        0.04       0.44 f
  U54/ZN (NOR3_X4)                         0.06       0.50 r
  U114/ZN (AND3_X4)                        0.07       0.57 r
  U52/ZN (AND3_X2)                         0.05       0.61 r
  U87/ZN (AND3_X4)                         0.06       0.67 r
  U50/ZN (AND3_X2)                         0.05       0.72 r
  U78/ZN (NAND2_X2)                        0.02       0.74 f
  U103/Z (XOR2_X1)                         0.06       0.80 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U58/ZN (NOR3_X4)                         0.03       0.36 f
  U102/ZN (NAND3_X2)                       0.06       0.43 r
  U56/ZN (NOR3_X4)                         0.03       0.46 f
  U82/ZN (NAND3_X4)                        0.03       0.49 r
  U54/ZN (NOR3_X4)                         0.02       0.51 f
  U114/ZN (AND3_X4)                        0.08       0.59 f
  U52/ZN (AND3_X2)                         0.05       0.64 f
  U87/ZN (AND3_X4)                         0.06       0.71 f
  U86/ZN (AND3_X4)                         0.06       0.77 f
  U15/Z (XOR2_X2)                          0.04       0.81 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U58/ZN (NOR3_X4)                         0.03       0.36 f
  U102/ZN (NAND3_X2)                       0.06       0.43 r
  U56/ZN (NOR3_X4)                         0.03       0.46 f
  U82/ZN (NAND3_X4)                        0.03       0.49 r
  U54/ZN (NOR3_X4)                         0.02       0.51 f
  U114/ZN (AND3_X4)                        0.08       0.59 f
  U52/ZN (AND3_X2)                         0.05       0.64 f
  U87/ZN (AND3_X4)                         0.06       0.71 f
  U13/ZN (AND2_X2)                         0.06       0.76 f
  U12/Z (XOR2_X2)                          0.04       0.81 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.81 r
  data arrival time                                   0.81

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U58/ZN (NOR3_X4)                         0.03       0.33 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.46 r
  U54/ZN (NOR3_X4)                         0.02       0.48 f
  U114/ZN (AND3_X4)                        0.08       0.56 f
  U52/ZN (AND3_X2)                         0.05       0.61 f
  U87/ZN (AND3_X4)                         0.06       0.68 f
  U50/ZN (AND3_X2)                         0.05       0.73 f
  U78/ZN (NAND2_X2)                        0.03       0.76 r
  U103/Z (XOR2_X1)                         0.03       0.80 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.80 f
  data arrival time                                   0.80

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.09       0.09 f
  U60/ZN (NOR3_X4)                         0.06       0.15 r
  U83/ZN (NAND3_X2)                        0.04       0.19 f
  U58/ZN (NOR3_X4)                         0.06       0.25 r
  U102/ZN (NAND3_X2)                       0.04       0.29 f
  U56/ZN (NOR3_X4)                         0.05       0.34 r
  U82/ZN (NAND3_X4)                        0.04       0.38 f
  U54/ZN (NOR3_X4)                         0.06       0.44 r
  U114/ZN (AND3_X4)                        0.07       0.51 r
  U52/ZN (AND3_X2)                         0.05       0.55 r
  U87/ZN (AND3_X4)                         0.06       0.61 r
  U50/ZN (AND3_X2)                         0.05       0.66 r
  U78/ZN (NAND2_X2)                        0.02       0.68 f
  U80/ZN (NOR2_X2)                         0.04       0.73 r
  U47/Z (XOR2_X2)                          0.07       0.80 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.11       0.11 f
  U60/ZN (NOR3_X4)                         0.07       0.18 r
  U83/ZN (NAND3_X2)                        0.04       0.22 f
  U58/ZN (NOR3_X4)                         0.06       0.28 r
  U102/ZN (NAND3_X2)                       0.04       0.32 f
  U56/ZN (NOR3_X4)                         0.05       0.37 r
  U82/ZN (NAND3_X4)                        0.04       0.41 f
  U54/ZN (NOR3_X4)                         0.06       0.47 r
  U114/ZN (AND3_X4)                        0.07       0.54 r
  U52/ZN (AND3_X2)                         0.05       0.58 r
  U87/ZN (AND3_X4)                         0.06       0.64 r
  U50/ZN (AND3_X2)                         0.05       0.69 r
  U78/ZN (NAND2_X2)                        0.02       0.71 f
  U103/Z (XOR2_X1)                         0.08       0.79 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.05       0.24 r
  U58/ZN (NOR3_X4)                         0.03       0.27 f
  U102/ZN (NAND3_X2)                       0.06       0.34 r
  U56/ZN (NOR3_X4)                         0.03       0.37 f
  U82/ZN (NAND3_X4)                        0.03       0.40 r
  U54/ZN (NOR3_X4)                         0.02       0.42 f
  U114/ZN (AND3_X4)                        0.08       0.50 f
  U52/ZN (AND3_X2)                         0.05       0.55 f
  U87/ZN (AND3_X4)                         0.06       0.62 f
  U50/ZN (AND3_X2)                         0.05       0.67 f
  U78/ZN (NAND2_X2)                        0.03       0.70 r
  U103/Z (XOR2_X1)                         0.09       0.79 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U58/ZN (NOR3_X4)                         0.03       0.35 f
  U102/ZN (NAND3_X2)                       0.06       0.41 r
  U56/ZN (NOR3_X4)                         0.03       0.44 f
  U82/ZN (NAND3_X4)                        0.03       0.48 r
  U54/ZN (NOR3_X4)                         0.02       0.50 f
  U114/ZN (AND3_X4)                        0.08       0.58 f
  U52/ZN (AND3_X2)                         0.05       0.63 f
  U87/ZN (AND3_X4)                         0.06       0.70 f
  U86/ZN (AND3_X4)                         0.06       0.75 f
  U15/Z (XOR2_X2)                          0.04       0.80 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.80 r
  data arrival time                                   0.80

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.80
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U58/ZN (NOR3_X4)                         0.06       0.35 r
  U102/ZN (NAND3_X2)                       0.04       0.40 f
  U56/ZN (NOR3_X4)                         0.05       0.45 r
  U82/ZN (NAND3_X4)                        0.04       0.49 f
  U54/ZN (NOR3_X4)                         0.06       0.55 r
  U114/ZN (AND3_X4)                        0.07       0.62 r
  U52/ZN (AND3_X2)                         0.05       0.66 r
  U87/ZN (AND3_X4)                         0.06       0.72 r
  U13/ZN (AND2_X2)                         0.05       0.77 r
  U12/Z (XOR2_X2)                          0.02       0.79 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U58/ZN (NOR3_X4)                         0.06       0.35 r
  U102/ZN (NAND3_X2)                       0.04       0.40 f
  U56/ZN (NOR3_X4)                         0.05       0.45 r
  U82/ZN (NAND3_X4)                        0.04       0.49 f
  U54/ZN (NOR3_X4)                         0.06       0.55 r
  U114/ZN (AND3_X4)                        0.07       0.62 r
  U52/ZN (AND3_X2)                         0.05       0.66 r
  U87/ZN (AND3_X4)                         0.06       0.72 r
  U86/ZN (AND3_X4)                         0.05       0.77 r
  U15/Z (XOR2_X2)                          0.02       0.79 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U58/ZN (NOR3_X4)                         0.03       0.36 f
  U102/ZN (NAND3_X2)                       0.06       0.43 r
  U56/ZN (NOR3_X4)                         0.03       0.46 f
  U82/ZN (NAND3_X4)                        0.03       0.49 r
  U54/ZN (NOR3_X4)                         0.02       0.51 f
  U114/ZN (AND3_X4)                        0.08       0.59 f
  U52/ZN (AND3_X2)                         0.05       0.64 f
  U87/ZN (AND3_X4)                         0.06       0.71 f
  U11/Z (XOR2_X2)                          0.08       0.79 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U58/ZN (NOR3_X4)                         0.03       0.35 f
  U102/ZN (NAND3_X2)                       0.06       0.41 r
  U56/ZN (NOR3_X4)                         0.03       0.44 f
  U82/ZN (NAND3_X4)                        0.03       0.48 r
  U54/ZN (NOR3_X4)                         0.02       0.50 f
  U114/ZN (AND3_X4)                        0.08       0.58 f
  U52/ZN (AND3_X2)                         0.05       0.63 f
  U87/ZN (AND3_X4)                         0.06       0.70 f
  U13/ZN (AND2_X2)                         0.06       0.75 f
  U12/Z (XOR2_X2)                          0.04       0.79 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.14       0.14 r
  U60/ZN (NOR3_X4)                         0.03       0.17 f
  U83/ZN (NAND3_X2)                        0.05       0.22 r
  U58/ZN (NOR3_X4)                         0.03       0.25 f
  U102/ZN (NAND3_X2)                       0.06       0.32 r
  U56/ZN (NOR3_X4)                         0.03       0.35 f
  U82/ZN (NAND3_X4)                        0.03       0.38 r
  U54/ZN (NOR3_X4)                         0.02       0.40 f
  U114/ZN (AND3_X4)                        0.08       0.48 f
  U52/ZN (AND3_X2)                         0.05       0.53 f
  U87/ZN (AND3_X4)                         0.06       0.60 f
  U50/ZN (AND3_X2)                         0.05       0.65 f
  U78/ZN (NAND2_X2)                        0.03       0.68 r
  U80/ZN (NOR2_X2)                         0.02       0.71 f
  U47/Z (XOR2_X2)                          0.08       0.79 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U58/ZN (NOR3_X4)                         0.06       0.35 r
  U102/ZN (NAND3_X2)                       0.04       0.40 f
  U56/ZN (NOR3_X4)                         0.05       0.45 r
  U82/ZN (NAND3_X4)                        0.04       0.49 f
  U54/ZN (NOR3_X4)                         0.06       0.55 r
  U114/ZN (AND3_X4)                        0.07       0.62 r
  U52/ZN (AND3_X2)                         0.05       0.66 r
  U87/ZN (AND3_X4)                         0.06       0.72 r
  U11/Z (XOR2_X2)                          0.07       0.79 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U90/ZN (AND3_X4)                         0.06       0.70 r
  U10/ZN (NAND2_X2)                        0.02       0.72 f
  U9/ZN (XNOR2_X2)                         0.06       0.79 f
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.14       0.14 r
  U76/ZN (NOR3_X4)                         0.02       0.16 f
  U84/ZN (NAND3_X4)                        0.03       0.19 r
  U60/ZN (NOR3_X4)                         0.02       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U52/ZN (AND3_X2)                         0.05       0.57 f
  U87/ZN (AND3_X4)                         0.06       0.64 f
  U50/ZN (AND3_X2)                         0.05       0.69 f
  U78/ZN (NAND2_X2)                        0.03       0.72 r
  U80/ZN (NOR2_X2)                         0.02       0.75 f
  U47/Z (XOR2_X2)                          0.04       0.79 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.09       0.09 f
  U76/ZN (NOR3_X4)                         0.04       0.13 r
  U84/ZN (NAND3_X4)                        0.03       0.17 f
  U60/ZN (NOR3_X4)                         0.04       0.21 r
  U83/ZN (NAND3_X2)                        0.04       0.25 f
  U58/ZN (NOR3_X4)                         0.06       0.31 r
  U102/ZN (NAND3_X2)                       0.04       0.35 f
  U56/ZN (NOR3_X4)                         0.05       0.40 r
  U82/ZN (NAND3_X4)                        0.04       0.44 f
  U54/ZN (NOR3_X4)                         0.06       0.50 r
  U114/ZN (AND3_X4)                        0.07       0.57 r
  U52/ZN (AND3_X2)                         0.05       0.61 r
  U87/ZN (AND3_X4)                         0.06       0.67 r
  U13/ZN (AND2_X2)                         0.05       0.72 r
  U12/Z (XOR2_X2)                          0.07       0.79 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.06       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U52/ZN (AND3_X2)                         0.05       0.57 f
  U87/ZN (AND3_X4)                         0.06       0.64 f
  U50/ZN (AND3_X2)                         0.05       0.69 f
  U78/ZN (NAND2_X2)                        0.03       0.72 r
  U80/ZN (NOR2_X2)                         0.02       0.75 f
  U47/Z (XOR2_X2)                          0.04       0.79 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.09       0.09 f
  U76/ZN (NOR3_X4)                         0.04       0.13 r
  U84/ZN (NAND3_X4)                        0.03       0.17 f
  U60/ZN (NOR3_X4)                         0.04       0.21 r
  U83/ZN (NAND3_X2)                        0.04       0.25 f
  U58/ZN (NOR3_X4)                         0.06       0.31 r
  U102/ZN (NAND3_X2)                       0.04       0.35 f
  U56/ZN (NOR3_X4)                         0.05       0.40 r
  U82/ZN (NAND3_X4)                        0.04       0.44 f
  U54/ZN (NOR3_X4)                         0.06       0.50 r
  U114/ZN (AND3_X4)                        0.07       0.57 r
  U52/ZN (AND3_X2)                         0.05       0.61 r
  U87/ZN (AND3_X4)                         0.06       0.67 r
  U86/ZN (AND3_X4)                         0.05       0.72 r
  U15/Z (XOR2_X2)                          0.07       0.79 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U90/ZN (AND3_X4)                         0.06       0.70 r
  U10/ZN (NAND2_X2)                        0.02       0.72 f
  U9/ZN (XNOR2_X2)                         0.06       0.78 f
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.17       0.17 r
  U60/ZN (NOR3_X4)                         0.04       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.35 r
  U56/ZN (NOR3_X4)                         0.03       0.38 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U52/ZN (AND3_X2)                         0.05       0.57 f
  U87/ZN (AND3_X4)                         0.06       0.63 f
  U50/ZN (AND3_X2)                         0.05       0.69 f
  U78/ZN (NAND2_X2)                        0.03       0.72 r
  U80/ZN (NOR2_X2)                         0.02       0.74 f
  U47/Z (XOR2_X2)                          0.04       0.79 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.14       0.14 r
  U83/ZN (NAND3_X2)                        0.04       0.18 f
  U58/ZN (NOR3_X4)                         0.06       0.23 r
  U102/ZN (NAND3_X2)                       0.04       0.28 f
  U56/ZN (NOR3_X4)                         0.05       0.33 r
  U82/ZN (NAND3_X4)                        0.04       0.37 f
  U54/ZN (NOR3_X4)                         0.06       0.43 r
  U114/ZN (AND3_X4)                        0.07       0.50 r
  U52/ZN (AND3_X2)                         0.05       0.54 r
  U87/ZN (AND3_X4)                         0.06       0.60 r
  U50/ZN (AND3_X2)                         0.05       0.65 r
  U78/ZN (NAND2_X2)                        0.02       0.67 f
  U80/ZN (NOR2_X2)                         0.04       0.71 r
  U47/Z (XOR2_X2)                          0.07       0.79 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.11       0.11 f
  U60/ZN (NOR3_X4)                         0.07       0.18 r
  U83/ZN (NAND3_X2)                        0.04       0.22 f
  U58/ZN (NOR3_X4)                         0.06       0.28 r
  U102/ZN (NAND3_X2)                       0.04       0.32 f
  U56/ZN (NOR3_X4)                         0.05       0.37 r
  U82/ZN (NAND3_X4)                        0.04       0.41 f
  U54/ZN (NOR3_X4)                         0.06       0.47 r
  U114/ZN (AND3_X4)                        0.07       0.54 r
  U52/ZN (AND3_X2)                         0.05       0.58 r
  U87/ZN (AND3_X4)                         0.06       0.64 r
  U50/ZN (AND3_X2)                         0.05       0.69 r
  U78/ZN (NAND2_X2)                        0.02       0.71 f
  U80/ZN (NOR2_X2)                         0.04       0.76 r
  U47/Z (XOR2_X2)                          0.02       0.78 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U58/ZN (NOR3_X4)                         0.03       0.34 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.47 r
  U54/ZN (NOR3_X4)                         0.02       0.49 f
  U114/ZN (AND3_X4)                        0.08       0.57 f
  U52/ZN (AND3_X2)                         0.05       0.62 f
  U87/ZN (AND3_X4)                         0.06       0.68 f
  U86/ZN (AND3_X4)                         0.06       0.74 f
  U15/Z (XOR2_X2)                          0.04       0.79 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.79 r
  data arrival time                                   0.79

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.34 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.44 r
  U82/ZN (NAND3_X4)                        0.04       0.48 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U52/ZN (AND3_X2)                         0.05       0.65 r
  U87/ZN (AND3_X4)                         0.06       0.71 r
  U13/ZN (AND2_X2)                         0.05       0.76 r
  U12/Z (XOR2_X2)                          0.02       0.78 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U58/ZN (NOR3_X4)                         0.03       0.34 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.47 r
  U54/ZN (NOR3_X4)                         0.02       0.49 f
  U114/ZN (AND3_X4)                        0.08       0.57 f
  U52/ZN (AND3_X2)                         0.05       0.62 f
  U87/ZN (AND3_X4)                         0.06       0.68 f
  U13/ZN (AND2_X2)                         0.06       0.74 f
  U12/Z (XOR2_X2)                          0.04       0.78 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U58/ZN (NOR3_X4)                         0.03       0.35 f
  U102/ZN (NAND3_X2)                       0.06       0.41 r
  U56/ZN (NOR3_X4)                         0.03       0.44 f
  U82/ZN (NAND3_X4)                        0.03       0.48 r
  U54/ZN (NOR3_X4)                         0.02       0.50 f
  U114/ZN (AND3_X4)                        0.08       0.58 f
  U52/ZN (AND3_X2)                         0.05       0.63 f
  U87/ZN (AND3_X4)                         0.06       0.70 f
  U11/Z (XOR2_X2)                          0.08       0.78 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U102/ZN (NAND3_X2)                       0.04       0.42 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.51 f
  U54/ZN (NOR3_X4)                         0.06       0.57 r
  U114/ZN (AND3_X4)                        0.07       0.64 r
  U90/ZN (AND3_X4)                         0.06       0.70 r
  U10/ZN (NAND2_X2)                        0.02       0.72 f
  U9/ZN (XNOR2_X2)                         0.06       0.78 f
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.34 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.44 r
  U82/ZN (NAND3_X4)                        0.04       0.48 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U52/ZN (AND3_X2)                         0.05       0.65 r
  U87/ZN (AND3_X4)                         0.06       0.71 r
  U86/ZN (AND3_X4)                         0.05       0.76 r
  U15/Z (XOR2_X2)                          0.02       0.78 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U52/ZN (AND3_X2)                         0.05       0.69 r
  U87/ZN (AND3_X4)                         0.06       0.75 r
  U11/Z (XOR2_X2)                          0.02       0.78 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.14       0.14 r
  U76/ZN (NOR3_X4)                         0.02       0.16 f
  U84/ZN (NAND3_X4)                        0.03       0.19 r
  U60/ZN (NOR3_X4)                         0.02       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U52/ZN (AND3_X2)                         0.05       0.57 f
  U87/ZN (AND3_X4)                         0.06       0.64 f
  U86/ZN (AND3_X4)                         0.06       0.70 f
  U15/Z (XOR2_X2)                          0.08       0.78 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.78 f
  data arrival time                                   0.78

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.06       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U52/ZN (AND3_X2)                         0.05       0.57 f
  U87/ZN (AND3_X4)                         0.06       0.64 f
  U86/ZN (AND3_X4)                         0.06       0.69 f
  U15/Z (XOR2_X2)                          0.08       0.77 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.11       0.11 f
  U60/ZN (NOR3_X4)                         0.07       0.18 r
  U83/ZN (NAND3_X2)                        0.04       0.22 f
  U58/ZN (NOR3_X4)                         0.06       0.28 r
  U102/ZN (NAND3_X2)                       0.04       0.32 f
  U56/ZN (NOR3_X4)                         0.05       0.37 r
  U82/ZN (NAND3_X4)                        0.04       0.41 f
  U54/ZN (NOR3_X4)                         0.06       0.47 r
  U114/ZN (AND3_X4)                        0.07       0.54 r
  U52/ZN (AND3_X2)                         0.05       0.58 r
  U87/ZN (AND3_X4)                         0.06       0.64 r
  U50/ZN (AND3_X2)                         0.05       0.69 r
  U78/ZN (NAND2_X2)                        0.02       0.71 f
  U103/Z (XOR2_X1)                         0.06       0.77 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U52/ZN (AND3_X2)                         0.05       0.69 r
  U87/ZN (AND3_X4)                         0.06       0.75 r
  U11/Z (XOR2_X2)                          0.02       0.77 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.14       0.14 r
  U76/ZN (NOR3_X4)                         0.02       0.16 f
  U84/ZN (NAND3_X4)                        0.03       0.19 r
  U60/ZN (NOR3_X4)                         0.02       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U52/ZN (AND3_X2)                         0.05       0.57 f
  U87/ZN (AND3_X4)                         0.06       0.64 f
  U13/ZN (AND2_X2)                         0.06       0.69 f
  U12/Z (XOR2_X2)                          0.08       0.77 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U58/ZN (NOR3_X4)                         0.03       0.33 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.46 r
  U54/ZN (NOR3_X4)                         0.02       0.48 f
  U114/ZN (AND3_X4)                        0.08       0.56 f
  U52/ZN (AND3_X2)                         0.05       0.61 f
  U87/ZN (AND3_X4)                         0.06       0.68 f
  U86/ZN (AND3_X4)                         0.06       0.74 f
  U15/Z (XOR2_X2)                          0.04       0.78 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.06       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U52/ZN (AND3_X2)                         0.05       0.57 f
  U87/ZN (AND3_X4)                         0.06       0.64 f
  U13/ZN (AND2_X2)                         0.06       0.69 f
  U12/Z (XOR2_X2)                          0.08       0.77 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.34 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.44 r
  U82/ZN (NAND3_X4)                        0.04       0.48 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U52/ZN (AND3_X2)                         0.05       0.65 r
  U87/ZN (AND3_X4)                         0.06       0.71 r
  U11/Z (XOR2_X2)                          0.07       0.78 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.17       0.17 r
  U60/ZN (NOR3_X4)                         0.04       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.35 r
  U56/ZN (NOR3_X4)                         0.03       0.38 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U52/ZN (AND3_X2)                         0.05       0.57 f
  U87/ZN (AND3_X4)                         0.06       0.63 f
  U86/ZN (AND3_X4)                         0.06       0.69 f
  U15/Z (XOR2_X2)                          0.08       0.77 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.13       0.13 r
  U83/ZN (NAND3_X2)                        0.04       0.17 f
  U58/ZN (NOR3_X4)                         0.06       0.22 r
  U102/ZN (NAND3_X2)                       0.04       0.27 f
  U56/ZN (NOR3_X4)                         0.05       0.32 r
  U82/ZN (NAND3_X4)                        0.04       0.36 f
  U54/ZN (NOR3_X4)                         0.06       0.42 r
  U114/ZN (AND3_X4)                        0.07       0.49 r
  U52/ZN (AND3_X2)                         0.05       0.53 r
  U87/ZN (AND3_X4)                         0.06       0.59 r
  U50/ZN (AND3_X2)                         0.05       0.64 r
  U78/ZN (NAND2_X2)                        0.02       0.66 f
  U80/ZN (NOR2_X2)                         0.04       0.70 r
  U47/Z (XOR2_X2)                          0.07       0.78 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U58/ZN (NOR3_X4)                         0.03       0.33 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.46 r
  U54/ZN (NOR3_X4)                         0.02       0.48 f
  U114/ZN (AND3_X4)                        0.08       0.56 f
  U52/ZN (AND3_X2)                         0.05       0.61 f
  U87/ZN (AND3_X4)                         0.06       0.68 f
  U13/ZN (AND2_X2)                         0.06       0.73 f
  U12/Z (XOR2_X2)                          0.04       0.78 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.17       0.17 r
  U60/ZN (NOR3_X4)                         0.04       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.35 r
  U56/ZN (NOR3_X4)                         0.03       0.38 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U52/ZN (AND3_X2)                         0.05       0.57 f
  U87/ZN (AND3_X4)                         0.06       0.63 f
  U13/ZN (AND2_X2)                         0.06       0.69 f
  U12/Z (XOR2_X2)                          0.08       0.77 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.14       0.14 r
  U60/ZN (NOR3_X4)                         0.03       0.17 f
  U83/ZN (NAND3_X2)                        0.05       0.22 r
  U58/ZN (NOR3_X4)                         0.03       0.25 f
  U102/ZN (NAND3_X2)                       0.06       0.32 r
  U56/ZN (NOR3_X4)                         0.03       0.35 f
  U82/ZN (NAND3_X4)                        0.03       0.38 r
  U54/ZN (NOR3_X4)                         0.02       0.40 f
  U114/ZN (AND3_X4)                        0.08       0.48 f
  U52/ZN (AND3_X2)                         0.05       0.53 f
  U87/ZN (AND3_X4)                         0.06       0.60 f
  U50/ZN (AND3_X2)                         0.05       0.65 f
  U78/ZN (NAND2_X2)                        0.03       0.68 r
  U103/Z (XOR2_X1)                         0.09       0.77 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.24 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.33 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.43 r
  U82/ZN (NAND3_X4)                        0.04       0.47 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U52/ZN (AND3_X2)                         0.05       0.64 r
  U87/ZN (AND3_X4)                         0.06       0.70 r
  U13/ZN (AND2_X2)                         0.05       0.75 r
  U12/Z (XOR2_X2)                          0.02       0.77 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U52/ZN (AND3_X2)                         0.05       0.67 f
  U87/ZN (AND3_X4)                         0.06       0.73 f
  U11/Z (XOR2_X2)                          0.04       0.78 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.78 r
  data arrival time                                   0.78

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.24 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.33 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.43 r
  U82/ZN (NAND3_X4)                        0.04       0.47 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U52/ZN (AND3_X2)                         0.05       0.64 r
  U87/ZN (AND3_X4)                         0.06       0.70 r
  U86/ZN (AND3_X4)                         0.05       0.75 r
  U15/Z (XOR2_X2)                          0.02       0.77 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U102/ZN (NAND3_X2)                       0.04       0.42 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.51 f
  U54/ZN (NOR3_X4)                         0.06       0.57 r
  U114/ZN (AND3_X4)                        0.07       0.64 r
  U52/ZN (AND3_X2)                         0.05       0.69 r
  U87/ZN (AND3_X4)                         0.06       0.75 r
  U11/Z (XOR2_X2)                          0.02       0.77 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U52/ZN (AND3_X2)                         0.05       0.67 f
  U87/ZN (AND3_X4)                         0.06       0.73 f
  U11/Z (XOR2_X2)                          0.04       0.77 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U90/ZN (AND3_X4)                         0.06       0.70 r
  U8/Z (XOR2_X2)                           0.07       0.77 r
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U58/ZN (NOR3_X4)                         0.03       0.34 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.47 r
  U54/ZN (NOR3_X4)                         0.02       0.49 f
  U114/ZN (AND3_X4)                        0.08       0.57 f
  U52/ZN (AND3_X2)                         0.05       0.62 f
  U87/ZN (AND3_X4)                         0.06       0.68 f
  U11/Z (XOR2_X2)                          0.08       0.77 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.77 f
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U90/ZN (AND3_X4)                         0.06       0.70 r
  U8/Z (XOR2_X2)                           0.07       0.77 r
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.05       0.24 r
  U58/ZN (NOR3_X4)                         0.03       0.27 f
  U102/ZN (NAND3_X2)                       0.06       0.34 r
  U56/ZN (NOR3_X4)                         0.03       0.37 f
  U82/ZN (NAND3_X4)                        0.03       0.40 r
  U54/ZN (NOR3_X4)                         0.02       0.42 f
  U114/ZN (AND3_X4)                        0.08       0.50 f
  U52/ZN (AND3_X2)                         0.05       0.55 f
  U87/ZN (AND3_X4)                         0.06       0.62 f
  U50/ZN (AND3_X2)                         0.05       0.67 f
  U78/ZN (NAND2_X2)                        0.03       0.70 r
  U80/ZN (NOR2_X2)                         0.02       0.73 f
  U47/Z (XOR2_X2)                          0.04       0.77 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.09       0.09 f
  U60/ZN (NOR3_X4)                         0.06       0.15 r
  U83/ZN (NAND3_X2)                        0.04       0.19 f
  U58/ZN (NOR3_X4)                         0.06       0.25 r
  U102/ZN (NAND3_X2)                       0.04       0.29 f
  U56/ZN (NOR3_X4)                         0.05       0.34 r
  U82/ZN (NAND3_X4)                        0.04       0.38 f
  U54/ZN (NOR3_X4)                         0.06       0.44 r
  U114/ZN (AND3_X4)                        0.07       0.51 r
  U52/ZN (AND3_X2)                         0.05       0.55 r
  U87/ZN (AND3_X4)                         0.06       0.61 r
  U50/ZN (AND3_X2)                         0.05       0.66 r
  U78/ZN (NAND2_X2)                        0.02       0.68 f
  U103/Z (XOR2_X1)                         0.08       0.76 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.24 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.33 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.43 r
  U82/ZN (NAND3_X4)                        0.04       0.47 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U52/ZN (AND3_X2)                         0.05       0.64 r
  U87/ZN (AND3_X4)                         0.06       0.70 r
  U11/Z (XOR2_X2)                          0.07       0.77 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U90/ZN (AND3_X4)                         0.06       0.68 f
  U10/ZN (NAND2_X2)                        0.03       0.71 r
  U9/ZN (XNOR2_X2)                         0.06       0.77 r
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U7/ZN (AND2_X2)                          0.05       0.70 r
  U6/Z (XOR2_X2)                           0.07       0.77 r
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U90/ZN (AND3_X4)                         0.06       0.68 f
  U10/ZN (NAND2_X2)                        0.03       0.71 r
  U9/ZN (XNOR2_X2)                         0.06       0.77 r
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U90/ZN (AND3_X4)                         0.06       0.70 r
  U10/ZN (NAND2_X2)                        0.02       0.72 f
  U9/ZN (XNOR2_X2)                         0.04       0.77 r
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U102/ZN (NAND3_X2)                       0.04       0.42 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.51 f
  U54/ZN (NOR3_X4)                         0.06       0.57 r
  U114/ZN (AND3_X4)                        0.07       0.64 r
  U90/ZN (AND3_X4)                         0.06       0.70 r
  U8/Z (XOR2_X2)                           0.07       0.77 r
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U58/ZN (NOR3_X4)                         0.03       0.33 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.46 r
  U54/ZN (NOR3_X4)                         0.02       0.48 f
  U114/ZN (AND3_X4)                        0.08       0.56 f
  U52/ZN (AND3_X2)                         0.05       0.61 f
  U87/ZN (AND3_X4)                         0.06       0.68 f
  U11/Z (XOR2_X2)                          0.08       0.76 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U7/ZN (AND2_X2)                          0.05       0.70 r
  U6/Z (XOR2_X2)                           0.07       0.77 r
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U90/ZN (AND3_X4)                         0.06       0.68 f
  U8/Z (XOR2_X2)                           0.08       0.76 f
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U90/ZN (AND3_X4)                         0.06       0.70 r
  U10/ZN (NAND2_X2)                        0.02       0.72 f
  U9/ZN (XNOR2_X2)                         0.04       0.77 r
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.77 r
  data arrival time                                   0.77

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U90/ZN (AND3_X4)                         0.06       0.68 f
  U8/Z (XOR2_X2)                           0.08       0.76 f
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.14       0.14 r
  U76/ZN (NOR3_X4)                         0.02       0.16 f
  U84/ZN (NAND3_X4)                        0.03       0.19 r
  U60/ZN (NOR3_X4)                         0.02       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U52/ZN (AND3_X2)                         0.05       0.57 f
  U87/ZN (AND3_X4)                         0.06       0.64 f
  U50/ZN (AND3_X2)                         0.05       0.69 f
  U78/ZN (NAND2_X2)                        0.03       0.72 r
  U103/Z (XOR2_X1)                         0.03       0.75 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.11       0.11 f
  U60/ZN (NOR3_X4)                         0.07       0.18 r
  U83/ZN (NAND3_X2)                        0.04       0.22 f
  U58/ZN (NOR3_X4)                         0.06       0.28 r
  U102/ZN (NAND3_X2)                       0.04       0.32 f
  U56/ZN (NOR3_X4)                         0.05       0.37 r
  U82/ZN (NAND3_X4)                        0.04       0.41 f
  U54/ZN (NOR3_X4)                         0.06       0.47 r
  U114/ZN (AND3_X4)                        0.07       0.54 r
  U52/ZN (AND3_X2)                         0.05       0.58 r
  U87/ZN (AND3_X4)                         0.06       0.64 r
  U13/ZN (AND2_X2)                         0.05       0.69 r
  U12/Z (XOR2_X2)                          0.07       0.76 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.05       0.24 r
  U58/ZN (NOR3_X4)                         0.03       0.27 f
  U102/ZN (NAND3_X2)                       0.06       0.34 r
  U56/ZN (NOR3_X4)                         0.03       0.37 f
  U82/ZN (NAND3_X4)                        0.03       0.40 r
  U54/ZN (NOR3_X4)                         0.02       0.42 f
  U114/ZN (AND3_X4)                        0.08       0.50 f
  U52/ZN (AND3_X2)                         0.05       0.55 f
  U87/ZN (AND3_X4)                         0.06       0.62 f
  U86/ZN (AND3_X4)                         0.06       0.68 f
  U15/Z (XOR2_X2)                          0.08       0.76 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.06       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U52/ZN (AND3_X2)                         0.05       0.57 f
  U87/ZN (AND3_X4)                         0.06       0.64 f
  U50/ZN (AND3_X2)                         0.05       0.69 f
  U78/ZN (NAND2_X2)                        0.03       0.72 r
  U103/Z (XOR2_X1)                         0.03       0.75 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U102/ZN (NAND3_X2)                       0.04       0.42 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.51 f
  U54/ZN (NOR3_X4)                         0.06       0.57 r
  U114/ZN (AND3_X4)                        0.07       0.64 r
  U7/ZN (AND2_X2)                          0.05       0.69 r
  U6/Z (XOR2_X2)                           0.07       0.76 r
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.11       0.11 f
  U60/ZN (NOR3_X4)                         0.07       0.18 r
  U83/ZN (NAND3_X2)                        0.04       0.22 f
  U58/ZN (NOR3_X4)                         0.06       0.28 r
  U102/ZN (NAND3_X2)                       0.04       0.32 f
  U56/ZN (NOR3_X4)                         0.05       0.37 r
  U82/ZN (NAND3_X4)                        0.04       0.41 f
  U54/ZN (NOR3_X4)                         0.06       0.47 r
  U114/ZN (AND3_X4)                        0.07       0.54 r
  U52/ZN (AND3_X2)                         0.05       0.58 r
  U87/ZN (AND3_X4)                         0.06       0.64 r
  U86/ZN (AND3_X4)                         0.05       0.69 r
  U15/Z (XOR2_X2)                          0.07       0.76 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U102/ZN (NAND3_X2)                       0.04       0.42 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.51 f
  U54/ZN (NOR3_X4)                         0.06       0.57 r
  U114/ZN (AND3_X4)                        0.07       0.64 r
  U90/ZN (AND3_X4)                         0.06       0.70 r
  U10/ZN (NAND2_X2)                        0.02       0.72 f
  U9/ZN (XNOR2_X2)                         0.04       0.76 r
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.76 r
  data arrival time                                   0.76

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.05       0.24 r
  U58/ZN (NOR3_X4)                         0.03       0.27 f
  U102/ZN (NAND3_X2)                       0.06       0.34 r
  U56/ZN (NOR3_X4)                         0.03       0.37 f
  U82/ZN (NAND3_X4)                        0.03       0.40 r
  U54/ZN (NOR3_X4)                         0.02       0.42 f
  U114/ZN (AND3_X4)                        0.08       0.50 f
  U52/ZN (AND3_X2)                         0.05       0.55 f
  U87/ZN (AND3_X4)                         0.06       0.62 f
  U13/ZN (AND2_X2)                         0.06       0.67 f
  U12/Z (XOR2_X2)                          0.08       0.75 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.18       0.18 r
  U58/ZN (NOR3_X4)                         0.04       0.22 f
  U102/ZN (NAND3_X2)                       0.06       0.28 r
  U56/ZN (NOR3_X4)                         0.03       0.31 f
  U82/ZN (NAND3_X4)                        0.03       0.35 r
  U54/ZN (NOR3_X4)                         0.02       0.37 f
  U114/ZN (AND3_X4)                        0.08       0.45 f
  U52/ZN (AND3_X2)                         0.05       0.50 f
  U87/ZN (AND3_X4)                         0.06       0.56 f
  U50/ZN (AND3_X2)                         0.05       0.62 f
  U78/ZN (NAND2_X2)                        0.03       0.65 r
  U80/ZN (NOR2_X2)                         0.02       0.67 f
  U47/Z (XOR2_X2)                          0.08       0.75 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.17       0.17 r
  U60/ZN (NOR3_X4)                         0.04       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.35 r
  U56/ZN (NOR3_X4)                         0.03       0.38 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U52/ZN (AND3_X2)                         0.05       0.57 f
  U87/ZN (AND3_X4)                         0.06       0.63 f
  U50/ZN (AND3_X2)                         0.05       0.69 f
  U78/ZN (NAND2_X2)                        0.03       0.72 r
  U103/Z (XOR2_X1)                         0.03       0.75 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U7/ZN (AND2_X2)                          0.06       0.67 f
  U6/Z (XOR2_X2)                           0.08       0.75 f
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U58/ZN (NOR3_X4)                         0.06       0.35 r
  U102/ZN (NAND3_X2)                       0.04       0.40 f
  U56/ZN (NOR3_X4)                         0.05       0.45 r
  U82/ZN (NAND3_X4)                        0.04       0.49 f
  U54/ZN (NOR3_X4)                         0.06       0.55 r
  U114/ZN (AND3_X4)                        0.07       0.62 r
  U90/ZN (AND3_X4)                         0.06       0.67 r
  U10/ZN (NAND2_X2)                        0.02       0.69 f
  U9/ZN (XNOR2_X2)                         0.06       0.75 f
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U7/ZN (AND2_X2)                          0.06       0.67 f
  U6/Z (XOR2_X2)                           0.08       0.75 f
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.14       0.14 r
  U83/ZN (NAND3_X2)                        0.04       0.18 f
  U58/ZN (NOR3_X4)                         0.06       0.23 r
  U102/ZN (NAND3_X2)                       0.04       0.28 f
  U56/ZN (NOR3_X4)                         0.05       0.33 r
  U82/ZN (NAND3_X4)                        0.04       0.37 f
  U54/ZN (NOR3_X4)                         0.06       0.43 r
  U114/ZN (AND3_X4)                        0.07       0.50 r
  U52/ZN (AND3_X2)                         0.05       0.54 r
  U87/ZN (AND3_X4)                         0.06       0.60 r
  U50/ZN (AND3_X2)                         0.05       0.65 r
  U78/ZN (NAND2_X2)                        0.02       0.67 f
  U103/Z (XOR2_X1)                         0.08       0.75 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.09       0.09 f
  U60/ZN (NOR3_X4)                         0.06       0.15 r
  U83/ZN (NAND3_X2)                        0.04       0.19 f
  U58/ZN (NOR3_X4)                         0.06       0.25 r
  U102/ZN (NAND3_X2)                       0.04       0.29 f
  U56/ZN (NOR3_X4)                         0.05       0.34 r
  U82/ZN (NAND3_X4)                        0.04       0.38 f
  U54/ZN (NOR3_X4)                         0.06       0.44 r
  U114/ZN (AND3_X4)                        0.07       0.51 r
  U52/ZN (AND3_X2)                         0.05       0.55 r
  U87/ZN (AND3_X4)                         0.06       0.61 r
  U50/ZN (AND3_X2)                         0.05       0.66 r
  U78/ZN (NAND2_X2)                        0.02       0.68 f
  U80/ZN (NOR2_X2)                         0.04       0.73 r
  U47/Z (XOR2_X2)                          0.02       0.75 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.19


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U58/ZN (NOR3_X4)                         0.03       0.36 f
  U102/ZN (NAND3_X2)                       0.06       0.43 r
  U56/ZN (NOR3_X4)                         0.03       0.46 f
  U82/ZN (NAND3_X4)                        0.03       0.49 r
  U54/ZN (NOR3_X4)                         0.02       0.51 f
  U114/ZN (AND3_X4)                        0.08       0.59 f
  U52/ZN (AND3_X2)                         0.05       0.64 f
  U87/ZN (AND3_X4)                         0.06       0.71 f
  U11/Z (XOR2_X2)                          0.04       0.75 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.19


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.09       0.09 f
  U60/ZN (NOR3_X4)                         0.06       0.15 r
  U83/ZN (NAND3_X2)                        0.04       0.19 f
  U58/ZN (NOR3_X4)                         0.06       0.25 r
  U102/ZN (NAND3_X2)                       0.04       0.29 f
  U56/ZN (NOR3_X4)                         0.05       0.34 r
  U82/ZN (NAND3_X4)                        0.04       0.38 f
  U54/ZN (NOR3_X4)                         0.06       0.44 r
  U114/ZN (AND3_X4)                        0.07       0.51 r
  U52/ZN (AND3_X2)                         0.05       0.55 r
  U87/ZN (AND3_X4)                         0.06       0.61 r
  U50/ZN (AND3_X2)                         0.05       0.66 r
  U78/ZN (NAND2_X2)                        0.02       0.68 f
  U103/Z (XOR2_X1)                         0.06       0.74 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.19


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.14       0.14 r
  U60/ZN (NOR3_X4)                         0.03       0.17 f
  U83/ZN (NAND3_X2)                        0.05       0.22 r
  U58/ZN (NOR3_X4)                         0.03       0.25 f
  U102/ZN (NAND3_X2)                       0.06       0.32 r
  U56/ZN (NOR3_X4)                         0.03       0.35 f
  U82/ZN (NAND3_X4)                        0.03       0.38 r
  U54/ZN (NOR3_X4)                         0.02       0.40 f
  U114/ZN (AND3_X4)                        0.08       0.48 f
  U52/ZN (AND3_X2)                         0.05       0.53 f
  U87/ZN (AND3_X4)                         0.06       0.60 f
  U50/ZN (AND3_X2)                         0.05       0.65 f
  U78/ZN (NAND2_X2)                        0.03       0.68 r
  U80/ZN (NOR2_X2)                         0.02       0.71 f
  U47/Z (XOR2_X2)                          0.04       0.75 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.19


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U58/ZN (NOR3_X4)                         0.06       0.35 r
  U102/ZN (NAND3_X2)                       0.04       0.40 f
  U56/ZN (NOR3_X4)                         0.05       0.45 r
  U82/ZN (NAND3_X4)                        0.04       0.49 f
  U54/ZN (NOR3_X4)                         0.06       0.55 r
  U114/ZN (AND3_X4)                        0.07       0.62 r
  U52/ZN (AND3_X2)                         0.05       0.66 r
  U87/ZN (AND3_X4)                         0.06       0.72 r
  U11/Z (XOR2_X2)                          0.02       0.74 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.74 f
  data arrival time                                   0.74

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.19


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.07       0.27 r
  U56/ZN (NOR3_X4)                         0.03       0.30 f
  U82/ZN (NAND3_X4)                        0.03       0.34 r
  U54/ZN (NOR3_X4)                         0.02       0.36 f
  U114/ZN (AND3_X4)                        0.08       0.44 f
  U52/ZN (AND3_X2)                         0.05       0.49 f
  U87/ZN (AND3_X4)                         0.06       0.55 f
  U50/ZN (AND3_X2)                         0.05       0.61 f
  U78/ZN (NAND2_X2)                        0.03       0.64 r
  U80/ZN (NOR2_X2)                         0.02       0.66 f
  U47/Z (XOR2_X2)                          0.08       0.74 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.74 f
  data arrival time                                   0.74

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.19


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.09       0.09 f
  U76/ZN (NOR3_X4)                         0.04       0.13 r
  U84/ZN (NAND3_X4)                        0.03       0.17 f
  U60/ZN (NOR3_X4)                         0.04       0.21 r
  U83/ZN (NAND3_X2)                        0.04       0.25 f
  U58/ZN (NOR3_X4)                         0.06       0.31 r
  U102/ZN (NAND3_X2)                       0.04       0.35 f
  U56/ZN (NOR3_X4)                         0.05       0.40 r
  U82/ZN (NAND3_X4)                        0.04       0.44 f
  U54/ZN (NOR3_X4)                         0.06       0.50 r
  U114/ZN (AND3_X4)                        0.07       0.57 r
  U52/ZN (AND3_X2)                         0.05       0.61 r
  U87/ZN (AND3_X4)                         0.06       0.67 r
  U13/ZN (AND2_X2)                         0.05       0.72 r
  U12/Z (XOR2_X2)                          0.02       0.74 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.74 f
  data arrival time                                   0.74

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.19


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.09       0.09 f
  U76/ZN (NOR3_X4)                         0.04       0.13 r
  U84/ZN (NAND3_X4)                        0.03       0.17 f
  U60/ZN (NOR3_X4)                         0.04       0.21 r
  U83/ZN (NAND3_X2)                        0.04       0.25 f
  U58/ZN (NOR3_X4)                         0.06       0.31 r
  U102/ZN (NAND3_X2)                       0.04       0.35 f
  U56/ZN (NOR3_X4)                         0.05       0.40 r
  U82/ZN (NAND3_X4)                        0.04       0.44 f
  U54/ZN (NOR3_X4)                         0.06       0.50 r
  U114/ZN (AND3_X4)                        0.07       0.57 r
  U52/ZN (AND3_X2)                         0.05       0.61 r
  U87/ZN (AND3_X4)                         0.06       0.67 r
  U86/ZN (AND3_X4)                         0.05       0.72 r
  U15/Z (XOR2_X2)                          0.02       0.74 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.74 f
  data arrival time                                   0.74

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.19


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.13       0.13 r
  U83/ZN (NAND3_X2)                        0.04       0.17 f
  U58/ZN (NOR3_X4)                         0.06       0.22 r
  U102/ZN (NAND3_X2)                       0.04       0.27 f
  U56/ZN (NOR3_X4)                         0.05       0.32 r
  U82/ZN (NAND3_X4)                        0.04       0.36 f
  U54/ZN (NOR3_X4)                         0.06       0.42 r
  U114/ZN (AND3_X4)                        0.07       0.49 r
  U52/ZN (AND3_X2)                         0.05       0.53 r
  U87/ZN (AND3_X4)                         0.06       0.59 r
  U50/ZN (AND3_X2)                         0.05       0.64 r
  U78/ZN (NAND2_X2)                        0.02       0.66 f
  U103/Z (XOR2_X1)                         0.08       0.74 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.74 f
  data arrival time                                   0.74

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.19


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.34 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.44 r
  U82/ZN (NAND3_X4)                        0.04       0.48 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U90/ZN (AND3_X4)                         0.06       0.66 r
  U10/ZN (NAND2_X2)                        0.02       0.68 f
  U9/ZN (XNOR2_X2)                         0.06       0.74 f
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.74 f
  data arrival time                                   0.74

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U58/ZN (NOR3_X4)                         0.03       0.36 f
  U102/ZN (NAND3_X2)                       0.06       0.43 r
  U56/ZN (NOR3_X4)                         0.03       0.46 f
  U82/ZN (NAND3_X4)                        0.03       0.49 r
  U54/ZN (NOR3_X4)                         0.02       0.51 f
  U114/ZN (AND3_X4)                        0.08       0.59 f
  U90/ZN (AND3_X4)                         0.06       0.65 f
  U10/ZN (NAND2_X2)                        0.03       0.68 r
  U9/ZN (XNOR2_X2)                         0.06       0.75 r
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.75 r
  data arrival time                                   0.75

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.18       0.18 r
  U58/ZN (NOR3_X4)                         0.04       0.22 f
  U102/ZN (NAND3_X2)                       0.06       0.28 r
  U56/ZN (NOR3_X4)                         0.03       0.31 f
  U82/ZN (NAND3_X4)                        0.03       0.35 r
  U54/ZN (NOR3_X4)                         0.02       0.37 f
  U114/ZN (AND3_X4)                        0.08       0.45 f
  U52/ZN (AND3_X2)                         0.05       0.50 f
  U87/ZN (AND3_X4)                         0.06       0.56 f
  U50/ZN (AND3_X2)                         0.05       0.62 f
  U78/ZN (NAND2_X2)                        0.03       0.65 r
  U103/Z (XOR2_X1)                         0.09       0.74 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.14       0.14 r
  U83/ZN (NAND3_X2)                        0.04       0.18 f
  U58/ZN (NOR3_X4)                         0.06       0.23 r
  U102/ZN (NAND3_X2)                       0.04       0.28 f
  U56/ZN (NOR3_X4)                         0.05       0.33 r
  U82/ZN (NAND3_X4)                        0.04       0.37 f
  U54/ZN (NOR3_X4)                         0.06       0.43 r
  U114/ZN (AND3_X4)                        0.07       0.50 r
  U52/ZN (AND3_X2)                         0.05       0.54 r
  U87/ZN (AND3_X4)                         0.06       0.60 r
  U50/ZN (AND3_X2)                         0.05       0.65 r
  U78/ZN (NAND2_X2)                        0.02       0.67 f
  U80/ZN (NOR2_X2)                         0.04       0.71 r
  U47/Z (XOR2_X2)                          0.02       0.74 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.74 f
  data arrival time                                   0.74

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.09       0.09 f
  U76/ZN (NOR3_X4)                         0.04       0.13 r
  U84/ZN (NAND3_X4)                        0.03       0.17 f
  U60/ZN (NOR3_X4)                         0.04       0.21 r
  U83/ZN (NAND3_X2)                        0.04       0.25 f
  U58/ZN (NOR3_X4)                         0.06       0.31 r
  U102/ZN (NAND3_X2)                       0.04       0.35 f
  U56/ZN (NOR3_X4)                         0.05       0.40 r
  U82/ZN (NAND3_X4)                        0.04       0.44 f
  U54/ZN (NOR3_X4)                         0.06       0.50 r
  U114/ZN (AND3_X4)                        0.07       0.57 r
  U52/ZN (AND3_X2)                         0.05       0.61 r
  U87/ZN (AND3_X4)                         0.06       0.67 r
  U11/Z (XOR2_X2)                          0.07       0.74 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.12       0.12 f
  U58/ZN (NOR3_X4)                         0.07       0.19 r
  U102/ZN (NAND3_X2)                       0.04       0.23 f
  U56/ZN (NOR3_X4)                         0.05       0.28 r
  U82/ZN (NAND3_X4)                        0.04       0.32 f
  U54/ZN (NOR3_X4)                         0.06       0.38 r
  U114/ZN (AND3_X4)                        0.07       0.45 r
  U52/ZN (AND3_X2)                         0.05       0.50 r
  U87/ZN (AND3_X4)                         0.06       0.55 r
  U50/ZN (AND3_X2)                         0.05       0.60 r
  U78/ZN (NAND2_X2)                        0.02       0.62 f
  U80/ZN (NOR2_X2)                         0.04       0.67 r
  U47/Z (XOR2_X2)                          0.07       0.74 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.05       0.24 r
  U58/ZN (NOR3_X4)                         0.03       0.27 f
  U102/ZN (NAND3_X2)                       0.06       0.34 r
  U56/ZN (NOR3_X4)                         0.03       0.37 f
  U82/ZN (NAND3_X4)                        0.03       0.40 r
  U54/ZN (NOR3_X4)                         0.02       0.42 f
  U114/ZN (AND3_X4)                        0.08       0.50 f
  U52/ZN (AND3_X2)                         0.05       0.55 f
  U87/ZN (AND3_X4)                         0.06       0.62 f
  U50/ZN (AND3_X2)                         0.05       0.67 f
  U78/ZN (NAND2_X2)                        0.03       0.70 r
  U103/Z (XOR2_X1)                         0.03       0.74 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.74 f
  data arrival time                                   0.74

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U58/ZN (NOR3_X4)                         0.03       0.36 f
  U102/ZN (NAND3_X2)                       0.06       0.43 r
  U56/ZN (NOR3_X4)                         0.03       0.46 f
  U82/ZN (NAND3_X4)                        0.03       0.49 r
  U54/ZN (NOR3_X4)                         0.02       0.51 f
  U114/ZN (AND3_X4)                        0.08       0.59 f
  U90/ZN (AND3_X4)                         0.06       0.65 f
  U8/Z (XOR2_X2)                           0.08       0.74 f
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.74 f
  data arrival time                                   0.74

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U58/ZN (NOR3_X4)                         0.06       0.35 r
  U102/ZN (NAND3_X2)                       0.04       0.40 f
  U56/ZN (NOR3_X4)                         0.05       0.45 r
  U82/ZN (NAND3_X4)                        0.04       0.49 f
  U54/ZN (NOR3_X4)                         0.06       0.55 r
  U114/ZN (AND3_X4)                        0.07       0.62 r
  U90/ZN (AND3_X4)                         0.06       0.67 r
  U8/Z (XOR2_X2)                           0.07       0.74 r
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.14       0.14 r
  U60/ZN (NOR3_X4)                         0.03       0.17 f
  U83/ZN (NAND3_X2)                        0.05       0.22 r
  U58/ZN (NOR3_X4)                         0.03       0.25 f
  U102/ZN (NAND3_X2)                       0.06       0.32 r
  U56/ZN (NOR3_X4)                         0.03       0.35 f
  U82/ZN (NAND3_X4)                        0.03       0.38 r
  U54/ZN (NOR3_X4)                         0.02       0.40 f
  U114/ZN (AND3_X4)                        0.08       0.48 f
  U52/ZN (AND3_X2)                         0.05       0.53 f
  U87/ZN (AND3_X4)                         0.06       0.60 f
  U86/ZN (AND3_X4)                         0.06       0.65 f
  U15/Z (XOR2_X2)                          0.08       0.73 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U58/ZN (NOR3_X4)                         0.03       0.35 f
  U102/ZN (NAND3_X2)                       0.06       0.41 r
  U56/ZN (NOR3_X4)                         0.03       0.44 f
  U82/ZN (NAND3_X4)                        0.03       0.48 r
  U54/ZN (NOR3_X4)                         0.02       0.50 f
  U114/ZN (AND3_X4)                        0.08       0.58 f
  U52/ZN (AND3_X2)                         0.05       0.63 f
  U87/ZN (AND3_X4)                         0.06       0.70 f
  U11/Z (XOR2_X2)                          0.04       0.74 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.14       0.14 r
  U60/ZN (NOR3_X4)                         0.03       0.17 f
  U83/ZN (NAND3_X2)                        0.05       0.22 r
  U58/ZN (NOR3_X4)                         0.03       0.25 f
  U102/ZN (NAND3_X2)                       0.06       0.32 r
  U56/ZN (NOR3_X4)                         0.03       0.35 f
  U82/ZN (NAND3_X4)                        0.03       0.38 r
  U54/ZN (NOR3_X4)                         0.02       0.40 f
  U114/ZN (AND3_X4)                        0.08       0.48 f
  U52/ZN (AND3_X2)                         0.05       0.53 f
  U87/ZN (AND3_X4)                         0.06       0.60 f
  U13/ZN (AND2_X2)                         0.06       0.65 f
  U12/Z (XOR2_X2)                          0.08       0.73 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.14       0.14 r
  U76/ZN (NOR3_X4)                         0.02       0.16 f
  U84/ZN (NAND3_X4)                        0.03       0.19 r
  U60/ZN (NOR3_X4)                         0.02       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U52/ZN (AND3_X2)                         0.05       0.57 f
  U87/ZN (AND3_X4)                         0.06       0.64 f
  U86/ZN (AND3_X4)                         0.06       0.70 f
  U15/Z (XOR2_X2)                          0.04       0.74 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.06       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U52/ZN (AND3_X2)                         0.05       0.57 f
  U87/ZN (AND3_X4)                         0.06       0.64 f
  U86/ZN (AND3_X4)                         0.06       0.69 f
  U15/Z (XOR2_X2)                          0.04       0.74 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.24 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.33 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.43 r
  U82/ZN (NAND3_X4)                        0.04       0.47 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U90/ZN (AND3_X4)                         0.06       0.65 r
  U10/ZN (NAND2_X2)                        0.02       0.67 f
  U9/ZN (XNOR2_X2)                         0.06       0.73 f
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.34 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.44 r
  U82/ZN (NAND3_X4)                        0.04       0.48 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U52/ZN (AND3_X2)                         0.05       0.65 r
  U87/ZN (AND3_X4)                         0.06       0.71 r
  U11/Z (XOR2_X2)                          0.02       0.73 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.14       0.14 r
  U83/ZN (NAND3_X2)                        0.04       0.18 f
  U58/ZN (NOR3_X4)                         0.06       0.23 r
  U102/ZN (NAND3_X2)                       0.04       0.28 f
  U56/ZN (NOR3_X4)                         0.05       0.33 r
  U82/ZN (NAND3_X4)                        0.04       0.37 f
  U54/ZN (NOR3_X4)                         0.06       0.43 r
  U114/ZN (AND3_X4)                        0.07       0.50 r
  U52/ZN (AND3_X2)                         0.05       0.54 r
  U87/ZN (AND3_X4)                         0.06       0.60 r
  U50/ZN (AND3_X2)                         0.05       0.65 r
  U78/ZN (NAND2_X2)                        0.02       0.67 f
  U103/Z (XOR2_X1)                         0.06       0.73 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.73 r
  data arrival time                                   0.73

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U90/ZN (AND3_X4)                         0.06       0.68 f
  U10/ZN (NAND2_X2)                        0.03       0.71 r
  U9/ZN (XNOR2_X2)                         0.02       0.73 f
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.14       0.14 r
  U76/ZN (NOR3_X4)                         0.02       0.16 f
  U84/ZN (NAND3_X4)                        0.03       0.19 r
  U60/ZN (NOR3_X4)                         0.02       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U52/ZN (AND3_X2)                         0.05       0.57 f
  U87/ZN (AND3_X4)                         0.06       0.64 f
  U13/ZN (AND2_X2)                         0.06       0.69 f
  U12/Z (XOR2_X2)                          0.04       0.74 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.06       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U52/ZN (AND3_X2)                         0.05       0.57 f
  U87/ZN (AND3_X4)                         0.06       0.64 f
  U13/ZN (AND2_X2)                         0.06       0.69 f
  U12/Z (XOR2_X2)                          0.04       0.74 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.17       0.17 r
  U60/ZN (NOR3_X4)                         0.04       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.35 r
  U56/ZN (NOR3_X4)                         0.03       0.38 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U52/ZN (AND3_X2)                         0.05       0.57 f
  U87/ZN (AND3_X4)                         0.06       0.63 f
  U86/ZN (AND3_X4)                         0.06       0.69 f
  U15/Z (XOR2_X2)                          0.04       0.74 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U90/ZN (AND3_X4)                         0.06       0.68 f
  U10/ZN (NAND2_X2)                        0.03       0.71 r
  U9/ZN (XNOR2_X2)                         0.02       0.73 f
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U58/ZN (NOR3_X4)                         0.06       0.35 r
  U102/ZN (NAND3_X2)                       0.04       0.40 f
  U56/ZN (NOR3_X4)                         0.05       0.45 r
  U82/ZN (NAND3_X4)                        0.04       0.49 f
  U54/ZN (NOR3_X4)                         0.06       0.55 r
  U114/ZN (AND3_X4)                        0.07       0.62 r
  U7/ZN (AND2_X2)                          0.05       0.67 r
  U6/Z (XOR2_X2)                           0.07       0.73 r
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.73 r
  data arrival time                                   0.73

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U58/ZN (NOR3_X4)                         0.03       0.36 f
  U102/ZN (NAND3_X2)                       0.06       0.43 r
  U56/ZN (NOR3_X4)                         0.03       0.46 f
  U82/ZN (NAND3_X4)                        0.03       0.49 r
  U54/ZN (NOR3_X4)                         0.02       0.51 f
  U114/ZN (AND3_X4)                        0.08       0.59 f
  U7/ZN (AND2_X2)                          0.06       0.65 f
  U6/Z (XOR2_X2)                           0.08       0.73 f
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U58/ZN (NOR3_X4)                         0.06       0.35 r
  U102/ZN (NAND3_X2)                       0.04       0.40 f
  U56/ZN (NOR3_X4)                         0.05       0.45 r
  U82/ZN (NAND3_X4)                        0.04       0.49 f
  U54/ZN (NOR3_X4)                         0.06       0.55 r
  U114/ZN (AND3_X4)                        0.07       0.62 r
  U90/ZN (AND3_X4)                         0.06       0.67 r
  U10/ZN (NAND2_X2)                        0.02       0.69 f
  U9/ZN (XNOR2_X2)                         0.04       0.74 r
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.17       0.17 r
  U60/ZN (NOR3_X4)                         0.04       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.35 r
  U56/ZN (NOR3_X4)                         0.03       0.38 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U52/ZN (AND3_X2)                         0.05       0.57 f
  U87/ZN (AND3_X4)                         0.06       0.63 f
  U13/ZN (AND2_X2)                         0.06       0.69 f
  U12/Z (XOR2_X2)                          0.04       0.73 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.73 r
  data arrival time                                   0.73

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.13       0.13 r
  U83/ZN (NAND3_X2)                        0.04       0.17 f
  U58/ZN (NOR3_X4)                         0.06       0.22 r
  U102/ZN (NAND3_X2)                       0.04       0.27 f
  U56/ZN (NOR3_X4)                         0.05       0.32 r
  U82/ZN (NAND3_X4)                        0.04       0.36 f
  U54/ZN (NOR3_X4)                         0.06       0.42 r
  U114/ZN (AND3_X4)                        0.07       0.49 r
  U52/ZN (AND3_X2)                         0.05       0.53 r
  U87/ZN (AND3_X4)                         0.06       0.59 r
  U50/ZN (AND3_X2)                         0.05       0.64 r
  U78/ZN (NAND2_X2)                        0.02       0.66 f
  U80/ZN (NOR2_X2)                         0.04       0.70 r
  U47/Z (XOR2_X2)                          0.02       0.73 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U58/ZN (NOR3_X4)                         0.03       0.35 f
  U102/ZN (NAND3_X2)                       0.06       0.41 r
  U56/ZN (NOR3_X4)                         0.03       0.44 f
  U82/ZN (NAND3_X4)                        0.03       0.48 r
  U54/ZN (NOR3_X4)                         0.02       0.50 f
  U114/ZN (AND3_X4)                        0.08       0.58 f
  U90/ZN (AND3_X4)                         0.06       0.64 f
  U10/ZN (NAND2_X2)                        0.03       0.67 r
  U9/ZN (XNOR2_X2)                         0.06       0.73 r
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.73 r
  data arrival time                                   0.73

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.07       0.27 r
  U56/ZN (NOR3_X4)                         0.03       0.30 f
  U82/ZN (NAND3_X4)                        0.03       0.34 r
  U54/ZN (NOR3_X4)                         0.02       0.36 f
  U114/ZN (AND3_X4)                        0.08       0.44 f
  U52/ZN (AND3_X2)                         0.05       0.49 f
  U87/ZN (AND3_X4)                         0.06       0.55 f
  U50/ZN (AND3_X2)                         0.05       0.61 f
  U78/ZN (NAND2_X2)                        0.03       0.64 r
  U103/Z (XOR2_X1)                         0.09       0.73 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.73 r
  data arrival time                                   0.73

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.09       0.09 f
  U60/ZN (NOR3_X4)                         0.06       0.15 r
  U83/ZN (NAND3_X2)                        0.04       0.19 f
  U58/ZN (NOR3_X4)                         0.06       0.25 r
  U102/ZN (NAND3_X2)                       0.04       0.29 f
  U56/ZN (NOR3_X4)                         0.05       0.34 r
  U82/ZN (NAND3_X4)                        0.04       0.38 f
  U54/ZN (NOR3_X4)                         0.06       0.44 r
  U114/ZN (AND3_X4)                        0.07       0.51 r
  U52/ZN (AND3_X2)                         0.05       0.55 r
  U87/ZN (AND3_X4)                         0.06       0.61 r
  U13/ZN (AND2_X2)                         0.05       0.66 r
  U12/Z (XOR2_X2)                          0.07       0.73 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.73 r
  data arrival time                                   0.73

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U90/ZN (AND3_X4)                         0.06       0.70 r
  U8/Z (XOR2_X2)                           0.02       0.73 f
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.73 f
  data arrival time                                   0.73

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.09       0.09 f
  U60/ZN (NOR3_X4)                         0.06       0.15 r
  U83/ZN (NAND3_X2)                        0.04       0.19 f
  U58/ZN (NOR3_X4)                         0.06       0.25 r
  U102/ZN (NAND3_X2)                       0.04       0.29 f
  U56/ZN (NOR3_X4)                         0.05       0.34 r
  U82/ZN (NAND3_X4)                        0.04       0.38 f
  U54/ZN (NOR3_X4)                         0.06       0.44 r
  U114/ZN (AND3_X4)                        0.07       0.51 r
  U52/ZN (AND3_X2)                         0.05       0.55 r
  U87/ZN (AND3_X4)                         0.06       0.61 r
  U86/ZN (AND3_X4)                         0.05       0.66 r
  U15/Z (XOR2_X2)                          0.07       0.73 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.73 r
  data arrival time                                   0.73

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U58/ZN (NOR3_X4)                         0.03       0.35 f
  U102/ZN (NAND3_X2)                       0.06       0.41 r
  U56/ZN (NOR3_X4)                         0.03       0.44 f
  U82/ZN (NAND3_X4)                        0.03       0.48 r
  U54/ZN (NOR3_X4)                         0.02       0.50 f
  U114/ZN (AND3_X4)                        0.08       0.58 f
  U90/ZN (AND3_X4)                         0.06       0.64 f
  U8/Z (XOR2_X2)                           0.08       0.72 f
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: ACCUM_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_17_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.06       0.25 r
  U56/ZN (NOR3_X4)                         0.03       0.28 f
  U82/ZN (NAND3_X4)                        0.03       0.32 r
  U54/ZN (NOR3_X4)                         0.02       0.34 f
  U114/ZN (AND3_X4)                        0.08       0.42 f
  U52/ZN (AND3_X2)                         0.05       0.47 f
  U87/ZN (AND3_X4)                         0.06       0.53 f
  U50/ZN (AND3_X2)                         0.05       0.59 f
  U78/ZN (NAND2_X2)                        0.03       0.62 r
  U80/ZN (NOR2_X2)                         0.02       0.64 f
  U47/Z (XOR2_X2)                          0.08       0.72 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U90/ZN (AND3_X4)                         0.06       0.70 r
  U8/Z (XOR2_X2)                           0.02       0.72 f
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U58/ZN (NOR3_X4)                         0.03       0.34 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.47 r
  U54/ZN (NOR3_X4)                         0.02       0.49 f
  U114/ZN (AND3_X4)                        0.08       0.57 f
  U52/ZN (AND3_X2)                         0.05       0.62 f
  U87/ZN (AND3_X4)                         0.06       0.68 f
  U11/Z (XOR2_X2)                          0.04       0.73 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.73 r
  data arrival time                                   0.73

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.34 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.44 r
  U82/ZN (NAND3_X4)                        0.04       0.48 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U90/ZN (AND3_X4)                         0.06       0.66 r
  U8/Z (XOR2_X2)                           0.07       0.73 r
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.73 r
  data arrival time                                   0.73

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.73
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.24 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.33 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.43 r
  U82/ZN (NAND3_X4)                        0.04       0.47 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U52/ZN (AND3_X2)                         0.05       0.64 r
  U87/ZN (AND3_X4)                         0.06       0.70 r
  U11/Z (XOR2_X2)                          0.02       0.72 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.13       0.13 r
  U83/ZN (NAND3_X2)                        0.04       0.17 f
  U58/ZN (NOR3_X4)                         0.06       0.22 r
  U102/ZN (NAND3_X2)                       0.04       0.27 f
  U56/ZN (NOR3_X4)                         0.05       0.32 r
  U82/ZN (NAND3_X4)                        0.04       0.36 f
  U54/ZN (NOR3_X4)                         0.06       0.42 r
  U114/ZN (AND3_X4)                        0.07       0.49 r
  U52/ZN (AND3_X2)                         0.05       0.53 r
  U87/ZN (AND3_X4)                         0.06       0.59 r
  U50/ZN (AND3_X2)                         0.05       0.64 r
  U78/ZN (NAND2_X2)                        0.02       0.66 f
  U103/Z (XOR2_X1)                         0.06       0.72 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.72 r
  data arrival time                                   0.72

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U7/ZN (AND2_X2)                          0.05       0.70 r
  U6/Z (XOR2_X2)                           0.02       0.72 f
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.14       0.14 r
  U76/ZN (NOR3_X4)                         0.02       0.16 f
  U84/ZN (NAND3_X4)                        0.03       0.19 r
  U60/ZN (NOR3_X4)                         0.02       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U52/ZN (AND3_X2)                         0.05       0.57 f
  U87/ZN (AND3_X4)                         0.06       0.64 f
  U11/Z (XOR2_X2)                          0.08       0.72 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.06       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U52/ZN (AND3_X2)                         0.05       0.57 f
  U87/ZN (AND3_X4)                         0.06       0.64 f
  U11/Z (XOR2_X2)                          0.08       0.72 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U102/ZN (NAND3_X2)                       0.04       0.42 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.51 f
  U54/ZN (NOR3_X4)                         0.06       0.57 r
  U114/ZN (AND3_X4)                        0.07       0.64 r
  U90/ZN (AND3_X4)                         0.06       0.70 r
  U8/Z (XOR2_X2)                           0.02       0.72 f
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U7/ZN (AND2_X2)                          0.05       0.70 r
  U6/Z (XOR2_X2)                           0.02       0.72 f
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.34 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.44 r
  U82/ZN (NAND3_X4)                        0.04       0.48 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U7/ZN (AND2_X2)                          0.05       0.65 r
  U6/Z (XOR2_X2)                           0.07       0.72 r
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.72 r
  data arrival time                                   0.72

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U58/ZN (NOR3_X4)                         0.03       0.35 f
  U102/ZN (NAND3_X2)                       0.06       0.41 r
  U56/ZN (NOR3_X4)                         0.03       0.44 f
  U82/ZN (NAND3_X4)                        0.03       0.48 r
  U54/ZN (NOR3_X4)                         0.02       0.50 f
  U114/ZN (AND3_X4)                        0.08       0.58 f
  U7/ZN (AND2_X2)                          0.06       0.64 f
  U6/Z (XOR2_X2)                           0.08       0.72 f
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.17       0.17 r
  U60/ZN (NOR3_X4)                         0.04       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.35 r
  U56/ZN (NOR3_X4)                         0.03       0.38 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U52/ZN (AND3_X2)                         0.05       0.57 f
  U87/ZN (AND3_X4)                         0.06       0.63 f
  U11/Z (XOR2_X2)                          0.08       0.72 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.72 f
  data arrival time                                   0.72

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U58/ZN (NOR3_X4)                         0.03       0.33 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.46 r
  U54/ZN (NOR3_X4)                         0.02       0.48 f
  U114/ZN (AND3_X4)                        0.08       0.56 f
  U52/ZN (AND3_X2)                         0.05       0.61 f
  U87/ZN (AND3_X4)                         0.06       0.68 f
  U11/Z (XOR2_X2)                          0.04       0.72 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.72 r
  data arrival time                                   0.72

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.34 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.44 r
  U82/ZN (NAND3_X4)                        0.04       0.48 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U90/ZN (AND3_X4)                         0.06       0.66 r
  U10/ZN (NAND2_X2)                        0.02       0.68 f
  U9/ZN (XNOR2_X2)                         0.04       0.72 r
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.72 r
  data arrival time                                   0.72

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U90/ZN (AND3_X4)                         0.06       0.68 f
  U8/Z (XOR2_X2)                           0.04       0.72 r
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.72 r
  data arrival time                                   0.72

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U58/ZN (NOR3_X4)                         0.03       0.34 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.47 r
  U54/ZN (NOR3_X4)                         0.02       0.49 f
  U114/ZN (AND3_X4)                        0.08       0.57 f
  U90/ZN (AND3_X4)                         0.06       0.63 f
  U10/ZN (NAND2_X2)                        0.03       0.66 r
  U9/ZN (XNOR2_X2)                         0.06       0.72 r
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.72 r
  data arrival time                                   0.72

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U90/ZN (AND3_X4)                         0.06       0.68 f
  U8/Z (XOR2_X2)                           0.04       0.72 r
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.72 r
  data arrival time                                   0.72

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.14       0.14 r
  U60/ZN (NOR3_X4)                         0.03       0.17 f
  U83/ZN (NAND3_X2)                        0.05       0.22 r
  U58/ZN (NOR3_X4)                         0.03       0.25 f
  U102/ZN (NAND3_X2)                       0.06       0.32 r
  U56/ZN (NOR3_X4)                         0.03       0.35 f
  U82/ZN (NAND3_X4)                        0.03       0.38 r
  U54/ZN (NOR3_X4)                         0.02       0.40 f
  U114/ZN (AND3_X4)                        0.08       0.48 f
  U52/ZN (AND3_X2)                         0.05       0.53 f
  U87/ZN (AND3_X4)                         0.06       0.60 f
  U50/ZN (AND3_X2)                         0.05       0.65 f
  U78/ZN (NAND2_X2)                        0.03       0.68 r
  U103/Z (XOR2_X1)                         0.03       0.71 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.24 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.33 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.43 r
  U82/ZN (NAND3_X4)                        0.04       0.47 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U90/ZN (AND3_X4)                         0.06       0.65 r
  U8/Z (XOR2_X2)                           0.07       0.72 r
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.72 r
  data arrival time                                   0.72

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U5/Z (XOR2_X2)                           0.07       0.72 r
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.72 r
  data arrival time                                   0.72

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U58/ZN (NOR3_X4)                         0.03       0.34 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.47 r
  U54/ZN (NOR3_X4)                         0.02       0.49 f
  U114/ZN (AND3_X4)                        0.08       0.57 f
  U90/ZN (AND3_X4)                         0.06       0.63 f
  U8/Z (XOR2_X2)                           0.08       0.71 f
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.11       0.11 f
  U60/ZN (NOR3_X4)                         0.07       0.18 r
  U83/ZN (NAND3_X2)                        0.04       0.22 f
  U58/ZN (NOR3_X4)                         0.06       0.28 r
  U102/ZN (NAND3_X2)                       0.04       0.32 f
  U56/ZN (NOR3_X4)                         0.05       0.37 r
  U82/ZN (NAND3_X4)                        0.04       0.41 f
  U54/ZN (NOR3_X4)                         0.06       0.47 r
  U114/ZN (AND3_X4)                        0.07       0.54 r
  U52/ZN (AND3_X2)                         0.05       0.58 r
  U87/ZN (AND3_X4)                         0.06       0.64 r
  U13/ZN (AND2_X2)                         0.05       0.69 r
  U12/Z (XOR2_X2)                          0.02       0.71 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.05       0.24 r
  U58/ZN (NOR3_X4)                         0.03       0.27 f
  U102/ZN (NAND3_X2)                       0.06       0.34 r
  U56/ZN (NOR3_X4)                         0.03       0.37 f
  U82/ZN (NAND3_X4)                        0.03       0.40 r
  U54/ZN (NOR3_X4)                         0.02       0.42 f
  U114/ZN (AND3_X4)                        0.08       0.50 f
  U52/ZN (AND3_X2)                         0.05       0.55 f
  U87/ZN (AND3_X4)                         0.06       0.62 f
  U86/ZN (AND3_X4)                         0.06       0.68 f
  U15/Z (XOR2_X2)                          0.04       0.72 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.72 r
  data arrival time                                   0.72

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U102/ZN (NAND3_X2)                       0.04       0.42 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.51 f
  U54/ZN (NOR3_X4)                         0.06       0.57 r
  U114/ZN (AND3_X4)                        0.07       0.64 r
  U7/ZN (AND2_X2)                          0.05       0.69 r
  U6/Z (XOR2_X2)                           0.02       0.71 f
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.14       0.14 r
  U83/ZN (NAND3_X2)                        0.04       0.18 f
  U58/ZN (NOR3_X4)                         0.06       0.23 r
  U102/ZN (NAND3_X2)                       0.04       0.28 f
  U56/ZN (NOR3_X4)                         0.05       0.33 r
  U82/ZN (NAND3_X4)                        0.04       0.37 f
  U54/ZN (NOR3_X4)                         0.06       0.43 r
  U114/ZN (AND3_X4)                        0.07       0.50 r
  U52/ZN (AND3_X2)                         0.05       0.54 r
  U87/ZN (AND3_X4)                         0.06       0.60 r
  U13/ZN (AND2_X2)                         0.05       0.65 r
  U12/Z (XOR2_X2)                          0.07       0.72 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.72 r
  data arrival time                                   0.72

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.11       0.11 f
  U60/ZN (NOR3_X4)                         0.07       0.18 r
  U83/ZN (NAND3_X2)                        0.04       0.22 f
  U58/ZN (NOR3_X4)                         0.06       0.28 r
  U102/ZN (NAND3_X2)                       0.04       0.32 f
  U56/ZN (NOR3_X4)                         0.05       0.37 r
  U82/ZN (NAND3_X4)                        0.04       0.41 f
  U54/ZN (NOR3_X4)                         0.06       0.47 r
  U114/ZN (AND3_X4)                        0.07       0.54 r
  U52/ZN (AND3_X2)                         0.05       0.58 r
  U87/ZN (AND3_X4)                         0.06       0.64 r
  U86/ZN (AND3_X4)                         0.05       0.69 r
  U15/Z (XOR2_X2)                          0.02       0.71 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U5/Z (XOR2_X2)                           0.07       0.72 r
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.72 r
  data arrival time                                   0.72

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.14       0.14 r
  U83/ZN (NAND3_X2)                        0.04       0.18 f
  U58/ZN (NOR3_X4)                         0.06       0.23 r
  U102/ZN (NAND3_X2)                       0.04       0.28 f
  U56/ZN (NOR3_X4)                         0.05       0.33 r
  U82/ZN (NAND3_X4)                        0.04       0.37 f
  U54/ZN (NOR3_X4)                         0.06       0.43 r
  U114/ZN (AND3_X4)                        0.07       0.50 r
  U52/ZN (AND3_X2)                         0.05       0.54 r
  U87/ZN (AND3_X4)                         0.06       0.60 r
  U86/ZN (AND3_X4)                         0.05       0.65 r
  U15/Z (XOR2_X2)                          0.07       0.72 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.72 r
  data arrival time                                   0.72

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.18       0.18 r
  U58/ZN (NOR3_X4)                         0.04       0.22 f
  U102/ZN (NAND3_X2)                       0.06       0.28 r
  U56/ZN (NOR3_X4)                         0.03       0.31 f
  U82/ZN (NAND3_X4)                        0.03       0.35 r
  U54/ZN (NOR3_X4)                         0.02       0.37 f
  U114/ZN (AND3_X4)                        0.08       0.45 f
  U52/ZN (AND3_X2)                         0.05       0.50 f
  U87/ZN (AND3_X4)                         0.06       0.56 f
  U50/ZN (AND3_X2)                         0.05       0.62 f
  U78/ZN (NAND2_X2)                        0.03       0.65 r
  U80/ZN (NOR2_X2)                         0.02       0.67 f
  U47/Z (XOR2_X2)                          0.04       0.72 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.72 r
  data arrival time                                   0.72

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.05       0.24 r
  U58/ZN (NOR3_X4)                         0.03       0.27 f
  U102/ZN (NAND3_X2)                       0.06       0.34 r
  U56/ZN (NOR3_X4)                         0.03       0.37 f
  U82/ZN (NAND3_X4)                        0.03       0.40 r
  U54/ZN (NOR3_X4)                         0.02       0.42 f
  U114/ZN (AND3_X4)                        0.08       0.50 f
  U52/ZN (AND3_X2)                         0.05       0.55 f
  U87/ZN (AND3_X4)                         0.06       0.62 f
  U13/ZN (AND2_X2)                         0.06       0.67 f
  U12/Z (XOR2_X2)                          0.04       0.72 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.72 r
  data arrival time                                   0.72

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U7/ZN (AND2_X2)                          0.06       0.67 f
  U6/Z (XOR2_X2)                           0.04       0.72 r
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.72 r
  data arrival time                                   0.72

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U58/ZN (NOR3_X4)                         0.03       0.33 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.46 r
  U54/ZN (NOR3_X4)                         0.02       0.48 f
  U114/ZN (AND3_X4)                        0.08       0.56 f
  U90/ZN (AND3_X4)                         0.06       0.63 f
  U10/ZN (NAND2_X2)                        0.03       0.65 r
  U9/ZN (XNOR2_X2)                         0.06       0.72 r
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.72 r
  data arrival time                                   0.72

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.24 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.33 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.43 r
  U82/ZN (NAND3_X4)                        0.04       0.47 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U7/ZN (AND2_X2)                          0.05       0.64 r
  U6/Z (XOR2_X2)                           0.07       0.71 r
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.71 r
  data arrival time                                   0.71

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U7/ZN (AND2_X2)                          0.06       0.67 f
  U6/Z (XOR2_X2)                           0.04       0.71 r
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.71 r
  data arrival time                                   0.71

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.24 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.33 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.43 r
  U82/ZN (NAND3_X4)                        0.04       0.47 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U90/ZN (AND3_X4)                         0.06       0.65 r
  U10/ZN (NAND2_X2)                        0.02       0.67 f
  U9/ZN (XNOR2_X2)                         0.04       0.72 r
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.72 r
  data arrival time                                   0.72

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: ACCUM_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_17_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.06       0.25 r
  U56/ZN (NOR3_X4)                         0.03       0.28 f
  U82/ZN (NAND3_X4)                        0.03       0.32 r
  U54/ZN (NOR3_X4)                         0.02       0.34 f
  U114/ZN (AND3_X4)                        0.08       0.42 f
  U52/ZN (AND3_X2)                         0.05       0.47 f
  U87/ZN (AND3_X4)                         0.06       0.53 f
  U50/ZN (AND3_X2)                         0.05       0.59 f
  U78/ZN (NAND2_X2)                        0.03       0.62 r
  U103/Z (XOR2_X1)                         0.09       0.71 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.71 r
  data arrival time                                   0.71

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.11       0.11 f
  U60/ZN (NOR3_X4)                         0.07       0.18 r
  U83/ZN (NAND3_X2)                        0.04       0.22 f
  U58/ZN (NOR3_X4)                         0.06       0.28 r
  U102/ZN (NAND3_X2)                       0.04       0.32 f
  U56/ZN (NOR3_X4)                         0.05       0.37 r
  U82/ZN (NAND3_X4)                        0.04       0.41 f
  U54/ZN (NOR3_X4)                         0.06       0.47 r
  U114/ZN (AND3_X4)                        0.07       0.54 r
  U52/ZN (AND3_X2)                         0.05       0.58 r
  U87/ZN (AND3_X4)                         0.06       0.64 r
  U11/Z (XOR2_X2)                          0.07       0.71 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.71 r
  data arrival time                                   0.71

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U102/ZN (NAND3_X2)                       0.04       0.42 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.51 f
  U54/ZN (NOR3_X4)                         0.06       0.57 r
  U114/ZN (AND3_X4)                        0.07       0.64 r
  U5/Z (XOR2_X2)                           0.07       0.71 r
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.71 r
  data arrival time                                   0.71

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U58/ZN (NOR3_X4)                         0.03       0.36 f
  U102/ZN (NAND3_X2)                       0.06       0.43 r
  U56/ZN (NOR3_X4)                         0.03       0.46 f
  U82/ZN (NAND3_X4)                        0.03       0.49 r
  U54/ZN (NOR3_X4)                         0.02       0.51 f
  U114/ZN (AND3_X4)                        0.08       0.59 f
  U90/ZN (AND3_X4)                         0.06       0.65 f
  U10/ZN (NAND2_X2)                        0.03       0.68 r
  U9/ZN (XNOR2_X2)                         0.02       0.71 f
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U58/ZN (NOR3_X4)                         0.03       0.33 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.46 r
  U54/ZN (NOR3_X4)                         0.02       0.48 f
  U114/ZN (AND3_X4)                        0.08       0.56 f
  U90/ZN (AND3_X4)                         0.06       0.63 f
  U8/Z (XOR2_X2)                           0.08       0.71 f
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U58/ZN (NOR3_X4)                         0.03       0.34 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.47 r
  U54/ZN (NOR3_X4)                         0.02       0.49 f
  U114/ZN (AND3_X4)                        0.08       0.57 f
  U7/ZN (AND2_X2)                          0.06       0.63 f
  U6/Z (XOR2_X2)                           0.08       0.71 f
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.12       0.12 f
  U58/ZN (NOR3_X4)                         0.07       0.19 r
  U102/ZN (NAND3_X2)                       0.04       0.23 f
  U56/ZN (NOR3_X4)                         0.05       0.28 r
  U82/ZN (NAND3_X4)                        0.04       0.32 f
  U54/ZN (NOR3_X4)                         0.06       0.38 r
  U114/ZN (AND3_X4)                        0.07       0.45 r
  U52/ZN (AND3_X2)                         0.05       0.50 r
  U87/ZN (AND3_X4)                         0.06       0.55 r
  U50/ZN (AND3_X2)                         0.05       0.60 r
  U78/ZN (NAND2_X2)                        0.02       0.62 f
  U103/Z (XOR2_X1)                         0.08       0.70 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.09       0.09 f
  U76/ZN (NOR3_X4)                         0.04       0.13 r
  U84/ZN (NAND3_X4)                        0.03       0.17 f
  U60/ZN (NOR3_X4)                         0.04       0.21 r
  U83/ZN (NAND3_X2)                        0.04       0.25 f
  U58/ZN (NOR3_X4)                         0.06       0.31 r
  U102/ZN (NAND3_X2)                       0.04       0.35 f
  U56/ZN (NOR3_X4)                         0.05       0.40 r
  U82/ZN (NAND3_X4)                        0.04       0.44 f
  U54/ZN (NOR3_X4)                         0.06       0.50 r
  U114/ZN (AND3_X4)                        0.07       0.57 r
  U90/ZN (AND3_X4)                         0.06       0.62 r
  U10/ZN (NAND2_X2)                        0.02       0.64 f
  U9/ZN (XNOR2_X2)                         0.06       0.71 f
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.13       0.13 r
  U83/ZN (NAND3_X2)                        0.04       0.17 f
  U58/ZN (NOR3_X4)                         0.06       0.22 r
  U102/ZN (NAND3_X2)                       0.04       0.27 f
  U56/ZN (NOR3_X4)                         0.05       0.32 r
  U82/ZN (NAND3_X4)                        0.04       0.36 f
  U54/ZN (NOR3_X4)                         0.06       0.42 r
  U114/ZN (AND3_X4)                        0.07       0.49 r
  U52/ZN (AND3_X2)                         0.05       0.53 r
  U87/ZN (AND3_X4)                         0.06       0.59 r
  U13/ZN (AND2_X2)                         0.05       0.64 r
  U12/Z (XOR2_X2)                          0.07       0.71 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.71 r
  data arrival time                                   0.71

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.13       0.13 r
  U83/ZN (NAND3_X2)                        0.04       0.17 f
  U58/ZN (NOR3_X4)                         0.06       0.22 r
  U102/ZN (NAND3_X2)                       0.04       0.27 f
  U56/ZN (NOR3_X4)                         0.05       0.32 r
  U82/ZN (NAND3_X4)                        0.04       0.36 f
  U54/ZN (NOR3_X4)                         0.06       0.42 r
  U114/ZN (AND3_X4)                        0.07       0.49 r
  U52/ZN (AND3_X2)                         0.05       0.53 r
  U87/ZN (AND3_X4)                         0.06       0.59 r
  U86/ZN (AND3_X4)                         0.05       0.64 r
  U15/Z (XOR2_X2)                          0.07       0.71 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.71 r
  data arrival time                                   0.71

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.18       0.18 r
  U58/ZN (NOR3_X4)                         0.04       0.22 f
  U102/ZN (NAND3_X2)                       0.06       0.28 r
  U56/ZN (NOR3_X4)                         0.03       0.31 f
  U82/ZN (NAND3_X4)                        0.03       0.35 r
  U54/ZN (NOR3_X4)                         0.02       0.37 f
  U114/ZN (AND3_X4)                        0.08       0.45 f
  U52/ZN (AND3_X2)                         0.05       0.50 f
  U87/ZN (AND3_X4)                         0.06       0.56 f
  U86/ZN (AND3_X4)                         0.06       0.62 f
  U15/Z (XOR2_X2)                          0.08       0.70 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.24


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.07       0.27 r
  U56/ZN (NOR3_X4)                         0.03       0.30 f
  U82/ZN (NAND3_X4)                        0.03       0.34 r
  U54/ZN (NOR3_X4)                         0.02       0.36 f
  U114/ZN (AND3_X4)                        0.08       0.44 f
  U52/ZN (AND3_X2)                         0.05       0.49 f
  U87/ZN (AND3_X4)                         0.06       0.55 f
  U50/ZN (AND3_X2)                         0.05       0.61 f
  U78/ZN (NAND2_X2)                        0.03       0.64 r
  U80/ZN (NOR2_X2)                         0.02       0.66 f
  U47/Z (XOR2_X2)                          0.04       0.71 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.71 r
  data arrival time                                   0.71

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.24


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.05       0.24 r
  U58/ZN (NOR3_X4)                         0.03       0.27 f
  U102/ZN (NAND3_X2)                       0.06       0.34 r
  U56/ZN (NOR3_X4)                         0.03       0.37 f
  U82/ZN (NAND3_X4)                        0.03       0.40 r
  U54/ZN (NOR3_X4)                         0.02       0.42 f
  U114/ZN (AND3_X4)                        0.08       0.50 f
  U52/ZN (AND3_X2)                         0.05       0.55 f
  U87/ZN (AND3_X4)                         0.06       0.62 f
  U11/Z (XOR2_X2)                          0.08       0.70 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.24


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.18       0.18 r
  U58/ZN (NOR3_X4)                         0.04       0.22 f
  U102/ZN (NAND3_X2)                       0.06       0.28 r
  U56/ZN (NOR3_X4)                         0.03       0.31 f
  U82/ZN (NAND3_X4)                        0.03       0.35 r
  U54/ZN (NOR3_X4)                         0.02       0.37 f
  U114/ZN (AND3_X4)                        0.08       0.45 f
  U52/ZN (AND3_X2)                         0.05       0.50 f
  U87/ZN (AND3_X4)                         0.06       0.56 f
  U13/ZN (AND2_X2)                         0.06       0.62 f
  U12/Z (XOR2_X2)                          0.08       0.70 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.24


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U58/ZN (NOR3_X4)                         0.03       0.33 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.46 r
  U54/ZN (NOR3_X4)                         0.02       0.48 f
  U114/ZN (AND3_X4)                        0.08       0.56 f
  U7/ZN (AND2_X2)                          0.06       0.62 f
  U6/Z (XOR2_X2)                           0.08       0.70 f
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.24


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U5/Z (XOR2_X2)                           0.08       0.70 f
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.24


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U5/Z (XOR2_X2)                           0.08       0.70 f
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.24


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U58/ZN (NOR3_X4)                         0.03       0.35 f
  U102/ZN (NAND3_X2)                       0.06       0.41 r
  U56/ZN (NOR3_X4)                         0.03       0.44 f
  U82/ZN (NAND3_X4)                        0.03       0.48 r
  U54/ZN (NOR3_X4)                         0.02       0.50 f
  U114/ZN (AND3_X4)                        0.08       0.58 f
  U90/ZN (AND3_X4)                         0.06       0.64 f
  U10/ZN (NAND2_X2)                        0.03       0.67 r
  U9/ZN (XNOR2_X2)                         0.02       0.70 f
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.24


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.09       0.09 f
  U76/ZN (NOR3_X4)                         0.04       0.13 r
  U84/ZN (NAND3_X4)                        0.03       0.17 f
  U60/ZN (NOR3_X4)                         0.04       0.21 r
  U83/ZN (NAND3_X2)                        0.04       0.25 f
  U58/ZN (NOR3_X4)                         0.06       0.31 r
  U102/ZN (NAND3_X2)                       0.04       0.35 f
  U56/ZN (NOR3_X4)                         0.05       0.40 r
  U82/ZN (NAND3_X4)                        0.04       0.44 f
  U54/ZN (NOR3_X4)                         0.06       0.50 r
  U114/ZN (AND3_X4)                        0.07       0.57 r
  U52/ZN (AND3_X2)                         0.05       0.61 r
  U87/ZN (AND3_X4)                         0.06       0.67 r
  U11/Z (XOR2_X2)                          0.02       0.69 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.69 f
  data arrival time                                   0.69

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.24


  Startpoint: ACCUM_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_19_/QN (DFFR_X1)       0.14       0.14 r
  U58/ZN (NOR3_X4)                         0.02       0.16 f
  U102/ZN (NAND3_X2)                       0.06       0.22 r
  U56/ZN (NOR3_X4)                         0.03       0.25 f
  U82/ZN (NAND3_X4)                        0.03       0.29 r
  U54/ZN (NOR3_X4)                         0.02       0.31 f
  U114/ZN (AND3_X4)                        0.08       0.39 f
  U52/ZN (AND3_X2)                         0.05       0.44 f
  U87/ZN (AND3_X4)                         0.06       0.50 f
  U50/ZN (AND3_X2)                         0.05       0.56 f
  U78/ZN (NAND2_X2)                        0.03       0.59 r
  U80/ZN (NOR2_X2)                         0.02       0.61 f
  U47/Z (XOR2_X2)                          0.08       0.69 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.69 f
  data arrival time                                   0.69

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.24


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U58/ZN (NOR3_X4)                         0.06       0.35 r
  U102/ZN (NAND3_X2)                       0.04       0.40 f
  U56/ZN (NOR3_X4)                         0.05       0.45 r
  U82/ZN (NAND3_X4)                        0.04       0.49 f
  U54/ZN (NOR3_X4)                         0.06       0.55 r
  U114/ZN (AND3_X4)                        0.07       0.62 r
  U90/ZN (AND3_X4)                         0.06       0.67 r
  U8/Z (XOR2_X2)                           0.02       0.69 f
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.69 f
  data arrival time                                   0.69

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.24


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U58/ZN (NOR3_X4)                         0.03       0.36 f
  U102/ZN (NAND3_X2)                       0.06       0.43 r
  U56/ZN (NOR3_X4)                         0.03       0.46 f
  U82/ZN (NAND3_X4)                        0.03       0.49 r
  U54/ZN (NOR3_X4)                         0.02       0.51 f
  U114/ZN (AND3_X4)                        0.08       0.59 f
  U90/ZN (AND3_X4)                         0.06       0.65 f
  U8/Z (XOR2_X2)                           0.04       0.70 r
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.70 r
  data arrival time                                   0.70

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.24


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.12       0.12 f
  U58/ZN (NOR3_X4)                         0.07       0.19 r
  U102/ZN (NAND3_X2)                       0.04       0.23 f
  U56/ZN (NOR3_X4)                         0.05       0.28 r
  U82/ZN (NAND3_X4)                        0.04       0.32 f
  U54/ZN (NOR3_X4)                         0.06       0.38 r
  U114/ZN (AND3_X4)                        0.07       0.45 r
  U52/ZN (AND3_X2)                         0.05       0.50 r
  U87/ZN (AND3_X4)                         0.06       0.55 r
  U50/ZN (AND3_X2)                         0.05       0.60 r
  U78/ZN (NAND2_X2)                        0.02       0.62 f
  U80/ZN (NOR2_X2)                         0.04       0.67 r
  U47/Z (XOR2_X2)                          0.02       0.69 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.69 f
  data arrival time                                   0.69

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.24


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.14       0.14 r
  U60/ZN (NOR3_X4)                         0.03       0.17 f
  U83/ZN (NAND3_X2)                        0.05       0.22 r
  U58/ZN (NOR3_X4)                         0.03       0.25 f
  U102/ZN (NAND3_X2)                       0.06       0.32 r
  U56/ZN (NOR3_X4)                         0.03       0.35 f
  U82/ZN (NAND3_X4)                        0.03       0.38 r
  U54/ZN (NOR3_X4)                         0.02       0.40 f
  U114/ZN (AND3_X4)                        0.08       0.48 f
  U52/ZN (AND3_X2)                         0.05       0.53 f
  U87/ZN (AND3_X4)                         0.06       0.60 f
  U86/ZN (AND3_X4)                         0.06       0.65 f
  U15/Z (XOR2_X2)                          0.04       0.70 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.70 r
  data arrival time                                   0.70

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.24


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.07       0.27 r
  U56/ZN (NOR3_X4)                         0.03       0.30 f
  U82/ZN (NAND3_X4)                        0.03       0.34 r
  U54/ZN (NOR3_X4)                         0.02       0.36 f
  U114/ZN (AND3_X4)                        0.08       0.44 f
  U52/ZN (AND3_X2)                         0.05       0.49 f
  U87/ZN (AND3_X4)                         0.06       0.55 f
  U86/ZN (AND3_X4)                         0.06       0.61 f
  U15/Z (XOR2_X2)                          0.08       0.69 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.69 f
  data arrival time                                   0.69

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.25


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.14       0.14 r
  U60/ZN (NOR3_X4)                         0.03       0.17 f
  U83/ZN (NAND3_X2)                        0.05       0.22 r
  U58/ZN (NOR3_X4)                         0.03       0.25 f
  U102/ZN (NAND3_X2)                       0.06       0.32 r
  U56/ZN (NOR3_X4)                         0.03       0.35 f
  U82/ZN (NAND3_X4)                        0.03       0.38 r
  U54/ZN (NOR3_X4)                         0.02       0.40 f
  U114/ZN (AND3_X4)                        0.08       0.48 f
  U52/ZN (AND3_X2)                         0.05       0.53 f
  U87/ZN (AND3_X4)                         0.06       0.60 f
  U13/ZN (AND2_X2)                         0.06       0.65 f
  U12/Z (XOR2_X2)                          0.04       0.70 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.70 r
  data arrival time                                   0.70

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.25


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.07       0.27 r
  U56/ZN (NOR3_X4)                         0.03       0.30 f
  U82/ZN (NAND3_X4)                        0.03       0.34 r
  U54/ZN (NOR3_X4)                         0.02       0.36 f
  U114/ZN (AND3_X4)                        0.08       0.44 f
  U52/ZN (AND3_X2)                         0.05       0.49 f
  U87/ZN (AND3_X4)                         0.06       0.55 f
  U13/ZN (AND2_X2)                         0.06       0.61 f
  U12/Z (XOR2_X2)                          0.08       0.69 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.69 f
  data arrival time                                   0.69

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.25


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.09       0.09 f
  U76/ZN (NOR3_X4)                         0.04       0.13 r
  U84/ZN (NAND3_X4)                        0.03       0.17 f
  U60/ZN (NOR3_X4)                         0.04       0.21 r
  U83/ZN (NAND3_X2)                        0.04       0.25 f
  U58/ZN (NOR3_X4)                         0.06       0.31 r
  U102/ZN (NAND3_X2)                       0.04       0.35 f
  U56/ZN (NOR3_X4)                         0.05       0.40 r
  U82/ZN (NAND3_X4)                        0.04       0.44 f
  U54/ZN (NOR3_X4)                         0.06       0.50 r
  U114/ZN (AND3_X4)                        0.07       0.57 r
  U90/ZN (AND3_X4)                         0.06       0.62 r
  U8/Z (XOR2_X2)                           0.07       0.69 r
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.69 r
  data arrival time                                   0.69

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.25


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U58/ZN (NOR3_X4)                         0.06       0.35 r
  U102/ZN (NAND3_X2)                       0.04       0.40 f
  U56/ZN (NOR3_X4)                         0.05       0.45 r
  U82/ZN (NAND3_X4)                        0.04       0.49 f
  U54/ZN (NOR3_X4)                         0.06       0.55 r
  U114/ZN (AND3_X4)                        0.07       0.62 r
  U7/ZN (AND2_X2)                          0.05       0.67 r
  U6/Z (XOR2_X2)                           0.02       0.69 f
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.69 f
  data arrival time                                   0.69

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.25


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.14       0.14 r
  U102/ZN (NAND3_X2)                       0.04       0.18 f
  U56/ZN (NOR3_X4)                         0.05       0.23 r
  U82/ZN (NAND3_X4)                        0.04       0.27 f
  U54/ZN (NOR3_X4)                         0.06       0.33 r
  U114/ZN (AND3_X4)                        0.07       0.40 r
  U52/ZN (AND3_X2)                         0.05       0.45 r
  U87/ZN (AND3_X4)                         0.06       0.50 r
  U50/ZN (AND3_X2)                         0.05       0.55 r
  U78/ZN (NAND2_X2)                        0.02       0.57 f
  U80/ZN (NOR2_X2)                         0.04       0.62 r
  U47/Z (XOR2_X2)                          0.07       0.69 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.69 r
  data arrival time                                   0.69

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.25


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U58/ZN (NOR3_X4)                         0.03       0.36 f
  U102/ZN (NAND3_X2)                       0.06       0.43 r
  U56/ZN (NOR3_X4)                         0.03       0.46 f
  U82/ZN (NAND3_X4)                        0.03       0.49 r
  U54/ZN (NOR3_X4)                         0.02       0.51 f
  U114/ZN (AND3_X4)                        0.08       0.59 f
  U7/ZN (AND2_X2)                          0.06       0.65 f
  U6/Z (XOR2_X2)                           0.04       0.69 r
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.69 r
  data arrival time                                   0.69

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.25


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.12       0.12 f
  U58/ZN (NOR3_X4)                         0.07       0.19 r
  U102/ZN (NAND3_X2)                       0.04       0.23 f
  U56/ZN (NOR3_X4)                         0.05       0.28 r
  U82/ZN (NAND3_X4)                        0.04       0.32 f
  U54/ZN (NOR3_X4)                         0.06       0.38 r
  U114/ZN (AND3_X4)                        0.07       0.45 r
  U52/ZN (AND3_X2)                         0.05       0.50 r
  U87/ZN (AND3_X4)                         0.06       0.55 r
  U50/ZN (AND3_X2)                         0.05       0.60 r
  U78/ZN (NAND2_X2)                        0.02       0.62 f
  U103/Z (XOR2_X1)                         0.06       0.69 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.69 r
  data arrival time                                   0.69

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.25


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U58/ZN (NOR3_X4)                         0.03       0.34 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.47 r
  U54/ZN (NOR3_X4)                         0.02       0.49 f
  U114/ZN (AND3_X4)                        0.08       0.57 f
  U90/ZN (AND3_X4)                         0.06       0.63 f
  U10/ZN (NAND2_X2)                        0.03       0.66 r
  U9/ZN (XNOR2_X2)                         0.02       0.69 f
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.69 f
  data arrival time                                   0.69

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.25


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.09       0.09 f
  U60/ZN (NOR3_X4)                         0.06       0.15 r
  U83/ZN (NAND3_X2)                        0.04       0.19 f
  U58/ZN (NOR3_X4)                         0.06       0.25 r
  U102/ZN (NAND3_X2)                       0.04       0.29 f
  U56/ZN (NOR3_X4)                         0.05       0.34 r
  U82/ZN (NAND3_X4)                        0.04       0.38 f
  U54/ZN (NOR3_X4)                         0.06       0.44 r
  U114/ZN (AND3_X4)                        0.07       0.51 r
  U52/ZN (AND3_X2)                         0.05       0.55 r
  U87/ZN (AND3_X4)                         0.06       0.61 r
  U13/ZN (AND2_X2)                         0.05       0.66 r
  U12/Z (XOR2_X2)                          0.02       0.68 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.25


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.09       0.09 f
  U60/ZN (NOR3_X4)                         0.06       0.15 r
  U83/ZN (NAND3_X2)                        0.04       0.19 f
  U58/ZN (NOR3_X4)                         0.06       0.25 r
  U102/ZN (NAND3_X2)                       0.04       0.29 f
  U56/ZN (NOR3_X4)                         0.05       0.34 r
  U82/ZN (NAND3_X4)                        0.04       0.38 f
  U54/ZN (NOR3_X4)                         0.06       0.44 r
  U114/ZN (AND3_X4)                        0.07       0.51 r
  U52/ZN (AND3_X2)                         0.05       0.55 r
  U87/ZN (AND3_X4)                         0.06       0.61 r
  U86/ZN (AND3_X4)                         0.05       0.66 r
  U15/Z (XOR2_X2)                          0.02       0.68 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.25


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.18       0.18 r
  U58/ZN (NOR3_X4)                         0.04       0.22 f
  U102/ZN (NAND3_X2)                       0.06       0.28 r
  U56/ZN (NOR3_X4)                         0.03       0.31 f
  U82/ZN (NAND3_X4)                        0.03       0.35 r
  U54/ZN (NOR3_X4)                         0.02       0.37 f
  U114/ZN (AND3_X4)                        0.08       0.45 f
  U52/ZN (AND3_X2)                         0.05       0.50 f
  U87/ZN (AND3_X4)                         0.06       0.56 f
  U50/ZN (AND3_X2)                         0.05       0.62 f
  U78/ZN (NAND2_X2)                        0.03       0.65 r
  U103/Z (XOR2_X1)                         0.03       0.68 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.25


  Startpoint: ACCUM_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_17_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.06       0.25 r
  U56/ZN (NOR3_X4)                         0.03       0.28 f
  U82/ZN (NAND3_X4)                        0.03       0.32 r
  U54/ZN (NOR3_X4)                         0.02       0.34 f
  U114/ZN (AND3_X4)                        0.08       0.42 f
  U52/ZN (AND3_X2)                         0.05       0.47 f
  U87/ZN (AND3_X4)                         0.06       0.53 f
  U50/ZN (AND3_X2)                         0.05       0.59 f
  U78/ZN (NAND2_X2)                        0.03       0.62 r
  U80/ZN (NOR2_X2)                         0.02       0.64 f
  U47/Z (XOR2_X2)                          0.04       0.69 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.69 r
  data arrival time                                   0.69

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.25


  Startpoint: ACCUM_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_19_/QN (DFFR_X1)       0.09       0.09 f
  U58/ZN (NOR3_X4)                         0.04       0.13 r
  U102/ZN (NAND3_X2)                       0.04       0.18 f
  U56/ZN (NOR3_X4)                         0.05       0.23 r
  U82/ZN (NAND3_X4)                        0.04       0.27 f
  U54/ZN (NOR3_X4)                         0.06       0.33 r
  U114/ZN (AND3_X4)                        0.07       0.40 r
  U52/ZN (AND3_X2)                         0.05       0.44 r
  U87/ZN (AND3_X4)                         0.06       0.50 r
  U50/ZN (AND3_X2)                         0.05       0.55 r
  U78/ZN (NAND2_X2)                        0.02       0.57 f
  U80/ZN (NOR2_X2)                         0.04       0.61 r
  U47/Z (XOR2_X2)                          0.07       0.69 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.69 r
  data arrival time                                   0.69

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.25


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U58/ZN (NOR3_X4)                         0.06       0.35 r
  U102/ZN (NAND3_X2)                       0.04       0.40 f
  U56/ZN (NOR3_X4)                         0.05       0.45 r
  U82/ZN (NAND3_X4)                        0.04       0.49 f
  U54/ZN (NOR3_X4)                         0.06       0.55 r
  U114/ZN (AND3_X4)                        0.07       0.62 r
  U5/Z (XOR2_X2)                           0.07       0.69 r
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.69 r
  data arrival time                                   0.69

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.25


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.09       0.09 f
  U76/ZN (NOR3_X4)                         0.04       0.13 r
  U84/ZN (NAND3_X4)                        0.03       0.17 f
  U60/ZN (NOR3_X4)                         0.04       0.21 r
  U83/ZN (NAND3_X2)                        0.04       0.25 f
  U58/ZN (NOR3_X4)                         0.06       0.31 r
  U102/ZN (NAND3_X2)                       0.04       0.35 f
  U56/ZN (NOR3_X4)                         0.05       0.40 r
  U82/ZN (NAND3_X4)                        0.04       0.44 f
  U54/ZN (NOR3_X4)                         0.06       0.50 r
  U114/ZN (AND3_X4)                        0.07       0.57 r
  U7/ZN (AND2_X2)                          0.05       0.62 r
  U6/Z (XOR2_X2)                           0.07       0.69 r
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.69 r
  data arrival time                                   0.69

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.25


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.34 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.44 r
  U82/ZN (NAND3_X4)                        0.04       0.48 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U90/ZN (AND3_X4)                         0.06       0.66 r
  U8/Z (XOR2_X2)                           0.02       0.68 f
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.25


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U58/ZN (NOR3_X4)                         0.03       0.35 f
  U102/ZN (NAND3_X2)                       0.06       0.41 r
  U56/ZN (NOR3_X4)                         0.03       0.44 f
  U82/ZN (NAND3_X4)                        0.03       0.48 r
  U54/ZN (NOR3_X4)                         0.02       0.50 f
  U114/ZN (AND3_X4)                        0.08       0.58 f
  U90/ZN (AND3_X4)                         0.06       0.64 f
  U8/Z (XOR2_X2)                           0.04       0.69 r
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.69 r
  data arrival time                                   0.69

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U109/ZN (NAND2_X1)                       0.03       0.61 f
  U3/ZN (XNOR2_X2)                         0.07       0.68 f
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.09       0.09 f
  U76/ZN (NOR3_X4)                         0.04       0.13 r
  U84/ZN (NAND3_X4)                        0.03       0.17 f
  U60/ZN (NOR3_X4)                         0.04       0.21 r
  U83/ZN (NAND3_X2)                        0.04       0.25 f
  U58/ZN (NOR3_X4)                         0.06       0.31 r
  U102/ZN (NAND3_X2)                       0.04       0.35 f
  U56/ZN (NOR3_X4)                         0.05       0.40 r
  U82/ZN (NAND3_X4)                        0.04       0.44 f
  U54/ZN (NOR3_X4)                         0.06       0.50 r
  U114/ZN (AND3_X4)                        0.07       0.57 r
  U90/ZN (AND3_X4)                         0.06       0.62 r
  U10/ZN (NAND2_X2)                        0.02       0.64 f
  U9/ZN (XNOR2_X2)                         0.04       0.69 r
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.69 r
  data arrival time                                   0.69

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.69
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.14       0.14 r
  U60/ZN (NOR3_X4)                         0.03       0.17 f
  U83/ZN (NAND3_X2)                        0.05       0.22 r
  U58/ZN (NOR3_X4)                         0.03       0.25 f
  U102/ZN (NAND3_X2)                       0.06       0.32 r
  U56/ZN (NOR3_X4)                         0.03       0.35 f
  U82/ZN (NAND3_X4)                        0.03       0.38 r
  U54/ZN (NOR3_X4)                         0.02       0.40 f
  U114/ZN (AND3_X4)                        0.08       0.48 f
  U52/ZN (AND3_X2)                         0.05       0.53 f
  U87/ZN (AND3_X4)                         0.06       0.60 f
  U11/Z (XOR2_X2)                          0.08       0.68 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.09       0.09 f
  U60/ZN (NOR3_X4)                         0.06       0.15 r
  U83/ZN (NAND3_X2)                        0.04       0.19 f
  U58/ZN (NOR3_X4)                         0.06       0.25 r
  U102/ZN (NAND3_X2)                       0.04       0.29 f
  U56/ZN (NOR3_X4)                         0.05       0.34 r
  U82/ZN (NAND3_X4)                        0.04       0.38 f
  U54/ZN (NOR3_X4)                         0.06       0.44 r
  U114/ZN (AND3_X4)                        0.07       0.51 r
  U52/ZN (AND3_X2)                         0.05       0.55 r
  U87/ZN (AND3_X4)                         0.06       0.61 r
  U11/Z (XOR2_X2)                          0.07       0.68 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: ACCUM_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_19_/QN (DFFR_X1)       0.14       0.14 r
  U58/ZN (NOR3_X4)                         0.02       0.16 f
  U102/ZN (NAND3_X2)                       0.06       0.22 r
  U56/ZN (NOR3_X4)                         0.03       0.25 f
  U82/ZN (NAND3_X4)                        0.03       0.29 r
  U54/ZN (NOR3_X4)                         0.02       0.31 f
  U114/ZN (AND3_X4)                        0.08       0.39 f
  U52/ZN (AND3_X2)                         0.05       0.44 f
  U87/ZN (AND3_X4)                         0.06       0.50 f
  U50/ZN (AND3_X2)                         0.05       0.56 f
  U78/ZN (NAND2_X2)                        0.03       0.59 r
  U103/Z (XOR2_X1)                         0.09       0.68 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U109/ZN (NAND2_X1)                       0.03       0.61 f
  U3/ZN (XNOR2_X2)                         0.07       0.68 f
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U58/ZN (NOR3_X4)                         0.03       0.33 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.46 r
  U54/ZN (NOR3_X4)                         0.02       0.48 f
  U114/ZN (AND3_X4)                        0.08       0.56 f
  U90/ZN (AND3_X4)                         0.06       0.63 f
  U10/ZN (NAND2_X2)                        0.03       0.65 r
  U9/ZN (XNOR2_X2)                         0.02       0.68 f
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: ACCUM_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_17_/Q (DFFR_X1)        0.13       0.13 r
  U102/ZN (NAND3_X2)                       0.04       0.17 f
  U56/ZN (NOR3_X4)                         0.05       0.22 r
  U82/ZN (NAND3_X4)                        0.04       0.26 f
  U54/ZN (NOR3_X4)                         0.06       0.32 r
  U114/ZN (AND3_X4)                        0.07       0.39 r
  U52/ZN (AND3_X2)                         0.05       0.44 r
  U87/ZN (AND3_X4)                         0.06       0.49 r
  U50/ZN (AND3_X2)                         0.05       0.54 r
  U78/ZN (NAND2_X2)                        0.02       0.56 f
  U80/ZN (NOR2_X2)                         0.04       0.61 r
  U47/Z (XOR2_X2)                          0.07       0.68 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.14       0.14 r
  U76/ZN (NOR3_X4)                         0.02       0.16 f
  U84/ZN (NAND3_X4)                        0.03       0.19 r
  U60/ZN (NOR3_X4)                         0.02       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U52/ZN (AND3_X2)                         0.05       0.57 f
  U87/ZN (AND3_X4)                         0.06       0.64 f
  U11/Z (XOR2_X2)                          0.04       0.68 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.06       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U52/ZN (AND3_X2)                         0.05       0.57 f
  U87/ZN (AND3_X4)                         0.06       0.64 f
  U11/Z (XOR2_X2)                          0.04       0.68 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.34 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.44 r
  U82/ZN (NAND3_X4)                        0.04       0.48 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U7/ZN (AND2_X2)                          0.05       0.65 r
  U6/Z (XOR2_X2)                           0.02       0.67 f
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.11       0.11 f
  U60/ZN (NOR3_X4)                         0.07       0.18 r
  U83/ZN (NAND3_X2)                        0.04       0.22 f
  U58/ZN (NOR3_X4)                         0.06       0.28 r
  U102/ZN (NAND3_X2)                       0.04       0.32 f
  U56/ZN (NOR3_X4)                         0.05       0.37 r
  U82/ZN (NAND3_X4)                        0.04       0.41 f
  U54/ZN (NOR3_X4)                         0.06       0.47 r
  U114/ZN (AND3_X4)                        0.07       0.54 r
  U90/ZN (AND3_X4)                         0.06       0.59 r
  U10/ZN (NAND2_X2)                        0.02       0.61 f
  U9/ZN (XNOR2_X2)                         0.06       0.68 f
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.68 f
  data arrival time                                   0.68

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U58/ZN (NOR3_X4)                         0.03       0.36 f
  U102/ZN (NAND3_X2)                       0.06       0.43 r
  U56/ZN (NOR3_X4)                         0.03       0.46 f
  U82/ZN (NAND3_X4)                        0.03       0.49 r
  U54/ZN (NOR3_X4)                         0.02       0.51 f
  U114/ZN (AND3_X4)                        0.08       0.59 f
  U5/Z (XOR2_X2)                           0.08       0.67 f
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U58/ZN (NOR3_X4)                         0.03       0.35 f
  U102/ZN (NAND3_X2)                       0.06       0.41 r
  U56/ZN (NOR3_X4)                         0.03       0.44 f
  U82/ZN (NAND3_X4)                        0.03       0.48 r
  U54/ZN (NOR3_X4)                         0.02       0.50 f
  U114/ZN (AND3_X4)                        0.08       0.58 f
  U7/ZN (AND2_X2)                          0.06       0.64 f
  U6/Z (XOR2_X2)                           0.04       0.68 r
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U102/ZN (NAND3_X2)                       0.04       0.42 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.51 f
  U54/ZN (NOR3_X4)                         0.06       0.57 r
  U109/ZN (NAND2_X1)                       0.03       0.61 f
  U3/ZN (XNOR2_X2)                         0.07       0.67 f
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.17       0.17 r
  U60/ZN (NOR3_X4)                         0.04       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.35 r
  U56/ZN (NOR3_X4)                         0.03       0.38 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U52/ZN (AND3_X2)                         0.05       0.57 f
  U87/ZN (AND3_X4)                         0.06       0.63 f
  U11/Z (XOR2_X2)                          0.04       0.68 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.24 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.33 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.43 r
  U82/ZN (NAND3_X4)                        0.04       0.47 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U90/ZN (AND3_X4)                         0.06       0.65 r
  U8/Z (XOR2_X2)                           0.02       0.67 f
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U5/Z (XOR2_X2)                           0.02       0.67 f
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.07       0.27 r
  U56/ZN (NOR3_X4)                         0.03       0.30 f
  U82/ZN (NAND3_X4)                        0.03       0.34 r
  U54/ZN (NOR3_X4)                         0.02       0.36 f
  U114/ZN (AND3_X4)                        0.08       0.44 f
  U52/ZN (AND3_X2)                         0.05       0.49 f
  U87/ZN (AND3_X4)                         0.06       0.55 f
  U50/ZN (AND3_X2)                         0.05       0.61 f
  U78/ZN (NAND2_X2)                        0.03       0.64 r
  U103/Z (XOR2_X1)                         0.03       0.67 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: ACCUM_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_17_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.06       0.25 r
  U56/ZN (NOR3_X4)                         0.03       0.28 f
  U82/ZN (NAND3_X4)                        0.03       0.32 r
  U54/ZN (NOR3_X4)                         0.02       0.34 f
  U114/ZN (AND3_X4)                        0.08       0.42 f
  U52/ZN (AND3_X2)                         0.05       0.47 f
  U87/ZN (AND3_X4)                         0.06       0.53 f
  U86/ZN (AND3_X4)                         0.06       0.59 f
  U15/Z (XOR2_X2)                          0.08       0.67 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.14       0.14 r
  U83/ZN (NAND3_X2)                        0.04       0.18 f
  U58/ZN (NOR3_X4)                         0.06       0.23 r
  U102/ZN (NAND3_X2)                       0.04       0.28 f
  U56/ZN (NOR3_X4)                         0.05       0.33 r
  U82/ZN (NAND3_X4)                        0.04       0.37 f
  U54/ZN (NOR3_X4)                         0.06       0.43 r
  U114/ZN (AND3_X4)                        0.07       0.50 r
  U52/ZN (AND3_X2)                         0.05       0.54 r
  U87/ZN (AND3_X4)                         0.06       0.60 r
  U13/ZN (AND2_X2)                         0.05       0.65 r
  U12/Z (XOR2_X2)                          0.02       0.67 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: ACCUM_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_17_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.06       0.25 r
  U56/ZN (NOR3_X4)                         0.03       0.28 f
  U82/ZN (NAND3_X4)                        0.03       0.32 r
  U54/ZN (NOR3_X4)                         0.02       0.34 f
  U114/ZN (AND3_X4)                        0.08       0.42 f
  U52/ZN (AND3_X2)                         0.05       0.47 f
  U87/ZN (AND3_X4)                         0.06       0.53 f
  U13/ZN (AND2_X2)                         0.06       0.59 f
  U12/Z (XOR2_X2)                          0.08       0.67 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U106/Z (XOR2_X1)                         0.09       0.67 r
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U58/ZN (NOR3_X4)                         0.03       0.34 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.47 r
  U54/ZN (NOR3_X4)                         0.02       0.49 f
  U114/ZN (AND3_X4)                        0.08       0.57 f
  U90/ZN (AND3_X4)                         0.06       0.63 f
  U8/Z (XOR2_X2)                           0.04       0.68 r
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U114/ZN (AND3_X4)                        0.07       0.65 r
  U5/Z (XOR2_X2)                           0.02       0.67 f
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.14       0.14 r
  U83/ZN (NAND3_X2)                        0.04       0.18 f
  U58/ZN (NOR3_X4)                         0.06       0.23 r
  U102/ZN (NAND3_X2)                       0.04       0.28 f
  U56/ZN (NOR3_X4)                         0.05       0.33 r
  U82/ZN (NAND3_X4)                        0.04       0.37 f
  U54/ZN (NOR3_X4)                         0.06       0.43 r
  U114/ZN (AND3_X4)                        0.07       0.50 r
  U52/ZN (AND3_X2)                         0.05       0.54 r
  U87/ZN (AND3_X4)                         0.06       0.60 r
  U86/ZN (AND3_X4)                         0.05       0.65 r
  U15/Z (XOR2_X2)                          0.02       0.67 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.34 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.44 r
  U82/ZN (NAND3_X4)                        0.04       0.48 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U5/Z (XOR2_X2)                           0.07       0.68 r
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.14       0.14 r
  U76/ZN (NOR3_X4)                         0.02       0.16 f
  U84/ZN (NAND3_X4)                        0.03       0.19 r
  U60/ZN (NOR3_X4)                         0.02       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U90/ZN (AND3_X4)                         0.06       0.58 f
  U10/ZN (NAND2_X2)                        0.03       0.61 r
  U9/ZN (XNOR2_X2)                         0.06       0.68 r
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.06       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U90/ZN (AND3_X4)                         0.06       0.58 f
  U10/ZN (NAND2_X2)                        0.03       0.61 r
  U9/ZN (XNOR2_X2)                         0.06       0.68 r
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.68 r
  data arrival time                                   0.68

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: ACCUM_REG_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_14_/Q (DFFR_X1)        0.22       0.22 f
  U82/ZN (NAND3_X4)                        0.04       0.26 r
  U54/ZN (NOR3_X4)                         0.02       0.28 f
  U114/ZN (AND3_X4)                        0.08       0.36 f
  U52/ZN (AND3_X2)                         0.05       0.41 f
  U87/ZN (AND3_X4)                         0.06       0.48 f
  U50/ZN (AND3_X2)                         0.05       0.53 f
  U78/ZN (NAND2_X2)                        0.03       0.56 r
  U80/ZN (NOR2_X2)                         0.02       0.59 f
  U47/Z (XOR2_X2)                          0.08       0.67 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U106/Z (XOR2_X1)                         0.09       0.67 r
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.12       0.12 f
  U58/ZN (NOR3_X4)                         0.07       0.19 r
  U102/ZN (NAND3_X2)                       0.04       0.23 f
  U56/ZN (NOR3_X4)                         0.05       0.28 r
  U82/ZN (NAND3_X4)                        0.04       0.32 f
  U54/ZN (NOR3_X4)                         0.06       0.38 r
  U114/ZN (AND3_X4)                        0.07       0.45 r
  U52/ZN (AND3_X2)                         0.05       0.50 r
  U87/ZN (AND3_X4)                         0.06       0.55 r
  U13/ZN (AND2_X2)                         0.05       0.60 r
  U12/Z (XOR2_X2)                          0.07       0.67 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.12       0.12 f
  U58/ZN (NOR3_X4)                         0.07       0.19 r
  U102/ZN (NAND3_X2)                       0.04       0.23 f
  U56/ZN (NOR3_X4)                         0.05       0.28 r
  U82/ZN (NAND3_X4)                        0.04       0.32 f
  U54/ZN (NOR3_X4)                         0.06       0.38 r
  U114/ZN (AND3_X4)                        0.07       0.45 r
  U52/ZN (AND3_X2)                         0.05       0.50 r
  U87/ZN (AND3_X4)                         0.06       0.55 r
  U86/ZN (AND3_X4)                         0.05       0.60 r
  U15/Z (XOR2_X2)                          0.07       0.67 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.24 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.33 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.43 r
  U82/ZN (NAND3_X4)                        0.04       0.47 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U7/ZN (AND2_X2)                          0.05       0.64 r
  U6/Z (XOR2_X2)                           0.02       0.67 f
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.17       0.17 r
  U60/ZN (NOR3_X4)                         0.04       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.35 r
  U56/ZN (NOR3_X4)                         0.03       0.38 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U90/ZN (AND3_X4)                         0.06       0.58 f
  U10/ZN (NAND2_X2)                        0.03       0.61 r
  U9/ZN (XNOR2_X2)                         0.06       0.67 r
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.14       0.14 r
  U76/ZN (NOR3_X4)                         0.02       0.16 f
  U84/ZN (NAND3_X4)                        0.03       0.19 r
  U60/ZN (NOR3_X4)                         0.02       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U90/ZN (AND3_X4)                         0.06       0.58 f
  U8/Z (XOR2_X2)                           0.08       0.67 f
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.11       0.11 f
  U60/ZN (NOR3_X4)                         0.07       0.18 r
  U83/ZN (NAND3_X2)                        0.04       0.22 f
  U58/ZN (NOR3_X4)                         0.06       0.28 r
  U102/ZN (NAND3_X2)                       0.04       0.32 f
  U56/ZN (NOR3_X4)                         0.05       0.37 r
  U82/ZN (NAND3_X4)                        0.04       0.41 f
  U54/ZN (NOR3_X4)                         0.06       0.47 r
  U114/ZN (AND3_X4)                        0.07       0.54 r
  U52/ZN (AND3_X2)                         0.05       0.58 r
  U87/ZN (AND3_X4)                         0.06       0.64 r
  U11/Z (XOR2_X2)                          0.02       0.66 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.06       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U90/ZN (AND3_X4)                         0.06       0.58 f
  U8/Z (XOR2_X2)                           0.08       0.66 f
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U102/ZN (NAND3_X2)                       0.04       0.42 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.51 f
  U54/ZN (NOR3_X4)                         0.06       0.57 r
  U114/ZN (AND3_X4)                        0.07       0.64 r
  U5/Z (XOR2_X2)                           0.02       0.66 f
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.14       0.14 r
  U83/ZN (NAND3_X2)                        0.04       0.18 f
  U58/ZN (NOR3_X4)                         0.06       0.23 r
  U102/ZN (NAND3_X2)                       0.04       0.28 f
  U56/ZN (NOR3_X4)                         0.05       0.33 r
  U82/ZN (NAND3_X4)                        0.04       0.37 f
  U54/ZN (NOR3_X4)                         0.06       0.43 r
  U114/ZN (AND3_X4)                        0.07       0.50 r
  U52/ZN (AND3_X2)                         0.05       0.54 r
  U87/ZN (AND3_X4)                         0.06       0.60 r
  U11/Z (XOR2_X2)                          0.07       0.67 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U58/ZN (NOR3_X4)                         0.03       0.34 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.47 r
  U54/ZN (NOR3_X4)                         0.02       0.49 f
  U114/ZN (AND3_X4)                        0.08       0.57 f
  U7/ZN (AND2_X2)                          0.06       0.63 f
  U6/Z (XOR2_X2)                           0.04       0.67 r
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U58/ZN (NOR3_X4)                         0.03       0.33 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.46 r
  U54/ZN (NOR3_X4)                         0.02       0.48 f
  U114/ZN (AND3_X4)                        0.08       0.56 f
  U90/ZN (AND3_X4)                         0.06       0.63 f
  U8/Z (XOR2_X2)                           0.04       0.67 r
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U58/ZN (NOR3_X4)                         0.03       0.35 f
  U102/ZN (NAND3_X2)                       0.06       0.41 r
  U56/ZN (NOR3_X4)                         0.03       0.44 f
  U82/ZN (NAND3_X4)                        0.03       0.48 r
  U54/ZN (NOR3_X4)                         0.02       0.50 f
  U114/ZN (AND3_X4)                        0.08       0.58 f
  U5/Z (XOR2_X2)                           0.08       0.66 f
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.17       0.17 r
  U60/ZN (NOR3_X4)                         0.04       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.35 r
  U56/ZN (NOR3_X4)                         0.03       0.38 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U90/ZN (AND3_X4)                         0.06       0.58 f
  U8/Z (XOR2_X2)                           0.08       0.66 f
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U102/ZN (NAND3_X2)                       0.04       0.42 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.51 f
  U54/ZN (NOR3_X4)                         0.06       0.57 r
  U106/Z (XOR2_X1)                         0.09       0.66 r
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.24 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.33 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.43 r
  U82/ZN (NAND3_X4)                        0.04       0.47 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U5/Z (XOR2_X2)                           0.07       0.67 r
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.67 r
  data arrival time                                   0.67

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.13       0.13 r
  U83/ZN (NAND3_X2)                        0.04       0.17 f
  U58/ZN (NOR3_X4)                         0.06       0.22 r
  U102/ZN (NAND3_X2)                       0.04       0.27 f
  U56/ZN (NOR3_X4)                         0.05       0.32 r
  U82/ZN (NAND3_X4)                        0.04       0.36 f
  U54/ZN (NOR3_X4)                         0.06       0.42 r
  U114/ZN (AND3_X4)                        0.07       0.49 r
  U52/ZN (AND3_X2)                         0.05       0.53 r
  U87/ZN (AND3_X4)                         0.06       0.59 r
  U13/ZN (AND2_X2)                         0.05       0.64 r
  U12/Z (XOR2_X2)                          0.02       0.66 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.13       0.13 r
  U83/ZN (NAND3_X2)                        0.04       0.17 f
  U58/ZN (NOR3_X4)                         0.06       0.22 r
  U102/ZN (NAND3_X2)                       0.04       0.27 f
  U56/ZN (NOR3_X4)                         0.05       0.32 r
  U82/ZN (NAND3_X4)                        0.04       0.36 f
  U54/ZN (NOR3_X4)                         0.06       0.42 r
  U114/ZN (AND3_X4)                        0.07       0.49 r
  U52/ZN (AND3_X2)                         0.05       0.53 r
  U87/ZN (AND3_X4)                         0.06       0.59 r
  U86/ZN (AND3_X4)                         0.05       0.64 r
  U15/Z (XOR2_X2)                          0.02       0.66 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.18       0.18 r
  U58/ZN (NOR3_X4)                         0.04       0.22 f
  U102/ZN (NAND3_X2)                       0.06       0.28 r
  U56/ZN (NOR3_X4)                         0.03       0.31 f
  U82/ZN (NAND3_X4)                        0.03       0.35 r
  U54/ZN (NOR3_X4)                         0.02       0.37 f
  U114/ZN (AND3_X4)                        0.08       0.45 f
  U52/ZN (AND3_X2)                         0.05       0.50 f
  U87/ZN (AND3_X4)                         0.06       0.56 f
  U86/ZN (AND3_X4)                         0.06       0.62 f
  U15/Z (XOR2_X2)                          0.04       0.66 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.14       0.14 r
  U76/ZN (NOR3_X4)                         0.02       0.16 f
  U84/ZN (NAND3_X4)                        0.03       0.19 r
  U60/ZN (NOR3_X4)                         0.02       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U7/ZN (AND2_X2)                          0.06       0.58 f
  U6/Z (XOR2_X2)                           0.08       0.66 f
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.06       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U7/ZN (AND2_X2)                          0.06       0.58 f
  U6/Z (XOR2_X2)                           0.08       0.66 f
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.11       0.11 f
  U60/ZN (NOR3_X4)                         0.07       0.18 r
  U83/ZN (NAND3_X2)                        0.04       0.22 f
  U58/ZN (NOR3_X4)                         0.06       0.28 r
  U102/ZN (NAND3_X2)                       0.04       0.32 f
  U56/ZN (NOR3_X4)                         0.05       0.37 r
  U82/ZN (NAND3_X4)                        0.04       0.41 f
  U54/ZN (NOR3_X4)                         0.06       0.47 r
  U114/ZN (AND3_X4)                        0.07       0.54 r
  U90/ZN (AND3_X4)                         0.06       0.59 r
  U8/Z (XOR2_X2)                           0.07       0.66 r
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U104/ZN (NOR2_X1)                        0.06       0.58 r
  U44/Z (XOR2_X2)                          0.08       0.66 r
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.18       0.18 r
  U58/ZN (NOR3_X4)                         0.04       0.22 f
  U102/ZN (NAND3_X2)                       0.06       0.28 r
  U56/ZN (NOR3_X4)                         0.03       0.31 f
  U82/ZN (NAND3_X4)                        0.03       0.35 r
  U54/ZN (NOR3_X4)                         0.02       0.37 f
  U114/ZN (AND3_X4)                        0.08       0.45 f
  U52/ZN (AND3_X2)                         0.05       0.50 f
  U87/ZN (AND3_X4)                         0.06       0.56 f
  U13/ZN (AND2_X2)                         0.06       0.62 f
  U12/Z (XOR2_X2)                          0.04       0.66 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U58/ZN (NOR3_X4)                         0.03       0.33 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.46 r
  U54/ZN (NOR3_X4)                         0.02       0.48 f
  U114/ZN (AND3_X4)                        0.08       0.56 f
  U7/ZN (AND2_X2)                          0.06       0.62 f
  U6/Z (XOR2_X2)                           0.04       0.66 r
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.14       0.14 r
  U102/ZN (NAND3_X2)                       0.04       0.18 f
  U56/ZN (NOR3_X4)                         0.05       0.23 r
  U82/ZN (NAND3_X4)                        0.04       0.27 f
  U54/ZN (NOR3_X4)                         0.06       0.33 r
  U114/ZN (AND3_X4)                        0.07       0.40 r
  U52/ZN (AND3_X2)                         0.05       0.45 r
  U87/ZN (AND3_X4)                         0.06       0.50 r
  U50/ZN (AND3_X2)                         0.05       0.55 r
  U78/ZN (NAND2_X2)                        0.02       0.57 f
  U103/Z (XOR2_X1)                         0.08       0.66 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.05       0.24 r
  U58/ZN (NOR3_X4)                         0.03       0.27 f
  U102/ZN (NAND3_X2)                       0.06       0.34 r
  U56/ZN (NOR3_X4)                         0.03       0.37 f
  U82/ZN (NAND3_X4)                        0.03       0.40 r
  U54/ZN (NOR3_X4)                         0.02       0.42 f
  U114/ZN (AND3_X4)                        0.08       0.50 f
  U52/ZN (AND3_X2)                         0.05       0.55 f
  U87/ZN (AND3_X4)                         0.06       0.62 f
  U11/Z (XOR2_X2)                          0.04       0.66 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.17       0.17 r
  U60/ZN (NOR3_X4)                         0.04       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.35 r
  U56/ZN (NOR3_X4)                         0.03       0.38 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U7/ZN (AND2_X2)                          0.06       0.58 f
  U6/Z (XOR2_X2)                           0.08       0.66 f
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U109/ZN (NAND2_X1)                       0.03       0.61 f
  U3/ZN (XNOR2_X2)                         0.05       0.66 r
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U104/ZN (NOR2_X1)                        0.06       0.58 r
  U44/Z (XOR2_X2)                          0.08       0.66 r
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.13       0.13 r
  U83/ZN (NAND3_X2)                        0.04       0.17 f
  U58/ZN (NOR3_X4)                         0.06       0.22 r
  U102/ZN (NAND3_X2)                       0.04       0.27 f
  U56/ZN (NOR3_X4)                         0.05       0.32 r
  U82/ZN (NAND3_X4)                        0.04       0.36 f
  U54/ZN (NOR3_X4)                         0.06       0.42 r
  U114/ZN (AND3_X4)                        0.07       0.49 r
  U52/ZN (AND3_X2)                         0.05       0.53 r
  U87/ZN (AND3_X4)                         0.06       0.59 r
  U11/Z (XOR2_X2)                          0.07       0.66 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U5/Z (XOR2_X2)                           0.04       0.66 r
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: ACCUM_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_16_/QN (DFFR_X1)       0.17       0.17 r
  U56/ZN (NOR3_X4)                         0.04       0.21 f
  U82/ZN (NAND3_X4)                        0.03       0.25 r
  U54/ZN (NOR3_X4)                         0.02       0.27 f
  U114/ZN (AND3_X4)                        0.08       0.35 f
  U52/ZN (AND3_X2)                         0.05       0.40 f
  U87/ZN (AND3_X4)                         0.06       0.46 f
  U50/ZN (AND3_X2)                         0.05       0.52 f
  U78/ZN (NAND2_X2)                        0.03       0.55 r
  U80/ZN (NOR2_X2)                         0.02       0.57 f
  U47/Z (XOR2_X2)                          0.08       0.66 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.66 f
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U114/ZN (AND3_X4)                        0.08       0.62 f
  U5/Z (XOR2_X2)                           0.04       0.66 r
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U109/ZN (NAND2_X1)                       0.03       0.61 f
  U3/ZN (XNOR2_X2)                         0.05       0.66 r
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: ACCUM_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_17_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.06       0.25 r
  U56/ZN (NOR3_X4)                         0.03       0.28 f
  U82/ZN (NAND3_X4)                        0.03       0.32 r
  U54/ZN (NOR3_X4)                         0.02       0.34 f
  U114/ZN (AND3_X4)                        0.08       0.42 f
  U52/ZN (AND3_X2)                         0.05       0.47 f
  U87/ZN (AND3_X4)                         0.06       0.53 f
  U50/ZN (AND3_X2)                         0.05       0.59 f
  U78/ZN (NAND2_X2)                        0.03       0.62 r
  U103/Z (XOR2_X1)                         0.03       0.65 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U58/ZN (NOR3_X4)                         0.03       0.34 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.47 r
  U54/ZN (NOR3_X4)                         0.02       0.49 f
  U114/ZN (AND3_X4)                        0.08       0.57 f
  U5/Z (XOR2_X2)                           0.08       0.65 f
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: ACCUM_REG_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_14_/Q (DFFR_X1)        0.22       0.22 f
  U82/ZN (NAND3_X4)                        0.04       0.26 r
  U54/ZN (NOR3_X4)                         0.02       0.28 f
  U114/ZN (AND3_X4)                        0.08       0.36 f
  U52/ZN (AND3_X2)                         0.05       0.41 f
  U87/ZN (AND3_X4)                         0.06       0.48 f
  U50/ZN (AND3_X2)                         0.05       0.53 f
  U78/ZN (NAND2_X2)                        0.03       0.56 r
  U103/Z (XOR2_X1)                         0.09       0.65 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: ACCUM_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_19_/QN (DFFR_X1)       0.14       0.14 r
  U58/ZN (NOR3_X4)                         0.02       0.16 f
  U102/ZN (NAND3_X2)                       0.06       0.22 r
  U56/ZN (NOR3_X4)                         0.03       0.25 f
  U82/ZN (NAND3_X4)                        0.03       0.29 r
  U54/ZN (NOR3_X4)                         0.02       0.31 f
  U114/ZN (AND3_X4)                        0.08       0.39 f
  U52/ZN (AND3_X2)                         0.05       0.44 f
  U87/ZN (AND3_X4)                         0.06       0.50 f
  U50/ZN (AND3_X2)                         0.05       0.56 f
  U78/ZN (NAND2_X2)                        0.03       0.59 r
  U80/ZN (NOR2_X2)                         0.02       0.61 f
  U47/Z (XOR2_X2)                          0.04       0.66 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.11       0.11 f
  U60/ZN (NOR3_X4)                         0.07       0.18 r
  U83/ZN (NAND3_X2)                        0.04       0.22 f
  U58/ZN (NOR3_X4)                         0.06       0.28 r
  U102/ZN (NAND3_X2)                       0.04       0.32 f
  U56/ZN (NOR3_X4)                         0.05       0.37 r
  U82/ZN (NAND3_X4)                        0.04       0.41 f
  U54/ZN (NOR3_X4)                         0.06       0.47 r
  U114/ZN (AND3_X4)                        0.07       0.54 r
  U7/ZN (AND2_X2)                          0.05       0.59 r
  U6/Z (XOR2_X2)                           0.07       0.66 r
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: ACCUM_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_19_/QN (DFFR_X1)       0.09       0.09 f
  U58/ZN (NOR3_X4)                         0.04       0.13 r
  U102/ZN (NAND3_X2)                       0.04       0.18 f
  U56/ZN (NOR3_X4)                         0.05       0.23 r
  U82/ZN (NAND3_X4)                        0.04       0.27 f
  U54/ZN (NOR3_X4)                         0.06       0.33 r
  U114/ZN (AND3_X4)                        0.07       0.40 r
  U52/ZN (AND3_X2)                         0.05       0.44 r
  U87/ZN (AND3_X4)                         0.06       0.50 r
  U50/ZN (AND3_X2)                         0.05       0.55 r
  U78/ZN (NAND2_X2)                        0.02       0.57 f
  U103/Z (XOR2_X1)                         0.08       0.65 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.11       0.11 f
  U60/ZN (NOR3_X4)                         0.07       0.18 r
  U83/ZN (NAND3_X2)                        0.04       0.22 f
  U58/ZN (NOR3_X4)                         0.06       0.28 r
  U102/ZN (NAND3_X2)                       0.04       0.32 f
  U56/ZN (NOR3_X4)                         0.05       0.37 r
  U82/ZN (NAND3_X4)                        0.04       0.41 f
  U54/ZN (NOR3_X4)                         0.06       0.47 r
  U114/ZN (AND3_X4)                        0.07       0.54 r
  U90/ZN (AND3_X4)                         0.06       0.59 r
  U10/ZN (NAND2_X2)                        0.02       0.61 f
  U9/ZN (XNOR2_X2)                         0.04       0.66 r
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: ACCUM_REG_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_13_/Q (DFFR_X1)        0.21       0.21 f
  U82/ZN (NAND3_X4)                        0.04       0.24 r
  U54/ZN (NOR3_X4)                         0.02       0.27 f
  U114/ZN (AND3_X4)                        0.08       0.35 f
  U52/ZN (AND3_X2)                         0.05       0.40 f
  U87/ZN (AND3_X4)                         0.06       0.46 f
  U50/ZN (AND3_X2)                         0.05       0.51 f
  U78/ZN (NAND2_X2)                        0.03       0.55 r
  U80/ZN (NOR2_X2)                         0.02       0.57 f
  U47/Z (XOR2_X2)                          0.08       0.65 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U109/ZN (NAND2_X1)                       0.05       0.59 r
  U3/ZN (XNOR2_X2)                         0.07       0.66 r
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U102/ZN (NAND3_X2)                       0.04       0.42 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.51 f
  U104/ZN (NOR2_X1)                        0.06       0.58 r
  U44/Z (XOR2_X2)                          0.08       0.66 r
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U109/ZN (NAND2_X1)                       0.05       0.59 r
  U3/ZN (XNOR2_X2)                         0.07       0.66 r
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.05       0.24 r
  U58/ZN (NOR3_X4)                         0.03       0.27 f
  U102/ZN (NAND3_X2)                       0.06       0.34 r
  U56/ZN (NOR3_X4)                         0.03       0.37 f
  U82/ZN (NAND3_X4)                        0.03       0.40 r
  U54/ZN (NOR3_X4)                         0.02       0.42 f
  U114/ZN (AND3_X4)                        0.08       0.50 f
  U90/ZN (AND3_X4)                         0.06       0.57 f
  U10/ZN (NAND2_X2)                        0.03       0.59 r
  U9/ZN (XNOR2_X2)                         0.06       0.66 r
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.07       0.27 r
  U56/ZN (NOR3_X4)                         0.03       0.30 f
  U82/ZN (NAND3_X4)                        0.03       0.34 r
  U54/ZN (NOR3_X4)                         0.02       0.36 f
  U114/ZN (AND3_X4)                        0.08       0.44 f
  U52/ZN (AND3_X2)                         0.05       0.49 f
  U87/ZN (AND3_X4)                         0.06       0.55 f
  U86/ZN (AND3_X4)                         0.06       0.61 f
  U15/Z (XOR2_X2)                          0.04       0.65 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U102/ZN (NAND3_X2)                       0.04       0.42 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.51 f
  U54/ZN (NOR3_X4)                         0.06       0.57 r
  U109/ZN (NAND2_X1)                       0.03       0.61 f
  U3/ZN (XNOR2_X2)                         0.05       0.66 r
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.66 r
  data arrival time                                   0.66

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U58/ZN (NOR3_X4)                         0.06       0.35 r
  U102/ZN (NAND3_X2)                       0.04       0.40 f
  U56/ZN (NOR3_X4)                         0.05       0.45 r
  U82/ZN (NAND3_X4)                        0.04       0.49 f
  U54/ZN (NOR3_X4)                         0.06       0.55 r
  U109/ZN (NAND2_X1)                       0.03       0.58 f
  U3/ZN (XNOR2_X2)                         0.07       0.65 f
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: ACCUM_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_17_/Q (DFFR_X1)        0.13       0.13 r
  U102/ZN (NAND3_X2)                       0.04       0.17 f
  U56/ZN (NOR3_X4)                         0.05       0.22 r
  U82/ZN (NAND3_X4)                        0.04       0.26 f
  U54/ZN (NOR3_X4)                         0.06       0.32 r
  U114/ZN (AND3_X4)                        0.07       0.39 r
  U52/ZN (AND3_X2)                         0.05       0.44 r
  U87/ZN (AND3_X4)                         0.06       0.49 r
  U50/ZN (AND3_X2)                         0.05       0.54 r
  U78/ZN (NAND2_X2)                        0.02       0.56 f
  U103/Z (XOR2_X1)                         0.08       0.65 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.07       0.27 r
  U56/ZN (NOR3_X4)                         0.03       0.30 f
  U82/ZN (NAND3_X4)                        0.03       0.34 r
  U54/ZN (NOR3_X4)                         0.02       0.36 f
  U114/ZN (AND3_X4)                        0.08       0.44 f
  U52/ZN (AND3_X2)                         0.05       0.49 f
  U87/ZN (AND3_X4)                         0.06       0.55 f
  U13/ZN (AND2_X2)                         0.06       0.61 f
  U12/Z (XOR2_X2)                          0.04       0.65 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.05       0.24 r
  U58/ZN (NOR3_X4)                         0.03       0.27 f
  U102/ZN (NAND3_X2)                       0.06       0.34 r
  U56/ZN (NOR3_X4)                         0.03       0.37 f
  U82/ZN (NAND3_X4)                        0.03       0.40 r
  U54/ZN (NOR3_X4)                         0.02       0.42 f
  U114/ZN (AND3_X4)                        0.08       0.50 f
  U90/ZN (AND3_X4)                         0.06       0.57 f
  U8/Z (XOR2_X2)                           0.08       0.65 f
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.18       0.18 r
  U58/ZN (NOR3_X4)                         0.04       0.22 f
  U102/ZN (NAND3_X2)                       0.06       0.28 r
  U56/ZN (NOR3_X4)                         0.03       0.31 f
  U82/ZN (NAND3_X4)                        0.03       0.35 r
  U54/ZN (NOR3_X4)                         0.02       0.37 f
  U114/ZN (AND3_X4)                        0.08       0.45 f
  U52/ZN (AND3_X2)                         0.05       0.50 f
  U87/ZN (AND3_X4)                         0.06       0.56 f
  U11/Z (XOR2_X2)                          0.08       0.64 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U58/ZN (NOR3_X4)                         0.03       0.33 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.46 r
  U54/ZN (NOR3_X4)                         0.02       0.48 f
  U114/ZN (AND3_X4)                        0.08       0.56 f
  U5/Z (XOR2_X2)                           0.08       0.64 f
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.09       0.09 f
  U60/ZN (NOR3_X4)                         0.06       0.15 r
  U83/ZN (NAND3_X2)                        0.04       0.19 f
  U58/ZN (NOR3_X4)                         0.06       0.25 r
  U102/ZN (NAND3_X2)                       0.04       0.29 f
  U56/ZN (NOR3_X4)                         0.05       0.34 r
  U82/ZN (NAND3_X4)                        0.04       0.38 f
  U54/ZN (NOR3_X4)                         0.06       0.44 r
  U114/ZN (AND3_X4)                        0.07       0.51 r
  U90/ZN (AND3_X4)                         0.06       0.56 r
  U10/ZN (NAND2_X2)                        0.02       0.58 f
  U9/ZN (XNOR2_X2)                         0.06       0.65 f
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.65 f
  data arrival time                                   0.65

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.09       0.09 f
  U76/ZN (NOR3_X4)                         0.04       0.13 r
  U84/ZN (NAND3_X4)                        0.03       0.17 f
  U60/ZN (NOR3_X4)                         0.04       0.21 r
  U83/ZN (NAND3_X2)                        0.04       0.25 f
  U58/ZN (NOR3_X4)                         0.06       0.31 r
  U102/ZN (NAND3_X2)                       0.04       0.35 f
  U56/ZN (NOR3_X4)                         0.05       0.40 r
  U82/ZN (NAND3_X4)                        0.04       0.44 f
  U54/ZN (NOR3_X4)                         0.06       0.50 r
  U114/ZN (AND3_X4)                        0.07       0.57 r
  U90/ZN (AND3_X4)                         0.06       0.62 r
  U8/Z (XOR2_X2)                           0.02       0.64 f
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: ACCUM_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_16_/QN (DFFR_X1)       0.11       0.11 f
  U56/ZN (NOR3_X4)                         0.08       0.19 r
  U82/ZN (NAND3_X4)                        0.04       0.23 f
  U54/ZN (NOR3_X4)                         0.06       0.29 r
  U114/ZN (AND3_X4)                        0.07       0.36 r
  U52/ZN (AND3_X2)                         0.05       0.40 r
  U87/ZN (AND3_X4)                         0.06       0.46 r
  U50/ZN (AND3_X2)                         0.05       0.51 r
  U78/ZN (NAND2_X2)                        0.02       0.53 f
  U80/ZN (NOR2_X2)                         0.04       0.58 r
  U47/Z (XOR2_X2)                          0.07       0.65 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.65 r
  data arrival time                                   0.65

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.14       0.14 r
  U102/ZN (NAND3_X2)                       0.04       0.18 f
  U56/ZN (NOR3_X4)                         0.05       0.23 r
  U82/ZN (NAND3_X4)                        0.04       0.27 f
  U54/ZN (NOR3_X4)                         0.06       0.33 r
  U114/ZN (AND3_X4)                        0.07       0.40 r
  U52/ZN (AND3_X2)                         0.05       0.45 r
  U87/ZN (AND3_X4)                         0.06       0.50 r
  U50/ZN (AND3_X2)                         0.05       0.55 r
  U78/ZN (NAND2_X2)                        0.02       0.57 f
  U80/ZN (NOR2_X2)                         0.04       0.62 r
  U47/Z (XOR2_X2)                          0.02       0.64 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: ACCUM_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_19_/QN (DFFR_X1)       0.14       0.14 r
  U58/ZN (NOR3_X4)                         0.02       0.16 f
  U102/ZN (NAND3_X2)                       0.06       0.22 r
  U56/ZN (NOR3_X4)                         0.03       0.25 f
  U82/ZN (NAND3_X4)                        0.03       0.29 r
  U54/ZN (NOR3_X4)                         0.02       0.31 f
  U114/ZN (AND3_X4)                        0.08       0.39 f
  U52/ZN (AND3_X2)                         0.05       0.44 f
  U87/ZN (AND3_X4)                         0.06       0.50 f
  U86/ZN (AND3_X4)                         0.06       0.56 f
  U15/Z (XOR2_X2)                          0.08       0.64 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: ACCUM_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_19_/QN (DFFR_X1)       0.14       0.14 r
  U58/ZN (NOR3_X4)                         0.02       0.16 f
  U102/ZN (NAND3_X2)                       0.06       0.22 r
  U56/ZN (NOR3_X4)                         0.03       0.25 f
  U82/ZN (NAND3_X4)                        0.03       0.29 r
  U54/ZN (NOR3_X4)                         0.02       0.31 f
  U114/ZN (AND3_X4)                        0.08       0.39 f
  U52/ZN (AND3_X2)                         0.05       0.44 f
  U87/ZN (AND3_X4)                         0.06       0.50 f
  U13/ZN (AND2_X2)                         0.06       0.56 f
  U12/Z (XOR2_X2)                          0.08       0.64 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U58/ZN (NOR3_X4)                         0.06       0.35 r
  U102/ZN (NAND3_X2)                       0.04       0.40 f
  U56/ZN (NOR3_X4)                         0.05       0.45 r
  U82/ZN (NAND3_X4)                        0.04       0.49 f
  U54/ZN (NOR3_X4)                         0.06       0.55 r
  U114/ZN (AND3_X4)                        0.07       0.62 r
  U5/Z (XOR2_X2)                           0.02       0.64 f
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.05       0.24 r
  U58/ZN (NOR3_X4)                         0.03       0.27 f
  U102/ZN (NAND3_X2)                       0.06       0.34 r
  U56/ZN (NOR3_X4)                         0.03       0.37 f
  U82/ZN (NAND3_X4)                        0.03       0.40 r
  U54/ZN (NOR3_X4)                         0.02       0.42 f
  U114/ZN (AND3_X4)                        0.08       0.50 f
  U7/ZN (AND2_X2)                          0.06       0.56 f
  U6/Z (XOR2_X2)                           0.08       0.64 f
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.09       0.09 f
  U76/ZN (NOR3_X4)                         0.04       0.13 r
  U84/ZN (NAND3_X4)                        0.03       0.17 f
  U60/ZN (NOR3_X4)                         0.04       0.21 r
  U83/ZN (NAND3_X2)                        0.04       0.25 f
  U58/ZN (NOR3_X4)                         0.06       0.31 r
  U102/ZN (NAND3_X2)                       0.04       0.35 f
  U56/ZN (NOR3_X4)                         0.05       0.40 r
  U82/ZN (NAND3_X4)                        0.04       0.44 f
  U54/ZN (NOR3_X4)                         0.06       0.50 r
  U114/ZN (AND3_X4)                        0.07       0.57 r
  U7/ZN (AND2_X2)                          0.05       0.62 r
  U6/Z (XOR2_X2)                           0.02       0.64 f
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: ACCUM_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_16_/QN (DFFR_X1)       0.17       0.17 r
  U56/ZN (NOR3_X4)                         0.04       0.21 f
  U82/ZN (NAND3_X4)                        0.03       0.25 r
  U54/ZN (NOR3_X4)                         0.02       0.27 f
  U114/ZN (AND3_X4)                        0.08       0.35 f
  U52/ZN (AND3_X2)                         0.05       0.40 f
  U87/ZN (AND3_X4)                         0.06       0.46 f
  U50/ZN (AND3_X2)                         0.05       0.52 f
  U78/ZN (NAND2_X2)                        0.03       0.55 r
  U103/Z (XOR2_X1)                         0.09       0.64 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U58/ZN (NOR3_X4)                         0.06       0.35 r
  U102/ZN (NAND3_X2)                       0.04       0.40 f
  U56/ZN (NOR3_X4)                         0.05       0.45 r
  U82/ZN (NAND3_X4)                        0.04       0.49 f
  U54/ZN (NOR3_X4)                         0.06       0.55 r
  U106/Z (XOR2_X1)                         0.09       0.64 r
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: ACCUM_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_19_/QN (DFFR_X1)       0.09       0.09 f
  U58/ZN (NOR3_X4)                         0.04       0.13 r
  U102/ZN (NAND3_X2)                       0.04       0.18 f
  U56/ZN (NOR3_X4)                         0.05       0.23 r
  U82/ZN (NAND3_X4)                        0.04       0.27 f
  U54/ZN (NOR3_X4)                         0.06       0.33 r
  U114/ZN (AND3_X4)                        0.07       0.40 r
  U52/ZN (AND3_X2)                         0.05       0.44 r
  U87/ZN (AND3_X4)                         0.06       0.50 r
  U50/ZN (AND3_X2)                         0.05       0.55 r
  U78/ZN (NAND2_X2)                        0.02       0.57 f
  U80/ZN (NOR2_X2)                         0.04       0.61 r
  U47/Z (XOR2_X2)                          0.02       0.64 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.14       0.14 r
  U76/ZN (NOR3_X4)                         0.02       0.16 f
  U84/ZN (NAND3_X4)                        0.03       0.19 r
  U60/ZN (NOR3_X4)                         0.02       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U90/ZN (AND3_X4)                         0.06       0.58 f
  U10/ZN (NAND2_X2)                        0.03       0.61 r
  U9/ZN (XNOR2_X2)                         0.02       0.64 f
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.09       0.09 f
  U60/ZN (NOR3_X4)                         0.06       0.15 r
  U83/ZN (NAND3_X2)                        0.04       0.19 f
  U58/ZN (NOR3_X4)                         0.06       0.25 r
  U102/ZN (NAND3_X2)                       0.04       0.29 f
  U56/ZN (NOR3_X4)                         0.05       0.34 r
  U82/ZN (NAND3_X4)                        0.04       0.38 f
  U54/ZN (NOR3_X4)                         0.06       0.44 r
  U114/ZN (AND3_X4)                        0.07       0.51 r
  U52/ZN (AND3_X2)                         0.05       0.55 r
  U87/ZN (AND3_X4)                         0.06       0.61 r
  U11/Z (XOR2_X2)                          0.02       0.64 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.06       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U90/ZN (AND3_X4)                         0.06       0.58 f
  U10/ZN (NAND2_X2)                        0.03       0.61 r
  U9/ZN (XNOR2_X2)                         0.02       0.64 f
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.14       0.14 r
  U102/ZN (NAND3_X2)                       0.04       0.18 f
  U56/ZN (NOR3_X4)                         0.05       0.23 r
  U82/ZN (NAND3_X4)                        0.04       0.27 f
  U54/ZN (NOR3_X4)                         0.06       0.33 r
  U114/ZN (AND3_X4)                        0.07       0.40 r
  U52/ZN (AND3_X2)                         0.05       0.45 r
  U87/ZN (AND3_X4)                         0.06       0.50 r
  U50/ZN (AND3_X2)                         0.05       0.55 r
  U78/ZN (NAND2_X2)                        0.02       0.57 f
  U103/Z (XOR2_X1)                         0.06       0.64 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.34 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.44 r
  U82/ZN (NAND3_X4)                        0.04       0.48 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U109/ZN (NAND2_X1)                       0.03       0.57 f
  U3/ZN (XNOR2_X2)                         0.07       0.64 f
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.07       0.27 r
  U56/ZN (NOR3_X4)                         0.03       0.30 f
  U82/ZN (NAND3_X4)                        0.03       0.34 r
  U54/ZN (NOR3_X4)                         0.02       0.36 f
  U114/ZN (AND3_X4)                        0.08       0.44 f
  U52/ZN (AND3_X2)                         0.05       0.49 f
  U87/ZN (AND3_X4)                         0.06       0.55 f
  U11/Z (XOR2_X2)                          0.08       0.63 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.14       0.14 r
  U60/ZN (NOR3_X4)                         0.03       0.17 f
  U83/ZN (NAND3_X2)                        0.05       0.22 r
  U58/ZN (NOR3_X4)                         0.03       0.25 f
  U102/ZN (NAND3_X2)                       0.06       0.32 r
  U56/ZN (NOR3_X4)                         0.03       0.35 f
  U82/ZN (NAND3_X4)                        0.03       0.38 r
  U54/ZN (NOR3_X4)                         0.02       0.40 f
  U114/ZN (AND3_X4)                        0.08       0.48 f
  U52/ZN (AND3_X2)                         0.05       0.53 f
  U87/ZN (AND3_X4)                         0.06       0.60 f
  U11/Z (XOR2_X2)                          0.04       0.64 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: ACCUM_REG_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_13_/Q (DFFR_X1)        0.21       0.21 f
  U82/ZN (NAND3_X4)                        0.04       0.24 r
  U54/ZN (NOR3_X4)                         0.02       0.27 f
  U114/ZN (AND3_X4)                        0.08       0.35 f
  U52/ZN (AND3_X2)                         0.05       0.40 f
  U87/ZN (AND3_X4)                         0.06       0.46 f
  U50/ZN (AND3_X2)                         0.05       0.51 f
  U78/ZN (NAND2_X2)                        0.03       0.55 r
  U103/Z (XOR2_X1)                         0.09       0.64 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.17       0.17 r
  U60/ZN (NOR3_X4)                         0.04       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.35 r
  U56/ZN (NOR3_X4)                         0.03       0.38 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U90/ZN (AND3_X4)                         0.06       0.58 f
  U10/ZN (NAND2_X2)                        0.03       0.61 r
  U9/ZN (XNOR2_X2)                         0.02       0.64 f
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.64 f
  data arrival time                                   0.64

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.09       0.09 f
  U76/ZN (NOR3_X4)                         0.04       0.13 r
  U84/ZN (NAND3_X4)                        0.03       0.17 f
  U60/ZN (NOR3_X4)                         0.04       0.21 r
  U83/ZN (NAND3_X2)                        0.04       0.25 f
  U58/ZN (NOR3_X4)                         0.06       0.31 r
  U102/ZN (NAND3_X2)                       0.04       0.35 f
  U56/ZN (NOR3_X4)                         0.05       0.40 r
  U82/ZN (NAND3_X4)                        0.04       0.44 f
  U54/ZN (NOR3_X4)                         0.06       0.50 r
  U114/ZN (AND3_X4)                        0.07       0.57 r
  U5/Z (XOR2_X2)                           0.07       0.64 r
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: ACCUM_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_17_/Q (DFFR_X1)        0.13       0.13 r
  U102/ZN (NAND3_X2)                       0.04       0.17 f
  U56/ZN (NOR3_X4)                         0.05       0.22 r
  U82/ZN (NAND3_X4)                        0.04       0.26 f
  U54/ZN (NOR3_X4)                         0.06       0.32 r
  U114/ZN (AND3_X4)                        0.07       0.39 r
  U52/ZN (AND3_X2)                         0.05       0.44 r
  U87/ZN (AND3_X4)                         0.06       0.49 r
  U50/ZN (AND3_X2)                         0.05       0.54 r
  U78/ZN (NAND2_X2)                        0.02       0.56 f
  U80/ZN (NOR2_X2)                         0.04       0.61 r
  U47/Z (XOR2_X2)                          0.02       0.63 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.14       0.14 r
  U83/ZN (NAND3_X2)                        0.04       0.18 f
  U58/ZN (NOR3_X4)                         0.06       0.23 r
  U102/ZN (NAND3_X2)                       0.04       0.28 f
  U56/ZN (NOR3_X4)                         0.05       0.33 r
  U82/ZN (NAND3_X4)                        0.04       0.37 f
  U54/ZN (NOR3_X4)                         0.06       0.43 r
  U114/ZN (AND3_X4)                        0.07       0.50 r
  U90/ZN (AND3_X4)                         0.06       0.55 r
  U10/ZN (NAND2_X2)                        0.02       0.57 f
  U9/ZN (XNOR2_X2)                         0.06       0.63 f
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U58/ZN (NOR3_X4)                         0.03       0.36 f
  U102/ZN (NAND3_X2)                       0.06       0.43 r
  U56/ZN (NOR3_X4)                         0.03       0.46 f
  U82/ZN (NAND3_X4)                        0.03       0.49 r
  U54/ZN (NOR3_X4)                         0.02       0.51 f
  U114/ZN (AND3_X4)                        0.08       0.59 f
  U5/Z (XOR2_X2)                           0.04       0.64 r
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: ACCUM_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_19_/QN (DFFR_X1)       0.09       0.09 f
  U58/ZN (NOR3_X4)                         0.04       0.13 r
  U102/ZN (NAND3_X2)                       0.04       0.18 f
  U56/ZN (NOR3_X4)                         0.05       0.23 r
  U82/ZN (NAND3_X4)                        0.04       0.27 f
  U54/ZN (NOR3_X4)                         0.06       0.33 r
  U114/ZN (AND3_X4)                        0.07       0.40 r
  U52/ZN (AND3_X2)                         0.05       0.44 r
  U87/ZN (AND3_X4)                         0.06       0.50 r
  U50/ZN (AND3_X2)                         0.05       0.55 r
  U78/ZN (NAND2_X2)                        0.02       0.57 f
  U103/Z (XOR2_X1)                         0.06       0.63 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: ACCUM_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_17_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.06       0.25 r
  U56/ZN (NOR3_X4)                         0.03       0.28 f
  U82/ZN (NAND3_X4)                        0.03       0.32 r
  U54/ZN (NOR3_X4)                         0.02       0.34 f
  U114/ZN (AND3_X4)                        0.08       0.42 f
  U52/ZN (AND3_X2)                         0.05       0.47 f
  U87/ZN (AND3_X4)                         0.06       0.53 f
  U86/ZN (AND3_X4)                         0.06       0.59 f
  U15/Z (XOR2_X2)                          0.04       0.63 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.09       0.09 f
  U60/ZN (NOR3_X4)                         0.06       0.15 r
  U83/ZN (NAND3_X2)                        0.04       0.19 f
  U58/ZN (NOR3_X4)                         0.06       0.25 r
  U102/ZN (NAND3_X2)                       0.04       0.29 f
  U56/ZN (NOR3_X4)                         0.05       0.34 r
  U82/ZN (NAND3_X4)                        0.04       0.38 f
  U54/ZN (NOR3_X4)                         0.06       0.44 r
  U114/ZN (AND3_X4)                        0.07       0.51 r
  U90/ZN (AND3_X4)                         0.06       0.56 r
  U8/Z (XOR2_X2)                           0.07       0.63 r
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.14       0.14 r
  U60/ZN (NOR3_X4)                         0.03       0.17 f
  U83/ZN (NAND3_X2)                        0.05       0.22 r
  U58/ZN (NOR3_X4)                         0.03       0.25 f
  U102/ZN (NAND3_X2)                       0.06       0.32 r
  U56/ZN (NOR3_X4)                         0.03       0.35 f
  U82/ZN (NAND3_X4)                        0.03       0.38 r
  U54/ZN (NOR3_X4)                         0.02       0.40 f
  U114/ZN (AND3_X4)                        0.08       0.48 f
  U90/ZN (AND3_X4)                         0.06       0.54 f
  U10/ZN (NAND2_X2)                        0.03       0.57 r
  U9/ZN (XNOR2_X2)                         0.06       0.64 r
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.64 r
  data arrival time                                   0.64

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.34 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.44 r
  U82/ZN (NAND3_X4)                        0.04       0.48 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U5/Z (XOR2_X2)                           0.02       0.63 f
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: ACCUM_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_17_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.06       0.25 r
  U56/ZN (NOR3_X4)                         0.03       0.28 f
  U82/ZN (NAND3_X4)                        0.03       0.32 r
  U54/ZN (NOR3_X4)                         0.02       0.34 f
  U114/ZN (AND3_X4)                        0.08       0.42 f
  U52/ZN (AND3_X2)                         0.05       0.47 f
  U87/ZN (AND3_X4)                         0.06       0.53 f
  U13/ZN (AND2_X2)                         0.06       0.59 f
  U12/Z (XOR2_X2)                          0.04       0.63 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U104/ZN (NOR2_X1)                        0.03       0.54 f
  U44/Z (XOR2_X2)                          0.09       0.63 f
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.24 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.33 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.43 r
  U82/ZN (NAND3_X4)                        0.04       0.47 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U109/ZN (NAND2_X1)                       0.03       0.56 f
  U3/ZN (XNOR2_X2)                         0.07       0.63 f
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U58/ZN (NOR3_X4)                         0.03       0.36 f
  U102/ZN (NAND3_X2)                       0.06       0.43 r
  U56/ZN (NOR3_X4)                         0.03       0.46 f
  U82/ZN (NAND3_X4)                        0.03       0.49 r
  U54/ZN (NOR3_X4)                         0.02       0.51 f
  U109/ZN (NAND2_X1)                       0.05       0.57 r
  U3/ZN (XNOR2_X2)                         0.07       0.63 r
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: ACCUM_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_17_/Q (DFFR_X1)        0.13       0.13 r
  U102/ZN (NAND3_X2)                       0.04       0.17 f
  U56/ZN (NOR3_X4)                         0.05       0.22 r
  U82/ZN (NAND3_X4)                        0.04       0.26 f
  U54/ZN (NOR3_X4)                         0.06       0.32 r
  U114/ZN (AND3_X4)                        0.07       0.39 r
  U52/ZN (AND3_X2)                         0.05       0.44 r
  U87/ZN (AND3_X4)                         0.06       0.49 r
  U50/ZN (AND3_X2)                         0.05       0.54 r
  U78/ZN (NAND2_X2)                        0.02       0.56 f
  U103/Z (XOR2_X1)                         0.06       0.63 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U104/ZN (NOR2_X1)                        0.03       0.54 f
  U44/Z (XOR2_X2)                          0.09       0.63 f
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: ACCUM_REG_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_14_/Q (DFFR_X1)        0.22       0.22 f
  U82/ZN (NAND3_X4)                        0.04       0.26 r
  U54/ZN (NOR3_X4)                         0.02       0.28 f
  U114/ZN (AND3_X4)                        0.08       0.36 f
  U52/ZN (AND3_X2)                         0.05       0.41 f
  U87/ZN (AND3_X4)                         0.06       0.48 f
  U50/ZN (AND3_X2)                         0.05       0.53 f
  U78/ZN (NAND2_X2)                        0.03       0.56 r
  U80/ZN (NOR2_X2)                         0.02       0.59 f
  U47/Z (XOR2_X2)                          0.04       0.63 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.34 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.44 r
  U82/ZN (NAND3_X4)                        0.04       0.48 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U106/Z (XOR2_X1)                         0.09       0.63 r
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.12       0.12 f
  U58/ZN (NOR3_X4)                         0.07       0.19 r
  U102/ZN (NAND3_X2)                       0.04       0.23 f
  U56/ZN (NOR3_X4)                         0.05       0.28 r
  U82/ZN (NAND3_X4)                        0.04       0.32 f
  U54/ZN (NOR3_X4)                         0.06       0.38 r
  U114/ZN (AND3_X4)                        0.07       0.45 r
  U52/ZN (AND3_X2)                         0.05       0.50 r
  U87/ZN (AND3_X4)                         0.06       0.55 r
  U13/ZN (AND2_X2)                         0.05       0.60 r
  U12/Z (XOR2_X2)                          0.02       0.63 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.63 f
  data arrival time                                   0.63

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.14       0.14 r
  U60/ZN (NOR3_X4)                         0.03       0.17 f
  U83/ZN (NAND3_X2)                        0.05       0.22 r
  U58/ZN (NOR3_X4)                         0.03       0.25 f
  U102/ZN (NAND3_X2)                       0.06       0.32 r
  U56/ZN (NOR3_X4)                         0.03       0.35 f
  U82/ZN (NAND3_X4)                        0.03       0.38 r
  U54/ZN (NOR3_X4)                         0.02       0.40 f
  U114/ZN (AND3_X4)                        0.08       0.48 f
  U90/ZN (AND3_X4)                         0.06       0.54 f
  U8/Z (XOR2_X2)                           0.08       0.62 f
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U58/ZN (NOR3_X4)                         0.06       0.35 r
  U102/ZN (NAND3_X2)                       0.04       0.40 f
  U56/ZN (NOR3_X4)                         0.05       0.45 r
  U82/ZN (NAND3_X4)                        0.04       0.49 f
  U104/ZN (NOR2_X1)                        0.06       0.55 r
  U44/Z (XOR2_X2)                          0.08       0.63 r
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.12       0.12 f
  U58/ZN (NOR3_X4)                         0.07       0.19 r
  U102/ZN (NAND3_X2)                       0.04       0.23 f
  U56/ZN (NOR3_X4)                         0.05       0.28 r
  U82/ZN (NAND3_X4)                        0.04       0.32 f
  U54/ZN (NOR3_X4)                         0.06       0.38 r
  U114/ZN (AND3_X4)                        0.07       0.45 r
  U52/ZN (AND3_X2)                         0.05       0.50 r
  U87/ZN (AND3_X4)                         0.06       0.55 r
  U86/ZN (AND3_X4)                         0.05       0.60 r
  U15/Z (XOR2_X2)                          0.02       0.62 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.14       0.14 r
  U83/ZN (NAND3_X2)                        0.04       0.18 f
  U58/ZN (NOR3_X4)                         0.06       0.23 r
  U102/ZN (NAND3_X2)                       0.04       0.28 f
  U56/ZN (NOR3_X4)                         0.05       0.33 r
  U82/ZN (NAND3_X4)                        0.04       0.37 f
  U54/ZN (NOR3_X4)                         0.06       0.43 r
  U114/ZN (AND3_X4)                        0.07       0.50 r
  U52/ZN (AND3_X2)                         0.05       0.54 r
  U87/ZN (AND3_X4)                         0.06       0.60 r
  U11/Z (XOR2_X2)                          0.02       0.62 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: ACCUM_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_19_/QN (DFFR_X1)       0.14       0.14 r
  U58/ZN (NOR3_X4)                         0.02       0.16 f
  U102/ZN (NAND3_X2)                       0.06       0.22 r
  U56/ZN (NOR3_X4)                         0.03       0.25 f
  U82/ZN (NAND3_X4)                        0.03       0.29 r
  U54/ZN (NOR3_X4)                         0.02       0.31 f
  U114/ZN (AND3_X4)                        0.08       0.39 f
  U52/ZN (AND3_X2)                         0.05       0.44 f
  U87/ZN (AND3_X4)                         0.06       0.50 f
  U50/ZN (AND3_X2)                         0.05       0.56 f
  U78/ZN (NAND2_X2)                        0.03       0.59 r
  U103/Z (XOR2_X1)                         0.03       0.62 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U58/ZN (NOR3_X4)                         0.06       0.35 r
  U102/ZN (NAND3_X2)                       0.04       0.40 f
  U56/ZN (NOR3_X4)                         0.05       0.45 r
  U82/ZN (NAND3_X4)                        0.04       0.49 f
  U54/ZN (NOR3_X4)                         0.06       0.55 r
  U109/ZN (NAND2_X1)                       0.03       0.58 f
  U3/ZN (XNOR2_X2)                         0.05       0.63 r
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U106/Z (XOR2_X1)                         0.08       0.62 f
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.09       0.09 f
  U60/ZN (NOR3_X4)                         0.06       0.15 r
  U83/ZN (NAND3_X2)                        0.04       0.19 f
  U58/ZN (NOR3_X4)                         0.06       0.25 r
  U102/ZN (NAND3_X2)                       0.04       0.29 f
  U56/ZN (NOR3_X4)                         0.05       0.34 r
  U82/ZN (NAND3_X4)                        0.04       0.38 f
  U54/ZN (NOR3_X4)                         0.06       0.44 r
  U114/ZN (AND3_X4)                        0.07       0.51 r
  U7/ZN (AND2_X2)                          0.05       0.56 r
  U6/Z (XOR2_X2)                           0.07       0.63 r
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.14       0.14 r
  U76/ZN (NOR3_X4)                         0.02       0.16 f
  U84/ZN (NAND3_X4)                        0.03       0.19 r
  U60/ZN (NOR3_X4)                         0.02       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U90/ZN (AND3_X4)                         0.06       0.58 f
  U8/Z (XOR2_X2)                           0.04       0.63 r
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.06       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U90/ZN (AND3_X4)                         0.06       0.58 f
  U8/Z (XOR2_X2)                           0.04       0.63 r
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.13       0.13 r
  U83/ZN (NAND3_X2)                        0.04       0.17 f
  U58/ZN (NOR3_X4)                         0.06       0.22 r
  U102/ZN (NAND3_X2)                       0.04       0.27 f
  U56/ZN (NOR3_X4)                         0.05       0.32 r
  U82/ZN (NAND3_X4)                        0.04       0.36 f
  U54/ZN (NOR3_X4)                         0.06       0.42 r
  U114/ZN (AND3_X4)                        0.07       0.49 r
  U90/ZN (AND3_X4)                         0.06       0.54 r
  U10/ZN (NAND2_X2)                        0.02       0.56 f
  U9/ZN (XNOR2_X2)                         0.06       0.62 f
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.09       0.09 f
  U60/ZN (NOR3_X4)                         0.06       0.15 r
  U83/ZN (NAND3_X2)                        0.04       0.19 f
  U58/ZN (NOR3_X4)                         0.06       0.25 r
  U102/ZN (NAND3_X2)                       0.04       0.29 f
  U56/ZN (NOR3_X4)                         0.05       0.34 r
  U82/ZN (NAND3_X4)                        0.04       0.38 f
  U54/ZN (NOR3_X4)                         0.06       0.44 r
  U114/ZN (AND3_X4)                        0.07       0.51 r
  U90/ZN (AND3_X4)                         0.06       0.56 r
  U10/ZN (NAND2_X2)                        0.02       0.58 f
  U9/ZN (XNOR2_X2)                         0.04       0.63 r
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U106/Z (XOR2_X1)                         0.08       0.62 f
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.17       0.17 r
  U60/ZN (NOR3_X4)                         0.04       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.35 r
  U56/ZN (NOR3_X4)                         0.03       0.38 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U90/ZN (AND3_X4)                         0.06       0.58 f
  U8/Z (XOR2_X2)                           0.04       0.63 r
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.12       0.12 f
  U58/ZN (NOR3_X4)                         0.07       0.19 r
  U102/ZN (NAND3_X2)                       0.04       0.23 f
  U56/ZN (NOR3_X4)                         0.05       0.28 r
  U82/ZN (NAND3_X4)                        0.04       0.32 f
  U54/ZN (NOR3_X4)                         0.06       0.38 r
  U114/ZN (AND3_X4)                        0.07       0.45 r
  U52/ZN (AND3_X2)                         0.05       0.50 r
  U87/ZN (AND3_X4)                         0.06       0.55 r
  U11/Z (XOR2_X2)                          0.07       0.63 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U109/ZN (NAND2_X1)                       0.05       0.59 r
  U3/ZN (XNOR2_X2)                         0.03       0.62 f
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U58/ZN (NOR3_X4)                         0.03       0.35 f
  U102/ZN (NAND3_X2)                       0.06       0.41 r
  U56/ZN (NOR3_X4)                         0.03       0.44 f
  U82/ZN (NAND3_X4)                        0.03       0.48 r
  U54/ZN (NOR3_X4)                         0.02       0.50 f
  U114/ZN (AND3_X4)                        0.08       0.58 f
  U5/Z (XOR2_X2)                           0.04       0.63 r
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.63 r
  data arrival time                                   0.63

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.24 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.33 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.43 r
  U82/ZN (NAND3_X4)                        0.04       0.47 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U114/ZN (AND3_X4)                        0.07       0.60 r
  U5/Z (XOR2_X2)                           0.02       0.62 f
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U109/ZN (NAND2_X1)                       0.05       0.59 r
  U3/ZN (XNOR2_X2)                         0.03       0.62 f
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: ACCUM_REG_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_14_/Q (DFFR_X1)        0.16       0.16 r
  U82/ZN (NAND3_X4)                        0.04       0.21 f
  U54/ZN (NOR3_X4)                         0.06       0.26 r
  U114/ZN (AND3_X4)                        0.07       0.33 r
  U52/ZN (AND3_X2)                         0.05       0.38 r
  U87/ZN (AND3_X4)                         0.06       0.44 r
  U50/ZN (AND3_X2)                         0.05       0.48 r
  U78/ZN (NAND2_X2)                        0.02       0.51 f
  U80/ZN (NOR2_X2)                         0.04       0.55 r
  U47/Z (XOR2_X2)                          0.07       0.62 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.14       0.14 r
  U60/ZN (NOR3_X4)                         0.03       0.17 f
  U83/ZN (NAND3_X2)                        0.05       0.22 r
  U58/ZN (NOR3_X4)                         0.03       0.25 f
  U102/ZN (NAND3_X2)                       0.06       0.32 r
  U56/ZN (NOR3_X4)                         0.03       0.35 f
  U82/ZN (NAND3_X4)                        0.03       0.38 r
  U54/ZN (NOR3_X4)                         0.02       0.40 f
  U114/ZN (AND3_X4)                        0.08       0.48 f
  U7/ZN (AND2_X2)                          0.06       0.54 f
  U6/Z (XOR2_X2)                           0.08       0.62 f
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.14       0.14 r
  U102/ZN (NAND3_X2)                       0.04       0.18 f
  U56/ZN (NOR3_X4)                         0.05       0.23 r
  U82/ZN (NAND3_X4)                        0.04       0.27 f
  U54/ZN (NOR3_X4)                         0.06       0.33 r
  U114/ZN (AND3_X4)                        0.07       0.40 r
  U52/ZN (AND3_X2)                         0.05       0.45 r
  U87/ZN (AND3_X4)                         0.06       0.50 r
  U13/ZN (AND2_X2)                         0.05       0.55 r
  U12/Z (XOR2_X2)                          0.07       0.62 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.05       0.24 r
  U58/ZN (NOR3_X4)                         0.03       0.27 f
  U102/ZN (NAND3_X2)                       0.06       0.34 r
  U56/ZN (NOR3_X4)                         0.03       0.37 f
  U82/ZN (NAND3_X4)                        0.03       0.40 r
  U54/ZN (NOR3_X4)                         0.02       0.42 f
  U114/ZN (AND3_X4)                        0.08       0.50 f
  U90/ZN (AND3_X4)                         0.06       0.57 f
  U10/ZN (NAND2_X2)                        0.03       0.59 r
  U9/ZN (XNOR2_X2)                         0.02       0.62 f
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.14       0.14 r
  U102/ZN (NAND3_X2)                       0.04       0.18 f
  U56/ZN (NOR3_X4)                         0.05       0.23 r
  U82/ZN (NAND3_X4)                        0.04       0.27 f
  U54/ZN (NOR3_X4)                         0.06       0.33 r
  U114/ZN (AND3_X4)                        0.07       0.40 r
  U52/ZN (AND3_X2)                         0.05       0.45 r
  U87/ZN (AND3_X4)                         0.06       0.50 r
  U86/ZN (AND3_X4)                         0.05       0.55 r
  U15/Z (XOR2_X2)                          0.07       0.62 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.24 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.33 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.43 r
  U82/ZN (NAND3_X4)                        0.04       0.47 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U106/Z (XOR2_X1)                         0.09       0.62 r
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: ACCUM_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_17_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.06       0.25 r
  U56/ZN (NOR3_X4)                         0.03       0.28 f
  U82/ZN (NAND3_X4)                        0.03       0.32 r
  U54/ZN (NOR3_X4)                         0.02       0.34 f
  U114/ZN (AND3_X4)                        0.08       0.42 f
  U52/ZN (AND3_X2)                         0.05       0.47 f
  U87/ZN (AND3_X4)                         0.06       0.53 f
  U11/Z (XOR2_X2)                          0.08       0.62 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.14       0.14 r
  U76/ZN (NOR3_X4)                         0.02       0.16 f
  U84/ZN (NAND3_X4)                        0.03       0.19 r
  U60/ZN (NOR3_X4)                         0.02       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U7/ZN (AND2_X2)                          0.06       0.58 f
  U6/Z (XOR2_X2)                           0.04       0.62 r
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.11       0.11 f
  U60/ZN (NOR3_X4)                         0.07       0.18 r
  U83/ZN (NAND3_X2)                        0.04       0.22 f
  U58/ZN (NOR3_X4)                         0.06       0.28 r
  U102/ZN (NAND3_X2)                       0.04       0.32 f
  U56/ZN (NOR3_X4)                         0.05       0.37 r
  U82/ZN (NAND3_X4)                        0.04       0.41 f
  U54/ZN (NOR3_X4)                         0.06       0.47 r
  U114/ZN (AND3_X4)                        0.07       0.54 r
  U90/ZN (AND3_X4)                         0.06       0.59 r
  U8/Z (XOR2_X2)                           0.02       0.62 f
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: ACCUM_REG_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_14_/Q (DFFR_X1)        0.22       0.22 f
  U82/ZN (NAND3_X4)                        0.04       0.26 r
  U54/ZN (NOR3_X4)                         0.02       0.28 f
  U114/ZN (AND3_X4)                        0.08       0.36 f
  U52/ZN (AND3_X2)                         0.05       0.41 f
  U87/ZN (AND3_X4)                         0.06       0.48 f
  U86/ZN (AND3_X4)                         0.06       0.54 f
  U15/Z (XOR2_X2)                          0.08       0.62 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: ACCUM_REG_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_15_/QN (DFFR_X1)       0.14       0.14 r
  U56/ZN (NOR3_X4)                         0.03       0.17 f
  U82/ZN (NAND3_X4)                        0.03       0.21 r
  U54/ZN (NOR3_X4)                         0.02       0.23 f
  U114/ZN (AND3_X4)                        0.08       0.31 f
  U52/ZN (AND3_X2)                         0.05       0.36 f
  U87/ZN (AND3_X4)                         0.06       0.43 f
  U50/ZN (AND3_X2)                         0.05       0.48 f
  U78/ZN (NAND2_X2)                        0.03       0.51 r
  U80/ZN (NOR2_X2)                         0.02       0.54 f
  U47/Z (XOR2_X2)                          0.08       0.62 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.62 f
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.06       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U7/ZN (AND2_X2)                          0.06       0.58 f
  U6/Z (XOR2_X2)                           0.04       0.62 r
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U58/ZN (NOR3_X4)                         0.03       0.35 f
  U102/ZN (NAND3_X2)                       0.06       0.41 r
  U56/ZN (NOR3_X4)                         0.03       0.44 f
  U82/ZN (NAND3_X4)                        0.03       0.48 r
  U54/ZN (NOR3_X4)                         0.02       0.50 f
  U109/ZN (NAND2_X1)                       0.05       0.56 r
  U3/ZN (XNOR2_X2)                         0.07       0.62 r
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.14       0.14 r
  U83/ZN (NAND3_X2)                        0.04       0.18 f
  U58/ZN (NOR3_X4)                         0.06       0.23 r
  U102/ZN (NAND3_X2)                       0.04       0.28 f
  U56/ZN (NOR3_X4)                         0.05       0.33 r
  U82/ZN (NAND3_X4)                        0.04       0.37 f
  U54/ZN (NOR3_X4)                         0.06       0.43 r
  U114/ZN (AND3_X4)                        0.07       0.50 r
  U90/ZN (AND3_X4)                         0.06       0.55 r
  U8/Z (XOR2_X2)                           0.07       0.62 r
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U106/Z (XOR2_X1)                         0.03       0.61 f
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: ACCUM_REG_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_15_/QN (DFFR_X1)       0.09       0.09 f
  U56/ZN (NOR3_X4)                         0.07       0.16 r
  U82/ZN (NAND3_X4)                        0.04       0.20 f
  U54/ZN (NOR3_X4)                         0.06       0.26 r
  U114/ZN (AND3_X4)                        0.07       0.33 r
  U52/ZN (AND3_X2)                         0.05       0.37 r
  U87/ZN (AND3_X4)                         0.06       0.43 r
  U50/ZN (AND3_X2)                         0.05       0.48 r
  U78/ZN (NAND2_X2)                        0.02       0.50 f
  U80/ZN (NOR2_X2)                         0.04       0.55 r
  U47/Z (XOR2_X2)                          0.07       0.62 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: ACCUM_REG_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_14_/Q (DFFR_X1)        0.22       0.22 f
  U82/ZN (NAND3_X4)                        0.04       0.26 r
  U54/ZN (NOR3_X4)                         0.02       0.28 f
  U114/ZN (AND3_X4)                        0.08       0.36 f
  U52/ZN (AND3_X2)                         0.05       0.41 f
  U87/ZN (AND3_X4)                         0.06       0.48 f
  U13/ZN (AND2_X2)                         0.06       0.53 f
  U12/Z (XOR2_X2)                          0.08       0.61 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: ACCUM_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_16_/QN (DFFR_X1)       0.11       0.11 f
  U56/ZN (NOR3_X4)                         0.08       0.19 r
  U82/ZN (NAND3_X4)                        0.04       0.23 f
  U54/ZN (NOR3_X4)                         0.06       0.29 r
  U114/ZN (AND3_X4)                        0.07       0.36 r
  U52/ZN (AND3_X2)                         0.05       0.40 r
  U87/ZN (AND3_X4)                         0.06       0.46 r
  U50/ZN (AND3_X2)                         0.05       0.51 r
  U78/ZN (NAND2_X2)                        0.02       0.53 f
  U103/Z (XOR2_X1)                         0.08       0.61 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.17       0.17 r
  U60/ZN (NOR3_X4)                         0.04       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.35 r
  U56/ZN (NOR3_X4)                         0.03       0.38 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U7/ZN (AND2_X2)                          0.06       0.58 f
  U6/Z (XOR2_X2)                           0.04       0.62 r
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.13       0.13 r
  U83/ZN (NAND3_X2)                        0.04       0.17 f
  U58/ZN (NOR3_X4)                         0.06       0.22 r
  U102/ZN (NAND3_X2)                       0.04       0.27 f
  U56/ZN (NOR3_X4)                         0.05       0.32 r
  U82/ZN (NAND3_X4)                        0.04       0.36 f
  U54/ZN (NOR3_X4)                         0.06       0.42 r
  U114/ZN (AND3_X4)                        0.07       0.49 r
  U52/ZN (AND3_X2)                         0.05       0.53 r
  U87/ZN (AND3_X4)                         0.06       0.59 r
  U11/Z (XOR2_X2)                          0.02       0.61 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.34 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.44 r
  U82/ZN (NAND3_X4)                        0.04       0.48 f
  U104/ZN (NOR2_X1)                        0.06       0.54 r
  U44/Z (XOR2_X2)                          0.08       0.62 r
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U54/ZN (NOR3_X4)                         0.06       0.58 r
  U106/Z (XOR2_X1)                         0.03       0.61 f
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: ACCUM_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_19_/QN (DFFR_X1)       0.09       0.09 f
  U58/ZN (NOR3_X4)                         0.04       0.13 r
  U102/ZN (NAND3_X2)                       0.04       0.18 f
  U56/ZN (NOR3_X4)                         0.05       0.23 r
  U82/ZN (NAND3_X4)                        0.04       0.27 f
  U54/ZN (NOR3_X4)                         0.06       0.33 r
  U114/ZN (AND3_X4)                        0.07       0.40 r
  U52/ZN (AND3_X2)                         0.05       0.44 r
  U87/ZN (AND3_X4)                         0.06       0.50 r
  U13/ZN (AND2_X2)                         0.05       0.55 r
  U12/Z (XOR2_X2)                          0.07       0.62 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: ACCUM_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_16_/QN (DFFR_X1)       0.17       0.17 r
  U56/ZN (NOR3_X4)                         0.04       0.21 f
  U82/ZN (NAND3_X4)                        0.03       0.25 r
  U54/ZN (NOR3_X4)                         0.02       0.27 f
  U114/ZN (AND3_X4)                        0.08       0.35 f
  U52/ZN (AND3_X2)                         0.05       0.40 f
  U87/ZN (AND3_X4)                         0.06       0.46 f
  U50/ZN (AND3_X2)                         0.05       0.52 f
  U78/ZN (NAND2_X2)                        0.03       0.55 r
  U80/ZN (NOR2_X2)                         0.02       0.57 f
  U47/Z (XOR2_X2)                          0.04       0.62 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: ACCUM_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_19_/QN (DFFR_X1)       0.09       0.09 f
  U58/ZN (NOR3_X4)                         0.04       0.13 r
  U102/ZN (NAND3_X2)                       0.04       0.18 f
  U56/ZN (NOR3_X4)                         0.05       0.23 r
  U82/ZN (NAND3_X4)                        0.04       0.27 f
  U54/ZN (NOR3_X4)                         0.06       0.33 r
  U114/ZN (AND3_X4)                        0.07       0.40 r
  U52/ZN (AND3_X2)                         0.05       0.44 r
  U87/ZN (AND3_X4)                         0.06       0.50 r
  U86/ZN (AND3_X4)                         0.05       0.55 r
  U15/Z (XOR2_X2)                          0.07       0.62 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.34 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.44 r
  U82/ZN (NAND3_X4)                        0.04       0.48 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U109/ZN (NAND2_X1)                       0.03       0.57 f
  U3/ZN (XNOR2_X2)                         0.05       0.62 r
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U89/Z (BUF_X32)                          0.16       0.49 f
  U81/ZN (NOR2_X2)                         0.05       0.54 r
  U32/Z (XOR2_X2)                          0.07       0.62 r
  ACCUM_REG_out_reg_19_/D (DFFR_X1)        0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U105/Z (XOR2_X1)                         0.09       0.61 f
  ACCUM_REG_out_reg_12_/D (DFFR_X1)        0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U104/ZN (NOR2_X1)                        0.06       0.58 r
  U44/Z (XOR2_X2)                          0.03       0.61 f
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.11       0.11 f
  U60/ZN (NOR3_X4)                         0.07       0.18 r
  U83/ZN (NAND3_X2)                        0.04       0.22 f
  U58/ZN (NOR3_X4)                         0.06       0.28 r
  U102/ZN (NAND3_X2)                       0.04       0.32 f
  U56/ZN (NOR3_X4)                         0.05       0.37 r
  U82/ZN (NAND3_X4)                        0.04       0.41 f
  U54/ZN (NOR3_X4)                         0.06       0.47 r
  U114/ZN (AND3_X4)                        0.07       0.54 r
  U7/ZN (AND2_X2)                          0.05       0.59 r
  U6/Z (XOR2_X2)                           0.02       0.61 f
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.14       0.14 r
  U83/ZN (NAND3_X2)                        0.04       0.18 f
  U58/ZN (NOR3_X4)                         0.06       0.23 r
  U102/ZN (NAND3_X2)                       0.04       0.28 f
  U56/ZN (NOR3_X4)                         0.05       0.33 r
  U82/ZN (NAND3_X4)                        0.04       0.37 f
  U54/ZN (NOR3_X4)                         0.06       0.43 r
  U114/ZN (AND3_X4)                        0.07       0.50 r
  U7/ZN (AND2_X2)                          0.05       0.54 r
  U6/Z (XOR2_X2)                           0.07       0.61 r
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ACCUM_REG_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_13_/Q (DFFR_X1)        0.21       0.21 f
  U82/ZN (NAND3_X4)                        0.04       0.24 r
  U54/ZN (NOR3_X4)                         0.02       0.27 f
  U114/ZN (AND3_X4)                        0.08       0.35 f
  U52/ZN (AND3_X2)                         0.05       0.40 f
  U87/ZN (AND3_X4)                         0.06       0.46 f
  U50/ZN (AND3_X2)                         0.05       0.51 f
  U78/ZN (NAND2_X2)                        0.03       0.55 r
  U80/ZN (NOR2_X2)                         0.02       0.57 f
  U47/Z (XOR2_X2)                          0.04       0.61 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U58/ZN (NOR3_X4)                         0.03       0.34 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.47 r
  U54/ZN (NOR3_X4)                         0.02       0.49 f
  U114/ZN (AND3_X4)                        0.08       0.57 f
  U5/Z (XOR2_X2)                           0.04       0.61 r
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.14       0.14 r
  U83/ZN (NAND3_X2)                        0.04       0.18 f
  U58/ZN (NOR3_X4)                         0.06       0.23 r
  U102/ZN (NAND3_X2)                       0.04       0.28 f
  U56/ZN (NOR3_X4)                         0.05       0.33 r
  U82/ZN (NAND3_X4)                        0.04       0.37 f
  U54/ZN (NOR3_X4)                         0.06       0.43 r
  U114/ZN (AND3_X4)                        0.07       0.50 r
  U90/ZN (AND3_X4)                         0.06       0.55 r
  U10/ZN (NAND2_X2)                        0.02       0.57 f
  U9/ZN (XNOR2_X2)                         0.04       0.62 r
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.62 r
  data arrival time                                   0.62

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ACCUM_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_17_/Q (DFFR_X1)        0.13       0.13 r
  U102/ZN (NAND3_X2)                       0.04       0.17 f
  U56/ZN (NOR3_X4)                         0.05       0.22 r
  U82/ZN (NAND3_X4)                        0.04       0.26 f
  U54/ZN (NOR3_X4)                         0.06       0.32 r
  U114/ZN (AND3_X4)                        0.07       0.39 r
  U52/ZN (AND3_X2)                         0.05       0.44 r
  U87/ZN (AND3_X4)                         0.06       0.49 r
  U13/ZN (AND2_X2)                         0.05       0.54 r
  U12/Z (XOR2_X2)                          0.07       0.61 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U89/Z (BUF_X32)                          0.16       0.49 f
  U81/ZN (NOR2_X2)                         0.05       0.54 r
  U32/Z (XOR2_X2)                          0.07       0.61 r
  ACCUM_REG_out_reg_19_/D (DFFR_X1)        0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U105/Z (XOR2_X1)                         0.09       0.60 f
  ACCUM_REG_out_reg_12_/D (DFFR_X1)        0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U104/ZN (NOR2_X1)                        0.06       0.58 r
  U44/Z (XOR2_X2)                          0.03       0.61 f
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U102/ZN (NAND3_X2)                       0.04       0.42 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.51 f
  U54/ZN (NOR3_X4)                         0.06       0.57 r
  U106/Z (XOR2_X1)                         0.03       0.61 f
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.61 f
  data arrival time                                   0.61

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ACCUM_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_17_/Q (DFFR_X1)        0.13       0.13 r
  U102/ZN (NAND3_X2)                       0.04       0.17 f
  U56/ZN (NOR3_X4)                         0.05       0.22 r
  U82/ZN (NAND3_X4)                        0.04       0.26 f
  U54/ZN (NOR3_X4)                         0.06       0.32 r
  U114/ZN (AND3_X4)                        0.07       0.39 r
  U52/ZN (AND3_X2)                         0.05       0.44 r
  U87/ZN (AND3_X4)                         0.06       0.49 r
  U86/ZN (AND3_X4)                         0.05       0.54 r
  U15/Z (XOR2_X2)                          0.07       0.61 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.13       0.13 r
  U83/ZN (NAND3_X2)                        0.04       0.17 f
  U58/ZN (NOR3_X4)                         0.06       0.22 r
  U102/ZN (NAND3_X2)                       0.04       0.27 f
  U56/ZN (NOR3_X4)                         0.05       0.32 r
  U82/ZN (NAND3_X4)                        0.04       0.36 f
  U54/ZN (NOR3_X4)                         0.06       0.42 r
  U114/ZN (AND3_X4)                        0.07       0.49 r
  U90/ZN (AND3_X4)                         0.06       0.54 r
  U8/Z (XOR2_X2)                           0.07       0.61 r
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.14       0.14 r
  U76/ZN (NOR3_X4)                         0.02       0.16 f
  U84/ZN (NAND3_X4)                        0.03       0.19 r
  U60/ZN (NOR3_X4)                         0.02       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U5/Z (XOR2_X2)                           0.08       0.60 f
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.06       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U5/Z (XOR2_X2)                           0.08       0.60 f
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ACCUM_REG_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_13_/Q (DFFR_X1)        0.15       0.15 r
  U82/ZN (NAND3_X4)                        0.04       0.19 f
  U54/ZN (NOR3_X4)                         0.06       0.25 r
  U114/ZN (AND3_X4)                        0.07       0.32 r
  U52/ZN (AND3_X2)                         0.05       0.36 r
  U87/ZN (AND3_X4)                         0.06       0.42 r
  U50/ZN (AND3_X2)                         0.05       0.47 r
  U78/ZN (NAND2_X2)                        0.02       0.49 f
  U80/ZN (NOR2_X2)                         0.04       0.54 r
  U47/Z (XOR2_X2)                          0.07       0.61 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.24 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.33 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.43 r
  U82/ZN (NAND3_X4)                        0.04       0.47 f
  U104/ZN (NOR2_X1)                        0.06       0.53 r
  U44/Z (XOR2_X2)                          0.08       0.61 r
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U58/ZN (NOR3_X4)                         0.03       0.34 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.47 r
  U54/ZN (NOR3_X4)                         0.02       0.49 f
  U109/ZN (NAND2_X1)                       0.05       0.55 r
  U3/ZN (XNOR2_X2)                         0.07       0.61 r
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.11       0.11 f
  U60/ZN (NOR3_X4)                         0.07       0.18 r
  U83/ZN (NAND3_X2)                        0.04       0.22 f
  U58/ZN (NOR3_X4)                         0.06       0.28 r
  U102/ZN (NAND3_X2)                       0.04       0.32 f
  U56/ZN (NOR3_X4)                         0.05       0.37 r
  U82/ZN (NAND3_X4)                        0.04       0.41 f
  U54/ZN (NOR3_X4)                         0.06       0.47 r
  U114/ZN (AND3_X4)                        0.07       0.54 r
  U5/Z (XOR2_X2)                           0.07       0.61 r
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U58/ZN (NOR3_X4)                         0.03       0.36 f
  U102/ZN (NAND3_X2)                       0.06       0.43 r
  U56/ZN (NOR3_X4)                         0.03       0.46 f
  U82/ZN (NAND3_X4)                        0.03       0.49 r
  U104/ZN (NOR2_X1)                        0.03       0.52 f
  U44/Z (XOR2_X2)                          0.09       0.60 f
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.05       0.24 r
  U58/ZN (NOR3_X4)                         0.03       0.27 f
  U102/ZN (NAND3_X2)                       0.06       0.34 r
  U56/ZN (NOR3_X4)                         0.03       0.37 f
  U82/ZN (NAND3_X4)                        0.03       0.40 r
  U54/ZN (NOR3_X4)                         0.02       0.42 f
  U114/ZN (AND3_X4)                        0.08       0.50 f
  U90/ZN (AND3_X4)                         0.06       0.57 f
  U8/Z (XOR2_X2)                           0.04       0.61 r
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U89/Z (BUF_X32)                          0.16       0.49 f
  U81/ZN (NOR2_X2)                         0.05       0.53 r
  U32/Z (XOR2_X2)                          0.07       0.61 r
  ACCUM_REG_out_reg_19_/D (DFFR_X1)        0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U102/ZN (NAND3_X2)                       0.04       0.42 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.51 f
  U105/Z (XOR2_X1)                         0.09       0.60 f
  ACCUM_REG_out_reg_12_/D (DFFR_X1)        0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U102/ZN (NAND3_X2)                       0.04       0.42 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.51 f
  U104/ZN (NOR2_X1)                        0.06       0.58 r
  U44/Z (XOR2_X2)                          0.03       0.60 f
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.24 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.33 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.43 r
  U82/ZN (NAND3_X4)                        0.04       0.47 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U109/ZN (NAND2_X1)                       0.03       0.56 f
  U3/ZN (XNOR2_X2)                         0.05       0.61 r
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.17       0.17 r
  U60/ZN (NOR3_X4)                         0.04       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.35 r
  U56/ZN (NOR3_X4)                         0.03       0.38 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U5/Z (XOR2_X2)                           0.08       0.60 f
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ACCUM_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_16_/QN (DFFR_X1)       0.17       0.17 r
  U56/ZN (NOR3_X4)                         0.04       0.21 f
  U82/ZN (NAND3_X4)                        0.03       0.25 r
  U54/ZN (NOR3_X4)                         0.02       0.27 f
  U114/ZN (AND3_X4)                        0.08       0.35 f
  U52/ZN (AND3_X2)                         0.05       0.40 f
  U87/ZN (AND3_X4)                         0.06       0.46 f
  U86/ZN (AND3_X4)                         0.06       0.52 f
  U15/Z (XOR2_X2)                          0.08       0.60 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U106/Z (XOR2_X1)                         0.07       0.60 r
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.18       0.18 r
  U58/ZN (NOR3_X4)                         0.04       0.22 f
  U102/ZN (NAND3_X2)                       0.06       0.28 r
  U56/ZN (NOR3_X4)                         0.03       0.31 f
  U82/ZN (NAND3_X4)                        0.03       0.35 r
  U54/ZN (NOR3_X4)                         0.02       0.37 f
  U114/ZN (AND3_X4)                        0.08       0.45 f
  U52/ZN (AND3_X2)                         0.05       0.50 f
  U87/ZN (AND3_X4)                         0.06       0.56 f
  U11/Z (XOR2_X2)                          0.04       0.61 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U58/ZN (NOR3_X4)                         0.03       0.33 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.46 r
  U54/ZN (NOR3_X4)                         0.02       0.48 f
  U114/ZN (AND3_X4)                        0.08       0.56 f
  U5/Z (XOR2_X2)                           0.04       0.61 r
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U54/ZN (NOR3_X4)                         0.02       0.54 f
  U106/Z (XOR2_X1)                         0.07       0.60 r
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: ACCUM_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_16_/QN (DFFR_X1)       0.17       0.17 r
  U56/ZN (NOR3_X4)                         0.04       0.21 f
  U82/ZN (NAND3_X4)                        0.03       0.25 r
  U54/ZN (NOR3_X4)                         0.02       0.27 f
  U114/ZN (AND3_X4)                        0.08       0.35 f
  U52/ZN (AND3_X2)                         0.05       0.40 f
  U87/ZN (AND3_X4)                         0.06       0.46 f
  U13/ZN (AND2_X2)                         0.06       0.52 f
  U12/Z (XOR2_X2)                          0.08       0.60 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U105/Z (XOR2_X1)                         0.09       0.60 r
  ACCUM_REG_out_reg_12_/D (DFFR_X1)        0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: ACCUM_REG_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_15_/QN (DFFR_X1)       0.14       0.14 r
  U56/ZN (NOR3_X4)                         0.03       0.17 f
  U82/ZN (NAND3_X4)                        0.03       0.21 r
  U54/ZN (NOR3_X4)                         0.02       0.23 f
  U114/ZN (AND3_X4)                        0.08       0.31 f
  U52/ZN (AND3_X2)                         0.05       0.36 f
  U87/ZN (AND3_X4)                         0.06       0.43 f
  U50/ZN (AND3_X2)                         0.05       0.48 f
  U78/ZN (NAND2_X2)                        0.03       0.51 r
  U103/Z (XOR2_X1)                         0.09       0.60 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: ACCUM_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_19_/QN (DFFR_X1)       0.14       0.14 r
  U58/ZN (NOR3_X4)                         0.02       0.16 f
  U102/ZN (NAND3_X2)                       0.06       0.22 r
  U56/ZN (NOR3_X4)                         0.03       0.25 f
  U82/ZN (NAND3_X4)                        0.03       0.29 r
  U54/ZN (NOR3_X4)                         0.02       0.31 f
  U114/ZN (AND3_X4)                        0.08       0.39 f
  U52/ZN (AND3_X2)                         0.05       0.44 f
  U87/ZN (AND3_X4)                         0.06       0.50 f
  U86/ZN (AND3_X4)                         0.06       0.56 f
  U15/Z (XOR2_X2)                          0.04       0.61 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.09       0.09 f
  U76/ZN (NOR3_X4)                         0.04       0.13 r
  U84/ZN (NAND3_X4)                        0.03       0.17 f
  U60/ZN (NOR3_X4)                         0.04       0.21 r
  U83/ZN (NAND3_X2)                        0.04       0.25 f
  U58/ZN (NOR3_X4)                         0.06       0.31 r
  U102/ZN (NAND3_X2)                       0.04       0.35 f
  U56/ZN (NOR3_X4)                         0.05       0.40 r
  U82/ZN (NAND3_X4)                        0.04       0.44 f
  U54/ZN (NOR3_X4)                         0.06       0.50 r
  U109/ZN (NAND2_X1)                       0.03       0.53 f
  U3/ZN (XNOR2_X2)                         0.07       0.60 f
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: ACCUM_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_16_/QN (DFFR_X1)       0.11       0.11 f
  U56/ZN (NOR3_X4)                         0.08       0.19 r
  U82/ZN (NAND3_X4)                        0.04       0.23 f
  U54/ZN (NOR3_X4)                         0.06       0.29 r
  U114/ZN (AND3_X4)                        0.07       0.36 r
  U52/ZN (AND3_X2)                         0.05       0.40 r
  U87/ZN (AND3_X4)                         0.06       0.46 r
  U50/ZN (AND3_X2)                         0.05       0.51 r
  U78/ZN (NAND2_X2)                        0.02       0.53 f
  U80/ZN (NOR2_X2)                         0.04       0.58 r
  U47/Z (XOR2_X2)                          0.02       0.60 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U105/Z (XOR2_X1)                         0.09       0.60 r
  ACCUM_REG_out_reg_12_/D (DFFR_X1)        0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.13       0.13 r
  U83/ZN (NAND3_X2)                        0.04       0.17 f
  U58/ZN (NOR3_X4)                         0.06       0.22 r
  U102/ZN (NAND3_X2)                       0.04       0.27 f
  U56/ZN (NOR3_X4)                         0.05       0.32 r
  U82/ZN (NAND3_X4)                        0.04       0.36 f
  U54/ZN (NOR3_X4)                         0.06       0.42 r
  U114/ZN (AND3_X4)                        0.07       0.49 r
  U7/ZN (AND2_X2)                          0.05       0.53 r
  U6/Z (XOR2_X2)                           0.07       0.60 r
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U58/ZN (NOR3_X4)                         0.03       0.36 f
  U102/ZN (NAND3_X2)                       0.06       0.43 r
  U56/ZN (NOR3_X4)                         0.03       0.46 f
  U82/ZN (NAND3_X4)                        0.03       0.49 r
  U54/ZN (NOR3_X4)                         0.02       0.51 f
  U106/Z (XOR2_X1)                         0.08       0.60 f
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: ACCUM_REG_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_13_/Q (DFFR_X1)        0.21       0.21 f
  U82/ZN (NAND3_X4)                        0.04       0.24 r
  U54/ZN (NOR3_X4)                         0.02       0.27 f
  U114/ZN (AND3_X4)                        0.08       0.35 f
  U52/ZN (AND3_X2)                         0.05       0.40 f
  U87/ZN (AND3_X4)                         0.06       0.46 f
  U86/ZN (AND3_X4)                         0.06       0.52 f
  U15/Z (XOR2_X2)                          0.08       0.60 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.13       0.13 r
  U83/ZN (NAND3_X2)                        0.04       0.17 f
  U58/ZN (NOR3_X4)                         0.06       0.22 r
  U102/ZN (NAND3_X2)                       0.04       0.27 f
  U56/ZN (NOR3_X4)                         0.05       0.32 r
  U82/ZN (NAND3_X4)                        0.04       0.36 f
  U54/ZN (NOR3_X4)                         0.06       0.42 r
  U114/ZN (AND3_X4)                        0.07       0.49 r
  U90/ZN (AND3_X4)                         0.06       0.54 r
  U10/ZN (NAND2_X2)                        0.02       0.56 f
  U9/ZN (XNOR2_X2)                         0.04       0.61 r
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.61 r
  data arrival time                                   0.61

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: ACCUM_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_19_/QN (DFFR_X1)       0.14       0.14 r
  U58/ZN (NOR3_X4)                         0.02       0.16 f
  U102/ZN (NAND3_X2)                       0.06       0.22 r
  U56/ZN (NOR3_X4)                         0.03       0.25 f
  U82/ZN (NAND3_X4)                        0.03       0.29 r
  U54/ZN (NOR3_X4)                         0.02       0.31 f
  U114/ZN (AND3_X4)                        0.08       0.39 f
  U52/ZN (AND3_X2)                         0.05       0.44 f
  U87/ZN (AND3_X4)                         0.06       0.50 f
  U13/ZN (AND2_X2)                         0.06       0.56 f
  U12/Z (XOR2_X2)                          0.04       0.60 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U58/ZN (NOR3_X4)                         0.03       0.33 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.46 r
  U54/ZN (NOR3_X4)                         0.02       0.48 f
  U109/ZN (NAND2_X1)                       0.05       0.54 r
  U3/ZN (XNOR2_X2)                         0.07       0.60 r
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: ACCUM_REG_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_13_/Q (DFFR_X1)        0.21       0.21 f
  U82/ZN (NAND3_X4)                        0.04       0.24 r
  U54/ZN (NOR3_X4)                         0.02       0.27 f
  U114/ZN (AND3_X4)                        0.08       0.35 f
  U52/ZN (AND3_X2)                         0.05       0.40 f
  U87/ZN (AND3_X4)                         0.06       0.46 f
  U13/ZN (AND2_X2)                         0.06       0.52 f
  U12/Z (XOR2_X2)                          0.08       0.60 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: ACCUM_REG_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_14_/Q (DFFR_X1)        0.22       0.22 f
  U82/ZN (NAND3_X4)                        0.04       0.26 r
  U54/ZN (NOR3_X4)                         0.02       0.28 f
  U114/ZN (AND3_X4)                        0.08       0.36 f
  U52/ZN (AND3_X2)                         0.05       0.41 f
  U87/ZN (AND3_X4)                         0.06       0.48 f
  U50/ZN (AND3_X2)                         0.05       0.53 f
  U78/ZN (NAND2_X2)                        0.03       0.56 r
  U103/Z (XOR2_X1)                         0.03       0.60 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.05       0.24 r
  U58/ZN (NOR3_X4)                         0.03       0.27 f
  U102/ZN (NAND3_X2)                       0.06       0.34 r
  U56/ZN (NOR3_X4)                         0.03       0.37 f
  U82/ZN (NAND3_X4)                        0.03       0.40 r
  U54/ZN (NOR3_X4)                         0.02       0.42 f
  U114/ZN (AND3_X4)                        0.08       0.50 f
  U7/ZN (AND2_X2)                          0.06       0.56 f
  U6/Z (XOR2_X2)                           0.04       0.60 r
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.14       0.14 r
  U60/ZN (NOR3_X4)                         0.03       0.17 f
  U83/ZN (NAND3_X2)                        0.05       0.22 r
  U58/ZN (NOR3_X4)                         0.03       0.25 f
  U102/ZN (NAND3_X2)                       0.06       0.32 r
  U56/ZN (NOR3_X4)                         0.03       0.35 f
  U82/ZN (NAND3_X4)                        0.03       0.38 r
  U54/ZN (NOR3_X4)                         0.02       0.40 f
  U114/ZN (AND3_X4)                        0.08       0.48 f
  U90/ZN (AND3_X4)                         0.06       0.54 f
  U10/ZN (NAND2_X2)                        0.03       0.57 r
  U9/ZN (XNOR2_X2)                         0.02       0.60 f
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U58/ZN (NOR3_X4)                         0.03       0.36 f
  U102/ZN (NAND3_X2)                       0.06       0.43 r
  U56/ZN (NOR3_X4)                         0.03       0.46 f
  U82/ZN (NAND3_X4)                        0.03       0.49 r
  U54/ZN (NOR3_X4)                         0.02       0.51 f
  U109/ZN (NAND2_X1)                       0.05       0.57 r
  U3/ZN (XNOR2_X2)                         0.03       0.60 f
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.60 f
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.18       0.18 r
  U58/ZN (NOR3_X4)                         0.04       0.22 f
  U102/ZN (NAND3_X2)                       0.06       0.28 r
  U56/ZN (NOR3_X4)                         0.03       0.31 f
  U82/ZN (NAND3_X4)                        0.03       0.35 r
  U54/ZN (NOR3_X4)                         0.02       0.37 f
  U114/ZN (AND3_X4)                        0.08       0.45 f
  U90/ZN (AND3_X4)                         0.06       0.51 f
  U10/ZN (NAND2_X2)                        0.03       0.54 r
  U9/ZN (XNOR2_X2)                         0.06       0.60 r
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U111/ZN (NAND2_X1)                       0.06       0.54 r
  U41/ZN (XNOR2_X2)                        0.07       0.60 r
  ACCUM_REG_out_reg_13_/D (DFFR_X1)        0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U111/ZN (NAND2_X1)                       0.06       0.53 r
  U41/ZN (XNOR2_X2)                        0.07       0.60 r
  ACCUM_REG_out_reg_13_/D (DFFR_X1)        0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: ACCUM_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_16_/QN (DFFR_X1)       0.11       0.11 f
  U56/ZN (NOR3_X4)                         0.08       0.19 r
  U82/ZN (NAND3_X4)                        0.04       0.23 f
  U54/ZN (NOR3_X4)                         0.06       0.29 r
  U114/ZN (AND3_X4)                        0.07       0.36 r
  U52/ZN (AND3_X2)                         0.05       0.40 r
  U87/ZN (AND3_X4)                         0.06       0.46 r
  U50/ZN (AND3_X2)                         0.05       0.51 r
  U78/ZN (NAND2_X2)                        0.02       0.53 f
  U103/Z (XOR2_X1)                         0.06       0.59 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.18       0.18 r
  U58/ZN (NOR3_X4)                         0.04       0.22 f
  U102/ZN (NAND3_X2)                       0.06       0.28 r
  U56/ZN (NOR3_X4)                         0.03       0.31 f
  U82/ZN (NAND3_X4)                        0.03       0.35 r
  U54/ZN (NOR3_X4)                         0.02       0.37 f
  U114/ZN (AND3_X4)                        0.08       0.45 f
  U90/ZN (AND3_X4)                         0.06       0.51 f
  U8/Z (XOR2_X2)                           0.08       0.59 f
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U58/ZN (NOR3_X4)                         0.03       0.35 f
  U102/ZN (NAND3_X2)                       0.06       0.41 r
  U56/ZN (NOR3_X4)                         0.03       0.44 f
  U82/ZN (NAND3_X4)                        0.03       0.48 r
  U104/ZN (NOR2_X1)                        0.03       0.51 f
  U44/Z (XOR2_X2)                          0.09       0.59 f
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.07       0.27 r
  U56/ZN (NOR3_X4)                         0.03       0.30 f
  U82/ZN (NAND3_X4)                        0.03       0.34 r
  U54/ZN (NOR3_X4)                         0.02       0.36 f
  U114/ZN (AND3_X4)                        0.08       0.44 f
  U52/ZN (AND3_X2)                         0.05       0.49 f
  U87/ZN (AND3_X4)                         0.06       0.55 f
  U11/Z (XOR2_X2)                          0.04       0.60 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.09       0.09 f
  U76/ZN (NOR3_X4)                         0.04       0.13 r
  U84/ZN (NAND3_X4)                        0.03       0.17 f
  U60/ZN (NOR3_X4)                         0.04       0.21 r
  U83/ZN (NAND3_X2)                        0.04       0.25 f
  U58/ZN (NOR3_X4)                         0.06       0.31 r
  U102/ZN (NAND3_X2)                       0.04       0.35 f
  U56/ZN (NOR3_X4)                         0.05       0.40 r
  U82/ZN (NAND3_X4)                        0.04       0.44 f
  U54/ZN (NOR3_X4)                         0.06       0.50 r
  U114/ZN (AND3_X4)                        0.07       0.57 r
  U5/Z (XOR2_X2)                           0.02       0.59 f
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U111/ZN (NAND2_X1)                       0.04       0.52 f
  U41/ZN (XNOR2_X2)                        0.07       0.59 f
  ACCUM_REG_out_reg_13_/D (DFFR_X1)        0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: ACCUM_REG_out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_12_/QN (DFFR_X1)       0.17       0.17 r
  U54/ZN (NOR3_X4)                         0.04       0.21 f
  U114/ZN (AND3_X4)                        0.08       0.29 f
  U52/ZN (AND3_X2)                         0.05       0.34 f
  U87/ZN (AND3_X4)                         0.06       0.40 f
  U50/ZN (AND3_X2)                         0.05       0.45 f
  U78/ZN (NAND2_X2)                        0.03       0.49 r
  U80/ZN (NOR2_X2)                         0.02       0.51 f
  U47/Z (XOR2_X2)                          0.08       0.59 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.09       0.09 f
  U76/ZN (NOR3_X4)                         0.04       0.13 r
  U84/ZN (NAND3_X4)                        0.03       0.17 f
  U60/ZN (NOR3_X4)                         0.04       0.21 r
  U83/ZN (NAND3_X2)                        0.04       0.25 f
  U58/ZN (NOR3_X4)                         0.06       0.31 r
  U102/ZN (NAND3_X2)                       0.04       0.35 f
  U56/ZN (NOR3_X4)                         0.05       0.40 r
  U82/ZN (NAND3_X4)                        0.04       0.44 f
  U54/ZN (NOR3_X4)                         0.06       0.50 r
  U106/Z (XOR2_X1)                         0.09       0.59 r
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U111/ZN (NAND2_X1)                       0.04       0.52 f
  U41/ZN (XNOR2_X2)                        0.07       0.59 f
  ACCUM_REG_out_reg_13_/D (DFFR_X1)        0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U105/Z (XOR2_X1)                         0.07       0.59 r
  ACCUM_REG_out_reg_12_/D (DFFR_X1)        0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: ACCUM_REG_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_14_/Q (DFFR_X1)        0.16       0.16 r
  U82/ZN (NAND3_X4)                        0.04       0.21 f
  U54/ZN (NOR3_X4)                         0.06       0.26 r
  U114/ZN (AND3_X4)                        0.07       0.33 r
  U52/ZN (AND3_X2)                         0.05       0.38 r
  U87/ZN (AND3_X4)                         0.06       0.44 r
  U50/ZN (AND3_X2)                         0.05       0.48 r
  U78/ZN (NAND2_X2)                        0.02       0.51 f
  U103/Z (XOR2_X1)                         0.08       0.59 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U58/ZN (NOR3_X4)                         0.03       0.35 f
  U102/ZN (NAND3_X2)                       0.06       0.41 r
  U56/ZN (NOR3_X4)                         0.03       0.44 f
  U82/ZN (NAND3_X4)                        0.03       0.48 r
  U54/ZN (NOR3_X4)                         0.02       0.50 f
  U106/Z (XOR2_X1)                         0.08       0.59 f
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.12       0.12 f
  U58/ZN (NOR3_X4)                         0.07       0.19 r
  U102/ZN (NAND3_X2)                       0.04       0.23 f
  U56/ZN (NOR3_X4)                         0.05       0.28 r
  U82/ZN (NAND3_X4)                        0.04       0.32 f
  U54/ZN (NOR3_X4)                         0.06       0.38 r
  U114/ZN (AND3_X4)                        0.07       0.45 r
  U90/ZN (AND3_X4)                         0.06       0.51 r
  U10/ZN (NAND2_X2)                        0.02       0.53 f
  U9/ZN (XNOR2_X2)                         0.06       0.59 f
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U89/Z (BUF_X32)                          0.16       0.49 f
  U30/Z (XOR2_X2)                          0.09       0.58 f
  ACCUM_REG_out_reg_20_/D (DFFR_X1)        0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: ACCUM_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_19_/QN (DFFR_X1)       0.14       0.14 r
  U58/ZN (NOR3_X4)                         0.02       0.16 f
  U102/ZN (NAND3_X2)                       0.06       0.22 r
  U56/ZN (NOR3_X4)                         0.03       0.25 f
  U82/ZN (NAND3_X4)                        0.03       0.29 r
  U54/ZN (NOR3_X4)                         0.02       0.31 f
  U114/ZN (AND3_X4)                        0.08       0.39 f
  U52/ZN (AND3_X2)                         0.05       0.44 f
  U87/ZN (AND3_X4)                         0.06       0.50 f
  U11/Z (XOR2_X2)                          0.08       0.59 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.09       0.09 f
  U60/ZN (NOR3_X4)                         0.06       0.15 r
  U83/ZN (NAND3_X2)                        0.04       0.19 f
  U58/ZN (NOR3_X4)                         0.06       0.25 r
  U102/ZN (NAND3_X2)                       0.04       0.29 f
  U56/ZN (NOR3_X4)                         0.05       0.34 r
  U82/ZN (NAND3_X4)                        0.04       0.38 f
  U54/ZN (NOR3_X4)                         0.06       0.44 r
  U114/ZN (AND3_X4)                        0.07       0.51 r
  U90/ZN (AND3_X4)                         0.06       0.56 r
  U8/Z (XOR2_X2)                           0.02       0.59 f
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.52 f
  U105/Z (XOR2_X1)                         0.07       0.59 r
  ACCUM_REG_out_reg_12_/D (DFFR_X1)        0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U104/ZN (NOR2_X1)                        0.03       0.54 f
  U44/Z (XOR2_X2)                          0.05       0.59 r
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.05       0.24 r
  U58/ZN (NOR3_X4)                         0.03       0.27 f
  U102/ZN (NAND3_X2)                       0.06       0.34 r
  U56/ZN (NOR3_X4)                         0.03       0.37 f
  U82/ZN (NAND3_X4)                        0.03       0.40 r
  U54/ZN (NOR3_X4)                         0.02       0.42 f
  U114/ZN (AND3_X4)                        0.08       0.50 f
  U5/Z (XOR2_X2)                           0.08       0.58 f
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: ACCUM_REG_out_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_9_/Q (DFFR_X1)         0.19       0.19 f
  U114/ZN (AND3_X4)                        0.09       0.28 f
  U52/ZN (AND3_X2)                         0.05       0.33 f
  U87/ZN (AND3_X4)                         0.06       0.40 f
  U50/ZN (AND3_X2)                         0.05       0.45 f
  U78/ZN (NAND2_X2)                        0.03       0.48 r
  U80/ZN (NOR2_X2)                         0.02       0.50 f
  U47/Z (XOR2_X2)                          0.08       0.59 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.18       0.18 r
  U58/ZN (NOR3_X4)                         0.04       0.22 f
  U102/ZN (NAND3_X2)                       0.06       0.28 r
  U56/ZN (NOR3_X4)                         0.03       0.31 f
  U82/ZN (NAND3_X4)                        0.03       0.35 r
  U54/ZN (NOR3_X4)                         0.02       0.37 f
  U114/ZN (AND3_X4)                        0.08       0.45 f
  U7/ZN (AND2_X2)                          0.06       0.51 f
  U6/Z (XOR2_X2)                           0.08       0.59 f
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U104/ZN (NOR2_X1)                        0.03       0.54 f
  U44/Z (XOR2_X2)                          0.05       0.59 r
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.07       0.27 r
  U56/ZN (NOR3_X4)                         0.03       0.30 f
  U82/ZN (NAND3_X4)                        0.03       0.34 r
  U54/ZN (NOR3_X4)                         0.02       0.36 f
  U114/ZN (AND3_X4)                        0.08       0.44 f
  U90/ZN (AND3_X4)                         0.06       0.50 f
  U10/ZN (NAND2_X2)                        0.03       0.53 r
  U9/ZN (XNOR2_X2)                         0.06       0.59 r
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U89/Z (BUF_X32)                          0.16       0.49 f
  U30/Z (XOR2_X2)                          0.09       0.58 f
  ACCUM_REG_out_reg_20_/D (DFFR_X1)        0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: ACCUM_REG_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_15_/QN (DFFR_X1)       0.09       0.09 f
  U56/ZN (NOR3_X4)                         0.07       0.16 r
  U82/ZN (NAND3_X4)                        0.04       0.20 f
  U54/ZN (NOR3_X4)                         0.06       0.26 r
  U114/ZN (AND3_X4)                        0.07       0.33 r
  U52/ZN (AND3_X2)                         0.05       0.37 r
  U87/ZN (AND3_X4)                         0.06       0.43 r
  U50/ZN (AND3_X2)                         0.05       0.48 r
  U78/ZN (NAND2_X2)                        0.02       0.50 f
  U103/Z (XOR2_X1)                         0.08       0.58 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U58/ZN (NOR3_X4)                         0.03       0.35 f
  U102/ZN (NAND3_X2)                       0.06       0.41 r
  U56/ZN (NOR3_X4)                         0.03       0.44 f
  U82/ZN (NAND3_X4)                        0.03       0.48 r
  U54/ZN (NOR3_X4)                         0.02       0.50 f
  U109/ZN (NAND2_X1)                       0.05       0.56 r
  U3/ZN (XNOR2_X2)                         0.03       0.59 f
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.59 f
  data arrival time                                   0.59

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U102/ZN (NAND3_X2)                       0.04       0.42 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U111/ZN (NAND2_X1)                       0.04       0.51 f
  U41/ZN (XNOR2_X2)                        0.07       0.58 f
  ACCUM_REG_out_reg_13_/D (DFFR_X1)        0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: ACCUM_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_16_/QN (DFFR_X1)       0.17       0.17 r
  U56/ZN (NOR3_X4)                         0.04       0.21 f
  U82/ZN (NAND3_X4)                        0.03       0.25 r
  U54/ZN (NOR3_X4)                         0.02       0.27 f
  U114/ZN (AND3_X4)                        0.08       0.35 f
  U52/ZN (AND3_X2)                         0.05       0.40 f
  U87/ZN (AND3_X4)                         0.06       0.46 f
  U50/ZN (AND3_X2)                         0.05       0.52 f
  U78/ZN (NAND2_X2)                        0.03       0.55 r
  U103/Z (XOR2_X1)                         0.03       0.58 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.14       0.14 r
  U60/ZN (NOR3_X4)                         0.03       0.17 f
  U83/ZN (NAND3_X2)                        0.05       0.22 r
  U58/ZN (NOR3_X4)                         0.03       0.25 f
  U102/ZN (NAND3_X2)                       0.06       0.32 r
  U56/ZN (NOR3_X4)                         0.03       0.35 f
  U82/ZN (NAND3_X4)                        0.03       0.38 r
  U54/ZN (NOR3_X4)                         0.02       0.40 f
  U114/ZN (AND3_X4)                        0.08       0.48 f
  U90/ZN (AND3_X4)                         0.06       0.54 f
  U8/Z (XOR2_X2)                           0.04       0.59 r
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U58/ZN (NOR3_X4)                         0.06       0.35 r
  U102/ZN (NAND3_X2)                       0.04       0.40 f
  U56/ZN (NOR3_X4)                         0.05       0.45 r
  U82/ZN (NAND3_X4)                        0.04       0.49 f
  U54/ZN (NOR3_X4)                         0.06       0.55 r
  U106/Z (XOR2_X1)                         0.03       0.58 f
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.07       0.27 r
  U56/ZN (NOR3_X4)                         0.03       0.30 f
  U82/ZN (NAND3_X4)                        0.03       0.34 r
  U54/ZN (NOR3_X4)                         0.02       0.36 f
  U114/ZN (AND3_X4)                        0.08       0.44 f
  U90/ZN (AND3_X4)                         0.06       0.50 f
  U8/Z (XOR2_X2)                           0.08       0.58 f
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U102/ZN (NAND3_X2)                       0.04       0.42 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U82/ZN (NAND3_X4)                        0.04       0.51 f
  U105/Z (XOR2_X1)                         0.07       0.58 r
  ACCUM_REG_out_reg_12_/D (DFFR_X1)        0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U58/ZN (NOR3_X4)                         0.03       0.34 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.47 r
  U104/ZN (NOR2_X1)                        0.03       0.50 f
  U44/Z (XOR2_X2)                          0.09       0.58 f
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.09       0.09 f
  U60/ZN (NOR3_X4)                         0.06       0.15 r
  U83/ZN (NAND3_X2)                        0.04       0.19 f
  U58/ZN (NOR3_X4)                         0.06       0.25 r
  U102/ZN (NAND3_X2)                       0.04       0.29 f
  U56/ZN (NOR3_X4)                         0.05       0.34 r
  U82/ZN (NAND3_X4)                        0.04       0.38 f
  U54/ZN (NOR3_X4)                         0.06       0.44 r
  U114/ZN (AND3_X4)                        0.07       0.51 r
  U7/ZN (AND2_X2)                          0.05       0.56 r
  U6/Z (XOR2_X2)                           0.02       0.58 f
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U89/Z (BUF_X32)                          0.16       0.49 f
  U30/Z (XOR2_X2)                          0.09       0.58 f
  ACCUM_REG_out_reg_20_/D (DFFR_X1)        0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ACCUM_REG_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_13_/Q (DFFR_X1)        0.21       0.21 f
  U82/ZN (NAND3_X4)                        0.04       0.24 r
  U54/ZN (NOR3_X4)                         0.02       0.27 f
  U114/ZN (AND3_X4)                        0.08       0.35 f
  U52/ZN (AND3_X2)                         0.05       0.40 f
  U87/ZN (AND3_X4)                         0.06       0.46 f
  U50/ZN (AND3_X2)                         0.05       0.51 f
  U78/ZN (NAND2_X2)                        0.03       0.55 r
  U103/Z (XOR2_X1)                         0.03       0.58 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U58/ZN (NOR3_X4)                         0.03       0.36 f
  U102/ZN (NAND3_X2)                       0.06       0.43 r
  U56/ZN (NOR3_X4)                         0.03       0.46 f
  U82/ZN (NAND3_X4)                        0.03       0.49 r
  U54/ZN (NOR3_X4)                         0.02       0.51 f
  U106/Z (XOR2_X1)                         0.07       0.58 r
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.12       0.12 f
  U58/ZN (NOR3_X4)                         0.07       0.19 r
  U102/ZN (NAND3_X2)                       0.04       0.23 f
  U56/ZN (NOR3_X4)                         0.05       0.28 r
  U82/ZN (NAND3_X4)                        0.04       0.32 f
  U54/ZN (NOR3_X4)                         0.06       0.38 r
  U114/ZN (AND3_X4)                        0.07       0.45 r
  U52/ZN (AND3_X2)                         0.05       0.50 r
  U87/ZN (AND3_X4)                         0.06       0.55 r
  U11/Z (XOR2_X2)                          0.02       0.58 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U89/Z (BUF_X32)                          0.16       0.46 f
  U81/ZN (NOR2_X2)                         0.05       0.51 r
  U32/Z (XOR2_X2)                          0.07       0.58 r
  ACCUM_REG_out_reg_19_/D (DFFR_X1)        0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U58/ZN (NOR3_X4)                         0.06       0.35 r
  U102/ZN (NAND3_X2)                       0.04       0.40 f
  U56/ZN (NOR3_X4)                         0.05       0.45 r
  U82/ZN (NAND3_X4)                        0.04       0.49 f
  U105/Z (XOR2_X1)                         0.09       0.57 f
  ACCUM_REG_out_reg_12_/D (DFFR_X1)        0.00       0.57 f
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U58/ZN (NOR3_X4)                         0.06       0.35 r
  U102/ZN (NAND3_X2)                       0.04       0.40 f
  U56/ZN (NOR3_X4)                         0.05       0.45 r
  U82/ZN (NAND3_X4)                        0.04       0.49 f
  U104/ZN (NOR2_X1)                        0.06       0.55 r
  U44/Z (XOR2_X2)                          0.03       0.58 f
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.09       0.09 f
  U76/ZN (NOR3_X4)                         0.04       0.13 r
  U84/ZN (NAND3_X4)                        0.03       0.17 f
  U60/ZN (NOR3_X4)                         0.04       0.21 r
  U83/ZN (NAND3_X2)                        0.04       0.25 f
  U58/ZN (NOR3_X4)                         0.06       0.31 r
  U102/ZN (NAND3_X2)                       0.04       0.35 f
  U56/ZN (NOR3_X4)                         0.05       0.40 r
  U82/ZN (NAND3_X4)                        0.04       0.44 f
  U104/ZN (NOR2_X1)                        0.06       0.50 r
  U44/Z (XOR2_X2)                          0.08       0.58 r
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U58/ZN (NOR3_X4)                         0.03       0.34 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.47 r
  U54/ZN (NOR3_X4)                         0.02       0.49 f
  U106/Z (XOR2_X1)                         0.08       0.57 f
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.57 f
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U58/ZN (NOR3_X4)                         0.03       0.36 f
  U102/ZN (NAND3_X2)                       0.06       0.43 r
  U56/ZN (NOR3_X4)                         0.03       0.46 f
  U82/ZN (NAND3_X4)                        0.03       0.49 r
  U105/Z (XOR2_X1)                         0.09       0.58 r
  ACCUM_REG_out_reg_12_/D (DFFR_X1)        0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ACCUM_REG_out_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_10_/Q (DFFR_X1)        0.20       0.20 f
  U114/ZN (AND3_X4)                        0.07       0.27 f
  U52/ZN (AND3_X2)                         0.05       0.32 f
  U87/ZN (AND3_X4)                         0.06       0.39 f
  U50/ZN (AND3_X2)                         0.05       0.44 f
  U78/ZN (NAND2_X2)                        0.03       0.47 r
  U80/ZN (NOR2_X2)                         0.02       0.50 f
  U47/Z (XOR2_X2)                          0.08       0.58 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U108/Z (XOR2_X1)                         0.09       0.58 r
  ACCUM_REG_out_reg_14_/D (DFFR_X1)        0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.14       0.14 r
  U102/ZN (NAND3_X2)                       0.04       0.18 f
  U56/ZN (NOR3_X4)                         0.05       0.23 r
  U82/ZN (NAND3_X4)                        0.04       0.27 f
  U54/ZN (NOR3_X4)                         0.06       0.33 r
  U114/ZN (AND3_X4)                        0.07       0.40 r
  U52/ZN (AND3_X2)                         0.05       0.45 r
  U87/ZN (AND3_X4)                         0.06       0.50 r
  U13/ZN (AND2_X2)                         0.05       0.55 r
  U12/Z (XOR2_X2)                          0.02       0.58 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.14       0.14 r
  U60/ZN (NOR3_X4)                         0.03       0.17 f
  U83/ZN (NAND3_X2)                        0.05       0.22 r
  U58/ZN (NOR3_X4)                         0.03       0.25 f
  U102/ZN (NAND3_X2)                       0.06       0.32 r
  U56/ZN (NOR3_X4)                         0.03       0.35 f
  U82/ZN (NAND3_X4)                        0.03       0.38 r
  U54/ZN (NOR3_X4)                         0.02       0.40 f
  U114/ZN (AND3_X4)                        0.08       0.48 f
  U7/ZN (AND2_X2)                          0.06       0.54 f
  U6/Z (XOR2_X2)                           0.04       0.58 r
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.09       0.09 f
  U60/ZN (NOR3_X4)                         0.06       0.15 r
  U83/ZN (NAND3_X2)                        0.04       0.19 f
  U58/ZN (NOR3_X4)                         0.06       0.25 r
  U102/ZN (NAND3_X2)                       0.04       0.29 f
  U56/ZN (NOR3_X4)                         0.05       0.34 r
  U82/ZN (NAND3_X4)                        0.04       0.38 f
  U54/ZN (NOR3_X4)                         0.06       0.44 r
  U114/ZN (AND3_X4)                        0.07       0.51 r
  U5/Z (XOR2_X2)                           0.07       0.58 r
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ACCUM_REG_out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_12_/QN (DFFR_X1)       0.17       0.17 r
  U54/ZN (NOR3_X4)                         0.04       0.21 f
  U114/ZN (AND3_X4)                        0.08       0.29 f
  U52/ZN (AND3_X2)                         0.05       0.34 f
  U87/ZN (AND3_X4)                         0.06       0.40 f
  U50/ZN (AND3_X2)                         0.05       0.45 f
  U78/ZN (NAND2_X2)                        0.03       0.49 r
  U103/Z (XOR2_X1)                         0.09       0.58 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.14       0.14 r
  U102/ZN (NAND3_X2)                       0.04       0.18 f
  U56/ZN (NOR3_X4)                         0.05       0.23 r
  U82/ZN (NAND3_X4)                        0.04       0.27 f
  U54/ZN (NOR3_X4)                         0.06       0.33 r
  U114/ZN (AND3_X4)                        0.07       0.40 r
  U52/ZN (AND3_X2)                         0.05       0.45 r
  U87/ZN (AND3_X4)                         0.06       0.50 r
  U86/ZN (AND3_X4)                         0.05       0.55 r
  U15/Z (XOR2_X2)                          0.02       0.58 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ACCUM_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_16_/QN (DFFR_X1)       0.11       0.11 f
  U56/ZN (NOR3_X4)                         0.08       0.19 r
  U82/ZN (NAND3_X4)                        0.04       0.23 f
  U54/ZN (NOR3_X4)                         0.06       0.29 r
  U114/ZN (AND3_X4)                        0.07       0.36 r
  U52/ZN (AND3_X2)                         0.05       0.40 r
  U87/ZN (AND3_X4)                         0.06       0.46 r
  U13/ZN (AND2_X2)                         0.05       0.51 r
  U12/Z (XOR2_X2)                          0.07       0.58 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.09       0.09 f
  U76/ZN (NOR3_X4)                         0.04       0.13 r
  U84/ZN (NAND3_X4)                        0.03       0.17 f
  U60/ZN (NOR3_X4)                         0.04       0.21 r
  U83/ZN (NAND3_X2)                        0.04       0.25 f
  U58/ZN (NOR3_X4)                         0.06       0.31 r
  U102/ZN (NAND3_X2)                       0.04       0.35 f
  U56/ZN (NOR3_X4)                         0.05       0.40 r
  U82/ZN (NAND3_X4)                        0.04       0.44 f
  U54/ZN (NOR3_X4)                         0.06       0.50 r
  U109/ZN (NAND2_X1)                       0.03       0.53 f
  U3/ZN (XNOR2_X2)                         0.05       0.58 r
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.07       0.27 r
  U56/ZN (NOR3_X4)                         0.03       0.30 f
  U82/ZN (NAND3_X4)                        0.03       0.34 r
  U54/ZN (NOR3_X4)                         0.02       0.36 f
  U114/ZN (AND3_X4)                        0.08       0.44 f
  U7/ZN (AND2_X2)                          0.06       0.50 f
  U6/Z (XOR2_X2)                           0.08       0.57 f
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.57 f
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U58/ZN (NOR3_X4)                         0.03       0.33 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.46 r
  U104/ZN (NOR2_X1)                        0.03       0.49 f
  U44/Z (XOR2_X2)                          0.09       0.57 f
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.57 f
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ACCUM_REG_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_14_/Q (DFFR_X1)        0.16       0.16 r
  U82/ZN (NAND3_X4)                        0.04       0.21 f
  U54/ZN (NOR3_X4)                         0.06       0.26 r
  U114/ZN (AND3_X4)                        0.07       0.33 r
  U52/ZN (AND3_X2)                         0.05       0.38 r
  U87/ZN (AND3_X4)                         0.06       0.44 r
  U50/ZN (AND3_X2)                         0.05       0.48 r
  U78/ZN (NAND2_X2)                        0.02       0.51 f
  U80/ZN (NOR2_X2)                         0.04       0.55 r
  U47/Z (XOR2_X2)                          0.02       0.57 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.57 f
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ACCUM_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_16_/QN (DFFR_X1)       0.11       0.11 f
  U56/ZN (NOR3_X4)                         0.08       0.19 r
  U82/ZN (NAND3_X4)                        0.04       0.23 f
  U54/ZN (NOR3_X4)                         0.06       0.29 r
  U114/ZN (AND3_X4)                        0.07       0.36 r
  U52/ZN (AND3_X2)                         0.05       0.40 r
  U87/ZN (AND3_X4)                         0.06       0.46 r
  U86/ZN (AND3_X4)                         0.05       0.51 r
  U15/Z (XOR2_X2)                          0.07       0.58 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ACCUM_REG_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_13_/Q (DFFR_X1)        0.15       0.15 r
  U82/ZN (NAND3_X4)                        0.04       0.19 f
  U54/ZN (NOR3_X4)                         0.06       0.25 r
  U114/ZN (AND3_X4)                        0.07       0.32 r
  U52/ZN (AND3_X2)                         0.05       0.36 r
  U87/ZN (AND3_X4)                         0.06       0.42 r
  U50/ZN (AND3_X2)                         0.05       0.47 r
  U78/ZN (NAND2_X2)                        0.02       0.49 f
  U103/Z (XOR2_X1)                         0.08       0.57 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.57 f
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ACCUM_REG_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_14_/Q (DFFR_X1)        0.22       0.22 f
  U82/ZN (NAND3_X4)                        0.04       0.26 r
  U54/ZN (NOR3_X4)                         0.02       0.28 f
  U114/ZN (AND3_X4)                        0.08       0.36 f
  U52/ZN (AND3_X2)                         0.05       0.41 f
  U87/ZN (AND3_X4)                         0.06       0.48 f
  U86/ZN (AND3_X4)                         0.06       0.54 f
  U15/Z (XOR2_X2)                          0.04       0.58 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ACCUM_REG_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_15_/QN (DFFR_X1)       0.14       0.14 r
  U56/ZN (NOR3_X4)                         0.03       0.17 f
  U82/ZN (NAND3_X4)                        0.03       0.21 r
  U54/ZN (NOR3_X4)                         0.02       0.23 f
  U114/ZN (AND3_X4)                        0.08       0.31 f
  U52/ZN (AND3_X2)                         0.05       0.36 f
  U87/ZN (AND3_X4)                         0.06       0.43 f
  U50/ZN (AND3_X2)                         0.05       0.48 f
  U78/ZN (NAND2_X2)                        0.03       0.51 r
  U80/ZN (NOR2_X2)                         0.02       0.54 f
  U47/Z (XOR2_X2)                          0.04       0.58 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U58/ZN (NOR3_X4)                         0.03       0.34 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.47 r
  U54/ZN (NOR3_X4)                         0.02       0.49 f
  U109/ZN (NAND2_X1)                       0.05       0.55 r
  U3/ZN (XNOR2_X2)                         0.03       0.57 f
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.57 f
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U108/Z (XOR2_X1)                         0.09       0.57 r
  ACCUM_REG_out_reg_14_/D (DFFR_X1)        0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.14       0.14 r
  U83/ZN (NAND3_X2)                        0.04       0.18 f
  U58/ZN (NOR3_X4)                         0.06       0.23 r
  U102/ZN (NAND3_X2)                       0.04       0.28 f
  U56/ZN (NOR3_X4)                         0.05       0.33 r
  U82/ZN (NAND3_X4)                        0.04       0.37 f
  U54/ZN (NOR3_X4)                         0.06       0.43 r
  U114/ZN (AND3_X4)                        0.07       0.50 r
  U90/ZN (AND3_X4)                         0.06       0.55 r
  U8/Z (XOR2_X2)                           0.02       0.57 f
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.57 f
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ACCUM_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_17_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.06       0.25 r
  U56/ZN (NOR3_X4)                         0.03       0.28 f
  U82/ZN (NAND3_X4)                        0.03       0.32 r
  U54/ZN (NOR3_X4)                         0.02       0.34 f
  U114/ZN (AND3_X4)                        0.08       0.42 f
  U52/ZN (AND3_X2)                         0.05       0.47 f
  U87/ZN (AND3_X4)                         0.06       0.53 f
  U11/Z (XOR2_X2)                          0.04       0.58 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ACCUM_REG_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_14_/Q (DFFR_X1)        0.22       0.22 f
  U82/ZN (NAND3_X4)                        0.04       0.26 r
  U54/ZN (NOR3_X4)                         0.02       0.28 f
  U114/ZN (AND3_X4)                        0.08       0.36 f
  U52/ZN (AND3_X2)                         0.05       0.41 f
  U87/ZN (AND3_X4)                         0.06       0.48 f
  U13/ZN (AND2_X2)                         0.06       0.53 f
  U12/Z (XOR2_X2)                          0.04       0.58 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U101/ZN (NOR2_X1)                        0.04       0.49 f
  U38/Z (XOR2_X2)                          0.09       0.57 f
  ACCUM_REG_out_reg_15_/D (DFFR_X1)        0.00       0.57 f
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_15_/QN (DFFR_X1)       0.09       0.09 f
  U56/ZN (NOR3_X4)                         0.07       0.16 r
  U82/ZN (NAND3_X4)                        0.04       0.20 f
  U54/ZN (NOR3_X4)                         0.06       0.26 r
  U114/ZN (AND3_X4)                        0.07       0.33 r
  U52/ZN (AND3_X2)                         0.05       0.37 r
  U87/ZN (AND3_X4)                         0.06       0.43 r
  U50/ZN (AND3_X2)                         0.05       0.48 r
  U78/ZN (NAND2_X2)                        0.02       0.50 f
  U80/ZN (NOR2_X2)                         0.04       0.55 r
  U47/Z (XOR2_X2)                          0.02       0.57 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.57 f
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U58/ZN (NOR3_X4)                         0.03       0.36 f
  U102/ZN (NAND3_X2)                       0.06       0.43 r
  U56/ZN (NOR3_X4)                         0.03       0.46 f
  U111/ZN (NAND2_X1)                       0.06       0.51 r
  U41/ZN (XNOR2_X2)                        0.07       0.58 r
  ACCUM_REG_out_reg_13_/D (DFFR_X1)        0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.11       0.11 f
  U60/ZN (NOR3_X4)                         0.07       0.18 r
  U83/ZN (NAND3_X2)                        0.04       0.22 f
  U58/ZN (NOR3_X4)                         0.06       0.28 r
  U102/ZN (NAND3_X2)                       0.04       0.32 f
  U56/ZN (NOR3_X4)                         0.05       0.37 r
  U82/ZN (NAND3_X4)                        0.04       0.41 f
  U54/ZN (NOR3_X4)                         0.06       0.47 r
  U109/ZN (NAND2_X1)                       0.03       0.50 f
  U3/ZN (XNOR2_X2)                         0.07       0.57 f
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.57 f
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_19_/QN (DFFR_X1)       0.09       0.09 f
  U58/ZN (NOR3_X4)                         0.04       0.13 r
  U102/ZN (NAND3_X2)                       0.04       0.18 f
  U56/ZN (NOR3_X4)                         0.05       0.23 r
  U82/ZN (NAND3_X4)                        0.04       0.27 f
  U54/ZN (NOR3_X4)                         0.06       0.33 r
  U114/ZN (AND3_X4)                        0.07       0.40 r
  U52/ZN (AND3_X2)                         0.05       0.44 r
  U87/ZN (AND3_X4)                         0.06       0.50 r
  U13/ZN (AND2_X2)                         0.05       0.55 r
  U12/Z (XOR2_X2)                          0.02       0.57 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.57 f
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.14       0.14 r
  U102/ZN (NAND3_X2)                       0.04       0.18 f
  U56/ZN (NOR3_X4)                         0.05       0.23 r
  U82/ZN (NAND3_X4)                        0.04       0.27 f
  U54/ZN (NOR3_X4)                         0.06       0.33 r
  U114/ZN (AND3_X4)                        0.07       0.40 r
  U52/ZN (AND3_X2)                         0.05       0.45 r
  U87/ZN (AND3_X4)                         0.06       0.50 r
  U11/Z (XOR2_X2)                          0.07       0.58 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U101/ZN (NOR2_X1)                        0.04       0.48 f
  U38/Z (XOR2_X2)                          0.09       0.57 f
  ACCUM_REG_out_reg_15_/D (DFFR_X1)        0.00       0.57 f
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.34 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.44 r
  U82/ZN (NAND3_X4)                        0.04       0.48 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U106/Z (XOR2_X1)                         0.03       0.57 f
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.57 f
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U58/ZN (NOR3_X4)                         0.03       0.33 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.46 r
  U54/ZN (NOR3_X4)                         0.02       0.48 f
  U106/Z (XOR2_X1)                         0.08       0.57 f
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.57 f
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.12       0.12 f
  U58/ZN (NOR3_X4)                         0.07       0.19 r
  U102/ZN (NAND3_X2)                       0.04       0.23 f
  U56/ZN (NOR3_X4)                         0.05       0.28 r
  U82/ZN (NAND3_X4)                        0.04       0.32 f
  U54/ZN (NOR3_X4)                         0.06       0.38 r
  U114/ZN (AND3_X4)                        0.07       0.45 r
  U90/ZN (AND3_X4)                         0.06       0.51 r
  U8/Z (XOR2_X2)                           0.07       0.58 r
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.58 r
  data arrival time                                   0.58

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_19_/QN (DFFR_X1)       0.09       0.09 f
  U58/ZN (NOR3_X4)                         0.04       0.13 r
  U102/ZN (NAND3_X2)                       0.04       0.18 f
  U56/ZN (NOR3_X4)                         0.05       0.23 r
  U82/ZN (NAND3_X4)                        0.04       0.27 f
  U54/ZN (NOR3_X4)                         0.06       0.33 r
  U114/ZN (AND3_X4)                        0.07       0.40 r
  U52/ZN (AND3_X2)                         0.05       0.44 r
  U87/ZN (AND3_X4)                         0.06       0.50 r
  U86/ZN (AND3_X4)                         0.05       0.55 r
  U15/Z (XOR2_X2)                          0.02       0.57 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.57 f
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_9_/Q (DFFR_X1)         0.19       0.19 f
  U114/ZN (AND3_X4)                        0.09       0.28 f
  U52/ZN (AND3_X2)                         0.05       0.33 f
  U87/ZN (AND3_X4)                         0.06       0.40 f
  U50/ZN (AND3_X2)                         0.05       0.45 f
  U78/ZN (NAND2_X2)                        0.03       0.48 r
  U103/Z (XOR2_X1)                         0.09       0.57 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U108/Z (XOR2_X1)                         0.08       0.56 f
  ACCUM_REG_out_reg_14_/D (DFFR_X1)        0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U102/ZN (NAND3_X2)                       0.04       0.42 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U108/Z (XOR2_X1)                         0.09       0.57 r
  ACCUM_REG_out_reg_14_/D (DFFR_X1)        0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U89/Z (BUF_X32)                          0.11       0.46 r
  U81/ZN (NOR2_X2)                         0.02       0.48 f
  U32/Z (XOR2_X2)                          0.08       0.57 f
  ACCUM_REG_out_reg_19_/D (DFFR_X1)        0.00       0.57 f
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U108/Z (XOR2_X1)                         0.08       0.56 f
  ACCUM_REG_out_reg_14_/D (DFFR_X1)        0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_14_/Q (DFFR_X1)        0.16       0.16 r
  U82/ZN (NAND3_X4)                        0.04       0.21 f
  U54/ZN (NOR3_X4)                         0.06       0.26 r
  U114/ZN (AND3_X4)                        0.07       0.33 r
  U52/ZN (AND3_X2)                         0.05       0.38 r
  U87/ZN (AND3_X4)                         0.06       0.44 r
  U50/ZN (AND3_X2)                         0.05       0.48 r
  U78/ZN (NAND2_X2)                        0.02       0.51 f
  U103/Z (XOR2_X1)                         0.06       0.57 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.14       0.14 r
  U83/ZN (NAND3_X2)                        0.04       0.18 f
  U58/ZN (NOR3_X4)                         0.06       0.23 r
  U102/ZN (NAND3_X2)                       0.04       0.28 f
  U56/ZN (NOR3_X4)                         0.05       0.33 r
  U82/ZN (NAND3_X4)                        0.04       0.37 f
  U54/ZN (NOR3_X4)                         0.06       0.43 r
  U114/ZN (AND3_X4)                        0.07       0.50 r
  U7/ZN (AND2_X2)                          0.05       0.54 r
  U6/Z (XOR2_X2)                           0.02       0.57 f
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.57 f
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U58/ZN (NOR3_X4)                         0.03       0.35 f
  U102/ZN (NAND3_X2)                       0.06       0.41 r
  U56/ZN (NOR3_X4)                         0.03       0.44 f
  U82/ZN (NAND3_X4)                        0.03       0.48 r
  U54/ZN (NOR3_X4)                         0.02       0.50 f
  U106/Z (XOR2_X1)                         0.07       0.57 r
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U89/Z (BUF_X32)                          0.11       0.46 r
  U81/ZN (NOR2_X2)                         0.02       0.48 f
  U32/Z (XOR2_X2)                          0.08       0.57 f
  ACCUM_REG_out_reg_19_/D (DFFR_X1)        0.00       0.57 f
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U58/ZN (NOR3_X4)                         0.03       0.33 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.46 r
  U54/ZN (NOR3_X4)                         0.02       0.48 f
  U109/ZN (NAND2_X1)                       0.05       0.54 r
  U3/ZN (XNOR2_X2)                         0.03       0.57 f
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.57 f
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_17_/Q (DFFR_X1)        0.13       0.13 r
  U102/ZN (NAND3_X2)                       0.04       0.17 f
  U56/ZN (NOR3_X4)                         0.05       0.22 r
  U82/ZN (NAND3_X4)                        0.04       0.26 f
  U54/ZN (NOR3_X4)                         0.06       0.32 r
  U114/ZN (AND3_X4)                        0.07       0.39 r
  U52/ZN (AND3_X2)                         0.05       0.44 r
  U87/ZN (AND3_X4)                         0.06       0.49 r
  U13/ZN (AND2_X2)                         0.05       0.54 r
  U12/Z (XOR2_X2)                          0.02       0.57 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.57 f
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_17_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.06       0.25 r
  U56/ZN (NOR3_X4)                         0.03       0.28 f
  U82/ZN (NAND3_X4)                        0.03       0.32 r
  U54/ZN (NOR3_X4)                         0.02       0.34 f
  U114/ZN (AND3_X4)                        0.08       0.42 f
  U90/ZN (AND3_X4)                         0.06       0.48 f
  U10/ZN (NAND2_X2)                        0.03       0.51 r
  U9/ZN (XNOR2_X2)                         0.06       0.57 r
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U89/Z (BUF_X32)                          0.16       0.49 f
  U81/ZN (NOR2_X2)                         0.05       0.54 r
  U32/Z (XOR2_X2)                          0.02       0.57 f
  ACCUM_REG_out_reg_19_/D (DFFR_X1)        0.00       0.57 f
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U89/Z (BUF_X32)                          0.16       0.45 f
  U81/ZN (NOR2_X2)                         0.05       0.50 r
  U32/Z (XOR2_X2)                          0.07       0.57 r
  ACCUM_REG_out_reg_19_/D (DFFR_X1)        0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.34 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.44 r
  U82/ZN (NAND3_X4)                        0.04       0.48 f
  U105/Z (XOR2_X1)                         0.09       0.56 f
  ACCUM_REG_out_reg_12_/D (DFFR_X1)        0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.34 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.44 r
  U82/ZN (NAND3_X4)                        0.04       0.48 f
  U104/ZN (NOR2_X1)                        0.06       0.54 r
  U44/Z (XOR2_X2)                          0.03       0.57 f
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.57 f
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_17_/Q (DFFR_X1)        0.13       0.13 r
  U102/ZN (NAND3_X2)                       0.04       0.17 f
  U56/ZN (NOR3_X4)                         0.05       0.22 r
  U82/ZN (NAND3_X4)                        0.04       0.26 f
  U54/ZN (NOR3_X4)                         0.06       0.32 r
  U114/ZN (AND3_X4)                        0.07       0.39 r
  U52/ZN (AND3_X2)                         0.05       0.44 r
  U87/ZN (AND3_X4)                         0.06       0.49 r
  U86/ZN (AND3_X4)                         0.05       0.54 r
  U15/Z (XOR2_X2)                          0.02       0.57 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.57 f
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U111/ZN (NAND2_X1)                       0.06       0.54 r
  U41/ZN (XNOR2_X2)                        0.03       0.56 f
  ACCUM_REG_out_reg_13_/D (DFFR_X1)        0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U101/ZN (NOR2_X1)                        0.06       0.49 r
  U38/Z (XOR2_X2)                          0.08       0.57 r
  ACCUM_REG_out_reg_15_/D (DFFR_X1)        0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U58/ZN (NOR3_X4)                         0.03       0.35 f
  U102/ZN (NAND3_X2)                       0.06       0.41 r
  U56/ZN (NOR3_X4)                         0.03       0.44 f
  U82/ZN (NAND3_X4)                        0.03       0.48 r
  U105/Z (XOR2_X1)                         0.09       0.57 r
  ACCUM_REG_out_reg_12_/D (DFFR_X1)        0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_19_/QN (DFFR_X1)       0.09       0.09 f
  U58/ZN (NOR3_X4)                         0.04       0.13 r
  U102/ZN (NAND3_X2)                       0.04       0.18 f
  U56/ZN (NOR3_X4)                         0.05       0.23 r
  U82/ZN (NAND3_X4)                        0.04       0.27 f
  U54/ZN (NOR3_X4)                         0.06       0.33 r
  U114/ZN (AND3_X4)                        0.07       0.40 r
  U52/ZN (AND3_X2)                         0.05       0.44 r
  U87/ZN (AND3_X4)                         0.06       0.50 r
  U11/Z (XOR2_X2)                          0.07       0.57 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.14       0.14 r
  U60/ZN (NOR3_X4)                         0.03       0.17 f
  U83/ZN (NAND3_X2)                        0.05       0.22 r
  U58/ZN (NOR3_X4)                         0.03       0.25 f
  U102/ZN (NAND3_X2)                       0.06       0.32 r
  U56/ZN (NOR3_X4)                         0.03       0.35 f
  U82/ZN (NAND3_X4)                        0.03       0.38 r
  U54/ZN (NOR3_X4)                         0.02       0.40 f
  U114/ZN (AND3_X4)                        0.08       0.48 f
  U5/Z (XOR2_X2)                           0.08       0.56 f
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U111/ZN (NAND2_X1)                       0.06       0.53 r
  U41/ZN (XNOR2_X2)                        0.03       0.56 f
  ACCUM_REG_out_reg_13_/D (DFFR_X1)        0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_15_/QN (DFFR_X1)       0.09       0.09 f
  U56/ZN (NOR3_X4)                         0.07       0.16 r
  U82/ZN (NAND3_X4)                        0.04       0.20 f
  U54/ZN (NOR3_X4)                         0.06       0.26 r
  U114/ZN (AND3_X4)                        0.07       0.33 r
  U52/ZN (AND3_X2)                         0.05       0.37 r
  U87/ZN (AND3_X4)                         0.06       0.43 r
  U50/ZN (AND3_X2)                         0.05       0.48 r
  U78/ZN (NAND2_X2)                        0.02       0.50 f
  U103/Z (XOR2_X1)                         0.06       0.56 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.56 r
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.12       0.12 f
  U58/ZN (NOR3_X4)                         0.07       0.19 r
  U102/ZN (NAND3_X2)                       0.04       0.23 f
  U56/ZN (NOR3_X4)                         0.05       0.28 r
  U82/ZN (NAND3_X4)                        0.04       0.32 f
  U54/ZN (NOR3_X4)                         0.06       0.38 r
  U114/ZN (AND3_X4)                        0.07       0.45 r
  U7/ZN (AND2_X2)                          0.05       0.50 r
  U6/Z (XOR2_X2)                           0.07       0.57 r
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U111/ZN (NAND2_X1)                       0.04       0.52 f
  U41/ZN (XNOR2_X2)                        0.05       0.57 r
  ACCUM_REG_out_reg_13_/D (DFFR_X1)        0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_15_/QN (DFFR_X1)       0.14       0.14 r
  U56/ZN (NOR3_X4)                         0.03       0.17 f
  U82/ZN (NAND3_X4)                        0.03       0.21 r
  U54/ZN (NOR3_X4)                         0.02       0.23 f
  U114/ZN (AND3_X4)                        0.08       0.31 f
  U52/ZN (AND3_X2)                         0.05       0.36 f
  U87/ZN (AND3_X4)                         0.06       0.43 f
  U86/ZN (AND3_X4)                         0.06       0.48 f
  U15/Z (XOR2_X2)                          0.08       0.56 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.18       0.18 r
  U58/ZN (NOR3_X4)                         0.04       0.22 f
  U102/ZN (NAND3_X2)                       0.06       0.28 r
  U56/ZN (NOR3_X4)                         0.03       0.31 f
  U82/ZN (NAND3_X4)                        0.03       0.35 r
  U54/ZN (NOR3_X4)                         0.02       0.37 f
  U114/ZN (AND3_X4)                        0.08       0.45 f
  U90/ZN (AND3_X4)                         0.06       0.51 f
  U10/ZN (NAND2_X2)                        0.03       0.54 r
  U9/ZN (XNOR2_X2)                         0.02       0.56 f
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U89/Z (BUF_X32)                          0.16       0.49 f
  U81/ZN (NOR2_X2)                         0.05       0.54 r
  U32/Z (XOR2_X2)                          0.02       0.56 f
  ACCUM_REG_out_reg_19_/D (DFFR_X1)        0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.13       0.13 r
  U83/ZN (NAND3_X2)                        0.04       0.17 f
  U58/ZN (NOR3_X4)                         0.06       0.22 r
  U102/ZN (NAND3_X2)                       0.04       0.27 f
  U56/ZN (NOR3_X4)                         0.05       0.32 r
  U82/ZN (NAND3_X4)                        0.04       0.36 f
  U54/ZN (NOR3_X4)                         0.06       0.42 r
  U114/ZN (AND3_X4)                        0.07       0.49 r
  U90/ZN (AND3_X4)                         0.06       0.54 r
  U8/Z (XOR2_X2)                           0.02       0.56 f
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.12       0.12 f
  U58/ZN (NOR3_X4)                         0.07       0.19 r
  U102/ZN (NAND3_X2)                       0.04       0.23 f
  U56/ZN (NOR3_X4)                         0.05       0.28 r
  U82/ZN (NAND3_X4)                        0.04       0.32 f
  U54/ZN (NOR3_X4)                         0.06       0.38 r
  U114/ZN (AND3_X4)                        0.07       0.45 r
  U90/ZN (AND3_X4)                         0.06       0.51 r
  U10/ZN (NAND2_X2)                        0.02       0.53 f
  U9/ZN (XNOR2_X2)                         0.04       0.57 r
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_17_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.06       0.25 r
  U56/ZN (NOR3_X4)                         0.03       0.28 f
  U82/ZN (NAND3_X4)                        0.03       0.32 r
  U54/ZN (NOR3_X4)                         0.02       0.34 f
  U114/ZN (AND3_X4)                        0.08       0.42 f
  U90/ZN (AND3_X4)                         0.06       0.48 f
  U8/Z (XOR2_X2)                           0.08       0.56 f
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U101/ZN (NOR2_X1)                        0.06       0.49 r
  U38/Z (XOR2_X2)                          0.08       0.57 r
  ACCUM_REG_out_reg_15_/D (DFFR_X1)        0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.11       0.11 f
  U60/ZN (NOR3_X4)                         0.07       0.18 r
  U83/ZN (NAND3_X2)                        0.04       0.22 f
  U58/ZN (NOR3_X4)                         0.06       0.28 r
  U102/ZN (NAND3_X2)                       0.04       0.32 f
  U56/ZN (NOR3_X4)                         0.05       0.37 r
  U82/ZN (NAND3_X4)                        0.04       0.41 f
  U54/ZN (NOR3_X4)                         0.06       0.47 r
  U114/ZN (AND3_X4)                        0.07       0.54 r
  U5/Z (XOR2_X2)                           0.02       0.56 f
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_15_/QN (DFFR_X1)       0.14       0.14 r
  U56/ZN (NOR3_X4)                         0.03       0.17 f
  U82/ZN (NAND3_X4)                        0.03       0.21 r
  U54/ZN (NOR3_X4)                         0.02       0.23 f
  U114/ZN (AND3_X4)                        0.08       0.31 f
  U52/ZN (AND3_X2)                         0.05       0.36 f
  U87/ZN (AND3_X4)                         0.06       0.43 f
  U13/ZN (AND2_X2)                         0.06       0.48 f
  U12/Z (XOR2_X2)                          0.08       0.56 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U58/ZN (NOR3_X4)                         0.03       0.36 f
  U102/ZN (NAND3_X2)                       0.06       0.43 r
  U56/ZN (NOR3_X4)                         0.03       0.46 f
  U82/ZN (NAND3_X4)                        0.03       0.49 r
  U104/ZN (NOR2_X1)                        0.03       0.52 f
  U44/Z (XOR2_X2)                          0.05       0.57 r
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.24 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.33 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.43 r
  U82/ZN (NAND3_X4)                        0.04       0.47 f
  U54/ZN (NOR3_X4)                         0.06       0.53 r
  U106/Z (XOR2_X1)                         0.03       0.56 f
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.14       0.14 r
  U83/ZN (NAND3_X2)                        0.04       0.18 f
  U58/ZN (NOR3_X4)                         0.06       0.23 r
  U102/ZN (NAND3_X2)                       0.04       0.28 f
  U56/ZN (NOR3_X4)                         0.05       0.33 r
  U82/ZN (NAND3_X4)                        0.04       0.37 f
  U54/ZN (NOR3_X4)                         0.06       0.43 r
  U114/ZN (AND3_X4)                        0.07       0.50 r
  U5/Z (XOR2_X2)                           0.07       0.57 r
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U111/ZN (NAND2_X1)                       0.04       0.52 f
  U41/ZN (XNOR2_X2)                        0.05       0.57 r
  ACCUM_REG_out_reg_13_/D (DFFR_X1)        0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.14       0.14 r
  U76/ZN (NOR3_X4)                         0.02       0.16 f
  U84/ZN (NAND3_X4)                        0.03       0.19 r
  U60/ZN (NOR3_X4)                         0.02       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U5/Z (XOR2_X2)                           0.04       0.57 r
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.06       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U5/Z (XOR2_X2)                           0.04       0.57 r
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ACCUM_REG_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_14_/Q (DFFR_X1)        0.22       0.22 f
  U82/ZN (NAND3_X4)                        0.04       0.26 r
  U54/ZN (NOR3_X4)                         0.02       0.28 f
  U114/ZN (AND3_X4)                        0.08       0.36 f
  U52/ZN (AND3_X2)                         0.05       0.41 f
  U87/ZN (AND3_X4)                         0.06       0.48 f
  U11/Z (XOR2_X2)                          0.08       0.56 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ACCUM_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_17_/Q (DFFR_X1)        0.13       0.13 r
  U102/ZN (NAND3_X2)                       0.04       0.17 f
  U56/ZN (NOR3_X4)                         0.05       0.22 r
  U82/ZN (NAND3_X4)                        0.04       0.26 f
  U54/ZN (NOR3_X4)                         0.06       0.32 r
  U114/ZN (AND3_X4)                        0.07       0.39 r
  U52/ZN (AND3_X2)                         0.05       0.44 r
  U87/ZN (AND3_X4)                         0.06       0.49 r
  U11/Z (XOR2_X2)                          0.07       0.57 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ACCUM_REG_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_13_/Q (DFFR_X1)        0.15       0.15 r
  U82/ZN (NAND3_X4)                        0.04       0.19 f
  U54/ZN (NOR3_X4)                         0.06       0.25 r
  U114/ZN (AND3_X4)                        0.07       0.32 r
  U52/ZN (AND3_X2)                         0.05       0.36 r
  U87/ZN (AND3_X4)                         0.06       0.42 r
  U50/ZN (AND3_X2)                         0.05       0.47 r
  U78/ZN (NAND2_X2)                        0.02       0.49 f
  U80/ZN (NOR2_X2)                         0.04       0.54 r
  U47/Z (XOR2_X2)                          0.02       0.56 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ACCUM_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_16_/QN (DFFR_X1)       0.17       0.17 r
  U56/ZN (NOR3_X4)                         0.04       0.21 f
  U82/ZN (NAND3_X4)                        0.03       0.25 r
  U54/ZN (NOR3_X4)                         0.02       0.27 f
  U114/ZN (AND3_X4)                        0.08       0.35 f
  U52/ZN (AND3_X2)                         0.05       0.40 f
  U87/ZN (AND3_X4)                         0.06       0.46 f
  U86/ZN (AND3_X4)                         0.06       0.52 f
  U15/Z (XOR2_X2)                          0.04       0.57 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.11       0.11 f
  U60/ZN (NOR3_X4)                         0.07       0.18 r
  U83/ZN (NAND3_X2)                        0.04       0.22 f
  U58/ZN (NOR3_X4)                         0.06       0.28 r
  U102/ZN (NAND3_X2)                       0.04       0.32 f
  U56/ZN (NOR3_X4)                         0.05       0.37 r
  U82/ZN (NAND3_X4)                        0.04       0.41 f
  U54/ZN (NOR3_X4)                         0.06       0.47 r
  U106/Z (XOR2_X1)                         0.09       0.56 r
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.56 r
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ACCUM_REG_out_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_10_/Q (DFFR_X1)        0.20       0.20 f
  U114/ZN (AND3_X4)                        0.07       0.27 f
  U52/ZN (AND3_X2)                         0.05       0.32 f
  U87/ZN (AND3_X4)                         0.06       0.39 f
  U50/ZN (AND3_X2)                         0.05       0.44 f
  U78/ZN (NAND2_X2)                        0.03       0.47 r
  U103/Z (XOR2_X1)                         0.09       0.56 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.56 r
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U58/ZN (NOR3_X4)                         0.03       0.35 f
  U102/ZN (NAND3_X2)                       0.06       0.41 r
  U56/ZN (NOR3_X4)                         0.03       0.44 f
  U111/ZN (NAND2_X1)                       0.06       0.50 r
  U41/ZN (XNOR2_X2)                        0.07       0.57 r
  ACCUM_REG_out_reg_13_/D (DFFR_X1)        0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.17       0.17 r
  U60/ZN (NOR3_X4)                         0.04       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.35 r
  U56/ZN (NOR3_X4)                         0.03       0.38 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U114/ZN (AND3_X4)                        0.08       0.52 f
  U5/Z (XOR2_X2)                           0.04       0.56 r
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.56 r
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U58/ZN (NOR3_X4)                         0.06       0.35 r
  U102/ZN (NAND3_X2)                       0.04       0.40 f
  U56/ZN (NOR3_X4)                         0.05       0.45 r
  U111/ZN (NAND2_X1)                       0.04       0.49 f
  U41/ZN (XNOR2_X2)                        0.07       0.56 f
  ACCUM_REG_out_reg_13_/D (DFFR_X1)        0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U89/Z (BUF_X32)                          0.16       0.49 f
  U81/ZN (NOR2_X2)                         0.05       0.53 r
  U32/Z (XOR2_X2)                          0.02       0.56 f
  ACCUM_REG_out_reg_19_/D (DFFR_X1)        0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ACCUM_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_16_/QN (DFFR_X1)       0.17       0.17 r
  U56/ZN (NOR3_X4)                         0.04       0.21 f
  U82/ZN (NAND3_X4)                        0.03       0.25 r
  U54/ZN (NOR3_X4)                         0.02       0.27 f
  U114/ZN (AND3_X4)                        0.08       0.35 f
  U52/ZN (AND3_X2)                         0.05       0.40 f
  U87/ZN (AND3_X4)                         0.06       0.46 f
  U13/ZN (AND2_X2)                         0.06       0.52 f
  U12/Z (XOR2_X2)                          0.04       0.56 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.56 r
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U102/ZN (NAND3_X2)                       0.04       0.42 f
  U101/ZN (NOR2_X1)                        0.06       0.48 r
  U38/Z (XOR2_X2)                          0.08       0.56 r
  ACCUM_REG_out_reg_15_/D (DFFR_X1)        0.00       0.56 r
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.24 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U89/Z (BUF_X32)                          0.16       0.44 f
  U81/ZN (NOR2_X2)                         0.05       0.49 r
  U32/Z (XOR2_X2)                          0.07       0.56 r
  ACCUM_REG_out_reg_19_/D (DFFR_X1)        0.00       0.56 r
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.24 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.33 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.43 r
  U82/ZN (NAND3_X4)                        0.04       0.47 f
  U105/Z (XOR2_X1)                         0.09       0.55 f
  ACCUM_REG_out_reg_12_/D (DFFR_X1)        0.00       0.55 f
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.13       0.13 r
  U83/ZN (NAND3_X2)                        0.04       0.17 f
  U58/ZN (NOR3_X4)                         0.06       0.22 r
  U102/ZN (NAND3_X2)                       0.04       0.27 f
  U56/ZN (NOR3_X4)                         0.05       0.32 r
  U82/ZN (NAND3_X4)                        0.04       0.36 f
  U54/ZN (NOR3_X4)                         0.06       0.42 r
  U114/ZN (AND3_X4)                        0.07       0.49 r
  U7/ZN (AND2_X2)                          0.05       0.53 r
  U6/Z (XOR2_X2)                           0.02       0.56 f
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.24 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.33 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.43 r
  U82/ZN (NAND3_X4)                        0.04       0.47 f
  U104/ZN (NOR2_X1)                        0.06       0.53 r
  U44/Z (XOR2_X2)                          0.03       0.56 f
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.14       0.14 r
  U76/ZN (NOR3_X4)                         0.02       0.16 f
  U84/ZN (NAND3_X4)                        0.03       0.19 r
  U60/ZN (NOR3_X4)                         0.02       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U109/ZN (NAND2_X1)                       0.05       0.50 r
  U3/ZN (XNOR2_X2)                         0.07       0.56 r
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.56 r
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U102/ZN (NAND3_X2)                       0.04       0.42 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U111/ZN (NAND2_X1)                       0.04       0.51 f
  U41/ZN (XNOR2_X2)                        0.05       0.56 r
  ACCUM_REG_out_reg_13_/D (DFFR_X1)        0.00       0.56 r
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.06       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U109/ZN (NAND2_X1)                       0.05       0.50 r
  U3/ZN (XNOR2_X2)                         0.07       0.56 r
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.56 r
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ACCUM_REG_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_13_/Q (DFFR_X1)        0.21       0.21 f
  U82/ZN (NAND3_X4)                        0.04       0.24 r
  U54/ZN (NOR3_X4)                         0.02       0.27 f
  U114/ZN (AND3_X4)                        0.08       0.35 f
  U52/ZN (AND3_X2)                         0.05       0.40 f
  U87/ZN (AND3_X4)                         0.06       0.46 f
  U86/ZN (AND3_X4)                         0.06       0.52 f
  U15/Z (XOR2_X2)                          0.04       0.56 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.56 r
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U58/ZN (NOR3_X4)                         0.03       0.34 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.47 r
  U54/ZN (NOR3_X4)                         0.02       0.49 f
  U106/Z (XOR2_X1)                         0.07       0.56 r
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.56 r
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ACCUM_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_17_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.06       0.25 r
  U56/ZN (NOR3_X4)                         0.03       0.28 f
  U82/ZN (NAND3_X4)                        0.03       0.32 r
  U54/ZN (NOR3_X4)                         0.02       0.34 f
  U114/ZN (AND3_X4)                        0.08       0.42 f
  U7/ZN (AND2_X2)                          0.06       0.48 f
  U6/Z (XOR2_X2)                           0.08       0.56 f
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U58/ZN (NOR3_X4)                         0.06       0.35 r
  U102/ZN (NAND3_X2)                       0.04       0.40 f
  U56/ZN (NOR3_X4)                         0.05       0.45 r
  U82/ZN (NAND3_X4)                        0.04       0.49 f
  U105/Z (XOR2_X1)                         0.07       0.56 r
  ACCUM_REG_out_reg_12_/D (DFFR_X1)        0.00       0.56 r
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ACCUM_REG_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_13_/Q (DFFR_X1)        0.21       0.21 f
  U82/ZN (NAND3_X4)                        0.04       0.24 r
  U54/ZN (NOR3_X4)                         0.02       0.27 f
  U114/ZN (AND3_X4)                        0.08       0.35 f
  U52/ZN (AND3_X2)                         0.05       0.40 f
  U87/ZN (AND3_X4)                         0.06       0.46 f
  U13/ZN (AND2_X2)                         0.06       0.52 f
  U12/Z (XOR2_X2)                          0.04       0.56 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.56 r
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.17       0.17 r
  U60/ZN (NOR3_X4)                         0.04       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.35 r
  U56/ZN (NOR3_X4)                         0.03       0.38 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U109/ZN (NAND2_X1)                       0.05       0.50 r
  U3/ZN (XNOR2_X2)                         0.07       0.56 r
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.56 r
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U58/ZN (NOR3_X4)                         0.03       0.34 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.47 r
  U105/Z (XOR2_X1)                         0.09       0.55 r
  ACCUM_REG_out_reg_12_/D (DFFR_X1)        0.00       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U89/Z (BUF_X32)                          0.16       0.46 f
  U30/Z (XOR2_X2)                          0.09       0.55 f
  ACCUM_REG_out_reg_20_/D (DFFR_X1)        0.00       0.55 f
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ACCUM_REG_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_13_/Q (DFFR_X1)        0.15       0.15 r
  U82/ZN (NAND3_X4)                        0.04       0.19 f
  U54/ZN (NOR3_X4)                         0.06       0.25 r
  U114/ZN (AND3_X4)                        0.07       0.32 r
  U52/ZN (AND3_X2)                         0.05       0.36 r
  U87/ZN (AND3_X4)                         0.06       0.42 r
  U50/ZN (AND3_X2)                         0.05       0.47 r
  U78/ZN (NAND2_X2)                        0.02       0.49 f
  U103/Z (XOR2_X1)                         0.06       0.55 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.07       0.27 r
  U56/ZN (NOR3_X4)                         0.03       0.30 f
  U82/ZN (NAND3_X4)                        0.03       0.34 r
  U54/ZN (NOR3_X4)                         0.02       0.36 f
  U114/ZN (AND3_X4)                        0.08       0.44 f
  U90/ZN (AND3_X4)                         0.06       0.50 f
  U10/ZN (NAND2_X2)                        0.03       0.53 r
  U9/ZN (XNOR2_X2)                         0.02       0.55 f
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.55 f
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.13       0.13 r
  U83/ZN (NAND3_X2)                        0.04       0.17 f
  U58/ZN (NOR3_X4)                         0.06       0.22 r
  U102/ZN (NAND3_X2)                       0.04       0.27 f
  U56/ZN (NOR3_X4)                         0.05       0.32 r
  U82/ZN (NAND3_X4)                        0.04       0.36 f
  U54/ZN (NOR3_X4)                         0.06       0.42 r
  U114/ZN (AND3_X4)                        0.07       0.49 r
  U5/Z (XOR2_X2)                           0.07       0.56 r
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.56 r
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U58/ZN (NOR3_X4)                         0.03       0.35 f
  U102/ZN (NAND3_X2)                       0.06       0.41 r
  U56/ZN (NOR3_X4)                         0.03       0.44 f
  U82/ZN (NAND3_X4)                        0.03       0.48 r
  U104/ZN (NOR2_X1)                        0.03       0.51 f
  U44/Z (XOR2_X2)                          0.05       0.56 r
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.56 r
  data arrival time                                   0.56

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_14_/Q (DFFR_X1)        0.16       0.16 r
  U82/ZN (NAND3_X4)                        0.04       0.21 f
  U54/ZN (NOR3_X4)                         0.06       0.26 r
  U114/ZN (AND3_X4)                        0.07       0.33 r
  U52/ZN (AND3_X2)                         0.05       0.38 r
  U87/ZN (AND3_X4)                         0.06       0.44 r
  U13/ZN (AND2_X2)                         0.05       0.49 r
  U12/Z (XOR2_X2)                          0.07       0.55 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U58/ZN (NOR3_X4)                         0.03       0.33 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.46 r
  U54/ZN (NOR3_X4)                         0.02       0.48 f
  U106/Z (XOR2_X1)                         0.07       0.55 r
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.18       0.18 r
  U58/ZN (NOR3_X4)                         0.04       0.22 f
  U102/ZN (NAND3_X2)                       0.06       0.28 r
  U56/ZN (NOR3_X4)                         0.03       0.31 f
  U82/ZN (NAND3_X4)                        0.03       0.35 r
  U54/ZN (NOR3_X4)                         0.02       0.37 f
  U114/ZN (AND3_X4)                        0.08       0.45 f
  U90/ZN (AND3_X4)                         0.06       0.51 f
  U8/Z (XOR2_X2)                           0.04       0.55 r
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_12_/QN (DFFR_X1)       0.17       0.17 r
  U54/ZN (NOR3_X4)                         0.04       0.21 f
  U114/ZN (AND3_X4)                        0.08       0.29 f
  U52/ZN (AND3_X2)                         0.05       0.34 f
  U87/ZN (AND3_X4)                         0.06       0.40 f
  U50/ZN (AND3_X2)                         0.05       0.45 f
  U78/ZN (NAND2_X2)                        0.03       0.49 r
  U80/ZN (NOR2_X2)                         0.02       0.51 f
  U47/Z (XOR2_X2)                          0.04       0.55 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_14_/Q (DFFR_X1)        0.16       0.16 r
  U82/ZN (NAND3_X4)                        0.04       0.21 f
  U54/ZN (NOR3_X4)                         0.06       0.26 r
  U114/ZN (AND3_X4)                        0.07       0.33 r
  U52/ZN (AND3_X2)                         0.05       0.38 r
  U87/ZN (AND3_X4)                         0.06       0.44 r
  U86/ZN (AND3_X4)                         0.05       0.49 r
  U15/Z (XOR2_X2)                          0.07       0.55 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U58/ZN (NOR3_X4)                         0.03       0.34 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U111/ZN (NAND2_X1)                       0.06       0.49 r
  U41/ZN (XNOR2_X2)                        0.07       0.55 r
  ACCUM_REG_out_reg_13_/D (DFFR_X1)        0.00       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.11       0.11 f
  U60/ZN (NOR3_X4)                         0.07       0.18 r
  U83/ZN (NAND3_X2)                        0.04       0.22 f
  U58/ZN (NOR3_X4)                         0.06       0.28 r
  U102/ZN (NAND3_X2)                       0.04       0.32 f
  U56/ZN (NOR3_X4)                         0.05       0.37 r
  U82/ZN (NAND3_X4)                        0.04       0.41 f
  U104/ZN (NOR2_X1)                        0.06       0.47 r
  U44/Z (XOR2_X2)                          0.08       0.55 r
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U58/ZN (NOR3_X4)                         0.03       0.33 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.46 r
  U105/Z (XOR2_X1)                         0.09       0.55 r
  ACCUM_REG_out_reg_12_/D (DFFR_X1)        0.00       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U105/Z (XOR2_X1)                         0.03       0.54 f
  ACCUM_REG_out_reg_12_/D (DFFR_X1)        0.00       0.54 f
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_16_/QN (DFFR_X1)       0.17       0.17 r
  U56/ZN (NOR3_X4)                         0.04       0.21 f
  U82/ZN (NAND3_X4)                        0.03       0.25 r
  U54/ZN (NOR3_X4)                         0.02       0.27 f
  U114/ZN (AND3_X4)                        0.08       0.35 f
  U52/ZN (AND3_X2)                         0.05       0.40 f
  U87/ZN (AND3_X4)                         0.06       0.46 f
  U11/Z (XOR2_X2)                          0.08       0.55 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.55 f
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U58/ZN (NOR3_X4)                         0.03       0.36 f
  U102/ZN (NAND3_X2)                       0.06       0.43 r
  U101/ZN (NOR2_X1)                        0.04       0.46 f
  U38/Z (XOR2_X2)                          0.09       0.55 f
  ACCUM_REG_out_reg_15_/D (DFFR_X1)        0.00       0.55 f
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U82/ZN (NAND3_X4)                        0.03       0.51 r
  U105/Z (XOR2_X1)                         0.03       0.54 f
  ACCUM_REG_out_reg_12_/D (DFFR_X1)        0.00       0.54 f
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.34 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.44 r
  U111/ZN (NAND2_X1)                       0.04       0.47 f
  U41/ZN (XNOR2_X2)                        0.07       0.55 f
  ACCUM_REG_out_reg_13_/D (DFFR_X1)        0.00       0.55 f
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_15_/QN (DFFR_X1)       0.09       0.09 f
  U56/ZN (NOR3_X4)                         0.07       0.16 r
  U82/ZN (NAND3_X4)                        0.04       0.20 f
  U54/ZN (NOR3_X4)                         0.06       0.26 r
  U114/ZN (AND3_X4)                        0.07       0.33 r
  U52/ZN (AND3_X2)                         0.05       0.37 r
  U87/ZN (AND3_X4)                         0.06       0.43 r
  U13/ZN (AND2_X2)                         0.05       0.48 r
  U12/Z (XOR2_X2)                          0.07       0.55 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U108/Z (XOR2_X1)                         0.07       0.55 r
  ACCUM_REG_out_reg_14_/D (DFFR_X1)        0.00       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.11       0.11 f
  U60/ZN (NOR3_X4)                         0.07       0.18 r
  U83/ZN (NAND3_X2)                        0.04       0.22 f
  U58/ZN (NOR3_X4)                         0.06       0.28 r
  U102/ZN (NAND3_X2)                       0.04       0.32 f
  U56/ZN (NOR3_X4)                         0.05       0.37 r
  U82/ZN (NAND3_X4)                        0.04       0.41 f
  U54/ZN (NOR3_X4)                         0.06       0.47 r
  U109/ZN (NAND2_X1)                       0.03       0.50 f
  U3/ZN (XNOR2_X2)                         0.05       0.55 r
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_15_/QN (DFFR_X1)       0.09       0.09 f
  U56/ZN (NOR3_X4)                         0.07       0.16 r
  U82/ZN (NAND3_X4)                        0.04       0.20 f
  U54/ZN (NOR3_X4)                         0.06       0.26 r
  U114/ZN (AND3_X4)                        0.07       0.33 r
  U52/ZN (AND3_X2)                         0.05       0.37 r
  U87/ZN (AND3_X4)                         0.06       0.43 r
  U86/ZN (AND3_X4)                         0.05       0.48 r
  U15/Z (XOR2_X2)                          0.07       0.55 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U89/Z (BUF_X32)                          0.16       0.49 f
  U30/Z (XOR2_X2)                          0.06       0.55 r
  ACCUM_REG_out_reg_20_/D (DFFR_X1)        0.00       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U56/ZN (NOR3_X4)                         0.03       0.48 f
  U108/Z (XOR2_X1)                         0.07       0.54 r
  ACCUM_REG_out_reg_14_/D (DFFR_X1)        0.00       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U58/ZN (NOR3_X4)                         0.03       0.36 f
  U102/ZN (NAND3_X2)                       0.06       0.43 r
  U56/ZN (NOR3_X4)                         0.03       0.46 f
  U108/Z (XOR2_X1)                         0.08       0.54 f
  ACCUM_REG_out_reg_14_/D (DFFR_X1)        0.00       0.54 f
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_15_/QN (DFFR_X1)       0.14       0.14 r
  U56/ZN (NOR3_X4)                         0.03       0.17 f
  U82/ZN (NAND3_X4)                        0.03       0.21 r
  U54/ZN (NOR3_X4)                         0.02       0.23 f
  U114/ZN (AND3_X4)                        0.08       0.31 f
  U52/ZN (AND3_X2)                         0.05       0.36 f
  U87/ZN (AND3_X4)                         0.06       0.43 f
  U50/ZN (AND3_X2)                         0.05       0.48 f
  U78/ZN (NAND2_X2)                        0.03       0.51 r
  U103/Z (XOR2_X1)                         0.03       0.54 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.54 f
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U100/Z (XOR2_X1)                         0.09       0.54 r
  ACCUM_REG_out_reg_16_/D (DFFR_X1)        0.00       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U89/Z (BUF_X32)                          0.11       0.44 r
  U81/ZN (NOR2_X2)                         0.02       0.46 f
  U32/Z (XOR2_X2)                          0.08       0.54 f
  ACCUM_REG_out_reg_19_/D (DFFR_X1)        0.00       0.54 f
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_11_/QN (DFFR_X1)       0.14       0.14 r
  U54/ZN (NOR3_X4)                         0.02       0.16 f
  U114/ZN (AND3_X4)                        0.08       0.24 f
  U52/ZN (AND3_X2)                         0.05       0.29 f
  U87/ZN (AND3_X4)                         0.06       0.35 f
  U50/ZN (AND3_X2)                         0.05       0.41 f
  U78/ZN (NAND2_X2)                        0.03       0.44 r
  U80/ZN (NOR2_X2)                         0.02       0.46 f
  U47/Z (XOR2_X2)                          0.08       0.54 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.54 f
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.34 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.44 r
  U82/ZN (NAND3_X4)                        0.04       0.48 f
  U105/Z (XOR2_X1)                         0.07       0.54 r
  ACCUM_REG_out_reg_12_/D (DFFR_X1)        0.00       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_13_/Q (DFFR_X1)        0.21       0.21 f
  U82/ZN (NAND3_X4)                        0.04       0.24 r
  U54/ZN (NOR3_X4)                         0.02       0.27 f
  U114/ZN (AND3_X4)                        0.08       0.35 f
  U52/ZN (AND3_X2)                         0.05       0.40 f
  U87/ZN (AND3_X4)                         0.06       0.46 f
  U11/Z (XOR2_X2)                          0.08       0.54 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.54 f
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_9_/Q (DFFR_X1)         0.19       0.19 f
  U114/ZN (AND3_X4)                        0.09       0.28 f
  U52/ZN (AND3_X2)                         0.05       0.33 f
  U87/ZN (AND3_X4)                         0.06       0.40 f
  U50/ZN (AND3_X2)                         0.05       0.45 f
  U78/ZN (NAND2_X2)                        0.03       0.48 r
  U80/ZN (NOR2_X2)                         0.02       0.50 f
  U47/Z (XOR2_X2)                          0.04       0.55 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_19_/QN (DFFR_X1)       0.14       0.14 r
  U58/ZN (NOR3_X4)                         0.02       0.16 f
  U102/ZN (NAND3_X2)                       0.06       0.22 r
  U56/ZN (NOR3_X4)                         0.03       0.25 f
  U82/ZN (NAND3_X4)                        0.03       0.29 r
  U54/ZN (NOR3_X4)                         0.02       0.31 f
  U114/ZN (AND3_X4)                        0.08       0.39 f
  U52/ZN (AND3_X2)                         0.05       0.44 f
  U87/ZN (AND3_X4)                         0.06       0.50 f
  U11/Z (XOR2_X2)                          0.04       0.55 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U58/ZN (NOR3_X4)                         0.06       0.35 r
  U102/ZN (NAND3_X2)                       0.04       0.40 f
  U56/ZN (NOR3_X4)                         0.05       0.45 r
  U108/Z (XOR2_X1)                         0.09       0.54 r
  ACCUM_REG_out_reg_14_/D (DFFR_X1)        0.00       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U100/Z (XOR2_X1)                         0.09       0.54 r
  ACCUM_REG_out_reg_16_/D (DFFR_X1)        0.00       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.18       0.18 r
  U58/ZN (NOR3_X4)                         0.04       0.22 f
  U102/ZN (NAND3_X2)                       0.06       0.28 r
  U56/ZN (NOR3_X4)                         0.03       0.31 f
  U82/ZN (NAND3_X4)                        0.03       0.35 r
  U54/ZN (NOR3_X4)                         0.02       0.37 f
  U114/ZN (AND3_X4)                        0.08       0.45 f
  U7/ZN (AND2_X2)                          0.06       0.51 f
  U6/Z (XOR2_X2)                           0.04       0.55 r
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U89/Z (BUF_X32)                          0.16       0.49 f
  U30/Z (XOR2_X2)                          0.06       0.55 r
  ACCUM_REG_out_reg_20_/D (DFFR_X1)        0.00       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U89/Z (BUF_X32)                          0.16       0.45 f
  U30/Z (XOR2_X2)                          0.09       0.54 f
  ACCUM_REG_out_reg_20_/D (DFFR_X1)        0.00       0.54 f
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.05       0.24 r
  U58/ZN (NOR3_X4)                         0.03       0.27 f
  U102/ZN (NAND3_X2)                       0.06       0.34 r
  U56/ZN (NOR3_X4)                         0.03       0.37 f
  U82/ZN (NAND3_X4)                        0.03       0.40 r
  U54/ZN (NOR3_X4)                         0.02       0.42 f
  U114/ZN (AND3_X4)                        0.08       0.50 f
  U5/Z (XOR2_X2)                           0.04       0.55 r
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U58/ZN (NOR3_X4)                         0.03       0.33 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U111/ZN (NAND2_X1)                       0.06       0.48 r
  U41/ZN (XNOR2_X2)                        0.07       0.55 r
  ACCUM_REG_out_reg_13_/D (DFFR_X1)        0.00       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.09       0.09 f
  U60/ZN (NOR3_X4)                         0.06       0.15 r
  U83/ZN (NAND3_X2)                        0.04       0.19 f
  U58/ZN (NOR3_X4)                         0.06       0.25 r
  U102/ZN (NAND3_X2)                       0.04       0.29 f
  U56/ZN (NOR3_X4)                         0.05       0.34 r
  U82/ZN (NAND3_X4)                        0.04       0.38 f
  U54/ZN (NOR3_X4)                         0.06       0.44 r
  U109/ZN (NAND2_X1)                       0.03       0.47 f
  U3/ZN (XNOR2_X2)                         0.07       0.54 f
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.54 f
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U58/ZN (NOR3_X4)                         0.03       0.36 f
  U102/ZN (NAND3_X2)                       0.06       0.43 r
  U56/ZN (NOR3_X4)                         0.03       0.46 f
  U111/ZN (NAND2_X1)                       0.06       0.51 r
  U41/ZN (XNOR2_X2)                        0.03       0.54 f
  ACCUM_REG_out_reg_13_/D (DFFR_X1)        0.00       0.54 f
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U58/ZN (NOR3_X4)                         0.03       0.34 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.47 r
  U104/ZN (NOR2_X1)                        0.03       0.50 f
  U44/Z (XOR2_X2)                          0.05       0.55 r
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.55 r
  data arrival time                                   0.55

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.07       0.27 r
  U56/ZN (NOR3_X4)                         0.03       0.30 f
  U82/ZN (NAND3_X4)                        0.03       0.34 r
  U54/ZN (NOR3_X4)                         0.02       0.36 f
  U114/ZN (AND3_X4)                        0.08       0.44 f
  U90/ZN (AND3_X4)                         0.06       0.50 f
  U8/Z (XOR2_X2)                           0.04       0.54 r
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_12_/QN (DFFR_X1)       0.17       0.17 r
  U54/ZN (NOR3_X4)                         0.04       0.21 f
  U114/ZN (AND3_X4)                        0.08       0.29 f
  U52/ZN (AND3_X2)                         0.05       0.34 f
  U87/ZN (AND3_X4)                         0.06       0.40 f
  U86/ZN (AND3_X4)                         0.06       0.46 f
  U15/Z (XOR2_X2)                          0.08       0.54 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.54 f
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.24 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.33 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.43 r
  U111/ZN (NAND2_X1)                       0.04       0.47 f
  U41/ZN (XNOR2_X2)                        0.07       0.54 f
  ACCUM_REG_out_reg_13_/D (DFFR_X1)        0.00       0.54 f
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.05       0.24 r
  U58/ZN (NOR3_X4)                         0.03       0.27 f
  U102/ZN (NAND3_X2)                       0.06       0.34 r
  U56/ZN (NOR3_X4)                         0.03       0.37 f
  U82/ZN (NAND3_X4)                        0.03       0.40 r
  U54/ZN (NOR3_X4)                         0.02       0.42 f
  U109/ZN (NAND2_X1)                       0.05       0.48 r
  U3/ZN (XNOR2_X2)                         0.07       0.54 r
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U89/Z (BUF_X32)                          0.16       0.49 f
  U30/Z (XOR2_X2)                          0.06       0.54 r
  ACCUM_REG_out_reg_20_/D (DFFR_X1)        0.00       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_12_/QN (DFFR_X1)       0.17       0.17 r
  U54/ZN (NOR3_X4)                         0.04       0.21 f
  U114/ZN (AND3_X4)                        0.08       0.29 f
  U52/ZN (AND3_X2)                         0.05       0.34 f
  U87/ZN (AND3_X4)                         0.06       0.40 f
  U13/ZN (AND2_X2)                         0.06       0.46 f
  U12/Z (XOR2_X2)                          0.08       0.54 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.54 f
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.14       0.14 r
  U102/ZN (NAND3_X2)                       0.04       0.18 f
  U56/ZN (NOR3_X4)                         0.05       0.23 r
  U82/ZN (NAND3_X4)                        0.04       0.27 f
  U54/ZN (NOR3_X4)                         0.06       0.33 r
  U114/ZN (AND3_X4)                        0.07       0.40 r
  U90/ZN (AND3_X4)                         0.06       0.46 r
  U10/ZN (NAND2_X2)                        0.02       0.48 f
  U9/ZN (XNOR2_X2)                         0.06       0.54 f
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.54 f
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_19_/QN (DFFR_X1)       0.14       0.14 r
  U58/ZN (NOR3_X4)                         0.02       0.16 f
  U102/ZN (NAND3_X2)                       0.06       0.22 r
  U56/ZN (NOR3_X4)                         0.03       0.25 f
  U82/ZN (NAND3_X4)                        0.03       0.29 r
  U54/ZN (NOR3_X4)                         0.02       0.31 f
  U114/ZN (AND3_X4)                        0.08       0.39 f
  U90/ZN (AND3_X4)                         0.06       0.45 f
  U10/ZN (NAND2_X2)                        0.03       0.48 r
  U9/ZN (XNOR2_X2)                         0.06       0.54 r
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U58/ZN (NOR3_X4)                         0.03       0.35 f
  U102/ZN (NAND3_X2)                       0.06       0.41 r
  U101/ZN (NOR2_X1)                        0.04       0.45 f
  U38/Z (XOR2_X2)                          0.09       0.54 f
  ACCUM_REG_out_reg_15_/D (DFFR_X1)        0.00       0.54 f
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_13_/Q (DFFR_X1)        0.15       0.15 r
  U82/ZN (NAND3_X4)                        0.04       0.19 f
  U54/ZN (NOR3_X4)                         0.06       0.25 r
  U114/ZN (AND3_X4)                        0.07       0.32 r
  U52/ZN (AND3_X2)                         0.05       0.36 r
  U87/ZN (AND3_X4)                         0.06       0.42 r
  U13/ZN (AND2_X2)                         0.05       0.47 r
  U12/Z (XOR2_X2)                          0.07       0.54 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_12_/QN (DFFR_X1)       0.11       0.11 f
  U54/ZN (NOR3_X4)                         0.07       0.18 r
  U114/ZN (AND3_X4)                        0.07       0.25 r
  U52/ZN (AND3_X2)                         0.05       0.29 r
  U87/ZN (AND3_X4)                         0.06       0.35 r
  U50/ZN (AND3_X2)                         0.05       0.40 r
  U78/ZN (NAND2_X2)                        0.02       0.42 f
  U80/ZN (NOR2_X2)                         0.04       0.47 r
  U47/Z (XOR2_X2)                          0.07       0.54 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.24 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.33 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.43 r
  U82/ZN (NAND3_X4)                        0.04       0.47 f
  U105/Z (XOR2_X1)                         0.07       0.54 r
  ACCUM_REG_out_reg_12_/D (DFFR_X1)        0.00       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_13_/Q (DFFR_X1)        0.15       0.15 r
  U82/ZN (NAND3_X4)                        0.04       0.19 f
  U54/ZN (NOR3_X4)                         0.06       0.25 r
  U114/ZN (AND3_X4)                        0.07       0.32 r
  U52/ZN (AND3_X2)                         0.05       0.36 r
  U87/ZN (AND3_X4)                         0.06       0.42 r
  U86/ZN (AND3_X4)                         0.05       0.47 r
  U15/Z (XOR2_X2)                          0.07       0.54 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.09       0.09 f
  U76/ZN (NOR3_X4)                         0.04       0.13 r
  U84/ZN (NAND3_X4)                        0.03       0.17 f
  U60/ZN (NOR3_X4)                         0.04       0.21 r
  U83/ZN (NAND3_X2)                        0.04       0.25 f
  U58/ZN (NOR3_X4)                         0.06       0.31 r
  U102/ZN (NAND3_X2)                       0.04       0.35 f
  U56/ZN (NOR3_X4)                         0.05       0.40 r
  U82/ZN (NAND3_X4)                        0.04       0.44 f
  U54/ZN (NOR3_X4)                         0.06       0.50 r
  U106/Z (XOR2_X1)                         0.03       0.53 f
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_17_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.06       0.25 r
  U56/ZN (NOR3_X4)                         0.03       0.28 f
  U82/ZN (NAND3_X4)                        0.03       0.32 r
  U54/ZN (NOR3_X4)                         0.02       0.34 f
  U114/ZN (AND3_X4)                        0.08       0.42 f
  U90/ZN (AND3_X4)                         0.06       0.48 f
  U10/ZN (NAND2_X2)                        0.03       0.51 r
  U9/ZN (XNOR2_X2)                         0.02       0.53 f
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.14       0.14 r
  U76/ZN (NOR3_X4)                         0.02       0.16 f
  U84/ZN (NAND3_X4)                        0.03       0.19 r
  U60/ZN (NOR3_X4)                         0.02       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U104/ZN (NOR2_X1)                        0.03       0.45 f
  U44/Z (XOR2_X2)                          0.09       0.53 f
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_10_/Q (DFFR_X1)        0.20       0.20 f
  U114/ZN (AND3_X4)                        0.07       0.27 f
  U52/ZN (AND3_X2)                         0.05       0.32 f
  U87/ZN (AND3_X4)                         0.06       0.39 f
  U50/ZN (AND3_X2)                         0.05       0.44 f
  U78/ZN (NAND2_X2)                        0.03       0.47 r
  U80/ZN (NOR2_X2)                         0.02       0.50 f
  U47/Z (XOR2_X2)                          0.04       0.54 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.24 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U89/Z (BUF_X32)                          0.16       0.44 f
  U30/Z (XOR2_X2)                          0.09       0.53 f
  ACCUM_REG_out_reg_20_/D (DFFR_X1)        0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.06       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U104/ZN (NOR2_X1)                        0.03       0.45 f
  U44/Z (XOR2_X2)                          0.09       0.53 f
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U58/ZN (NOR3_X4)                         0.03       0.35 f
  U102/ZN (NAND3_X2)                       0.06       0.41 r
  U56/ZN (NOR3_X4)                         0.03       0.44 f
  U108/Z (XOR2_X1)                         0.08       0.53 f
  ACCUM_REG_out_reg_14_/D (DFFR_X1)        0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.09       0.09 f
  U60/ZN (NOR3_X4)                         0.06       0.15 r
  U83/ZN (NAND3_X2)                        0.04       0.19 f
  U58/ZN (NOR3_X4)                         0.06       0.25 r
  U102/ZN (NAND3_X2)                       0.04       0.29 f
  U56/ZN (NOR3_X4)                         0.05       0.34 r
  U82/ZN (NAND3_X4)                        0.04       0.38 f
  U54/ZN (NOR3_X4)                         0.06       0.44 r
  U114/ZN (AND3_X4)                        0.07       0.51 r
  U5/Z (XOR2_X2)                           0.02       0.53 f
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_19_/QN (DFFR_X1)       0.14       0.14 r
  U58/ZN (NOR3_X4)                         0.02       0.16 f
  U102/ZN (NAND3_X2)                       0.06       0.22 r
  U56/ZN (NOR3_X4)                         0.03       0.25 f
  U82/ZN (NAND3_X4)                        0.03       0.29 r
  U54/ZN (NOR3_X4)                         0.02       0.31 f
  U114/ZN (AND3_X4)                        0.08       0.39 f
  U90/ZN (AND3_X4)                         0.06       0.45 f
  U8/Z (XOR2_X2)                           0.08       0.53 f
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_9_/Q (DFFR_X1)         0.19       0.19 f
  U114/ZN (AND3_X4)                        0.09       0.28 f
  U52/ZN (AND3_X2)                         0.05       0.33 f
  U87/ZN (AND3_X4)                         0.06       0.40 f
  U86/ZN (AND3_X4)                         0.06       0.45 f
  U15/Z (XOR2_X2)                          0.08       0.53 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U58/ZN (NOR3_X4)                         0.03       0.33 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.46 r
  U104/ZN (NOR2_X1)                        0.03       0.49 f
  U44/Z (XOR2_X2)                          0.05       0.54 r
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U89/Z (BUF_X32)                          0.16       0.46 f
  U81/ZN (NOR2_X2)                         0.05       0.51 r
  U32/Z (XOR2_X2)                          0.02       0.53 f
  ACCUM_REG_out_reg_19_/D (DFFR_X1)        0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_16_/QN (DFFR_X1)       0.11       0.11 f
  U56/ZN (NOR3_X4)                         0.08       0.19 r
  U82/ZN (NAND3_X4)                        0.04       0.23 f
  U54/ZN (NOR3_X4)                         0.06       0.29 r
  U114/ZN (AND3_X4)                        0.07       0.36 r
  U52/ZN (AND3_X2)                         0.05       0.40 r
  U87/ZN (AND3_X4)                         0.06       0.46 r
  U13/ZN (AND2_X2)                         0.05       0.51 r
  U12/Z (XOR2_X2)                          0.02       0.53 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U89/Z (BUF_X32)                          0.11       0.43 r
  U81/ZN (NOR2_X2)                         0.02       0.45 f
  U32/Z (XOR2_X2)                          0.08       0.53 f
  ACCUM_REG_out_reg_19_/D (DFFR_X1)        0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_8_/Q (DFFR_X1)         0.21       0.21 f
  U52/ZN (AND3_X2)                         0.07       0.28 f
  U87/ZN (AND3_X4)                         0.06       0.34 f
  U50/ZN (AND3_X2)                         0.05       0.39 f
  U78/ZN (NAND2_X2)                        0.03       0.43 r
  U80/ZN (NOR2_X2)                         0.02       0.45 f
  U47/Z (XOR2_X2)                          0.08       0.53 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U58/ZN (NOR3_X4)                         0.06       0.35 r
  U102/ZN (NAND3_X2)                       0.04       0.40 f
  U101/ZN (NOR2_X1)                        0.06       0.46 r
  U38/Z (XOR2_X2)                          0.08       0.54 r
  ACCUM_REG_out_reg_15_/D (DFFR_X1)        0.00       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.07       0.27 r
  U56/ZN (NOR3_X4)                         0.03       0.30 f
  U82/ZN (NAND3_X4)                        0.03       0.34 r
  U54/ZN (NOR3_X4)                         0.02       0.36 f
  U114/ZN (AND3_X4)                        0.08       0.44 f
  U7/ZN (AND2_X2)                          0.06       0.50 f
  U6/Z (XOR2_X2)                           0.04       0.54 r
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_19_/QN (DFFR_X1)       0.09       0.09 f
  U58/ZN (NOR3_X4)                         0.04       0.13 r
  U102/ZN (NAND3_X2)                       0.04       0.18 f
  U56/ZN (NOR3_X4)                         0.05       0.23 r
  U82/ZN (NAND3_X4)                        0.04       0.27 f
  U54/ZN (NOR3_X4)                         0.06       0.33 r
  U114/ZN (AND3_X4)                        0.07       0.40 r
  U90/ZN (AND3_X4)                         0.06       0.45 r
  U10/ZN (NAND2_X2)                        0.02       0.47 f
  U9/ZN (XNOR2_X2)                         0.06       0.53 f
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_16_/QN (DFFR_X1)       0.11       0.11 f
  U56/ZN (NOR3_X4)                         0.08       0.19 r
  U82/ZN (NAND3_X4)                        0.04       0.23 f
  U54/ZN (NOR3_X4)                         0.06       0.29 r
  U114/ZN (AND3_X4)                        0.07       0.36 r
  U52/ZN (AND3_X2)                         0.05       0.40 r
  U87/ZN (AND3_X4)                         0.06       0.46 r
  U86/ZN (AND3_X4)                         0.05       0.51 r
  U15/Z (XOR2_X2)                          0.02       0.53 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_9_/Q (DFFR_X1)         0.19       0.19 f
  U114/ZN (AND3_X4)                        0.09       0.28 f
  U52/ZN (AND3_X2)                         0.05       0.33 f
  U87/ZN (AND3_X4)                         0.06       0.40 f
  U13/ZN (AND2_X2)                         0.06       0.45 f
  U12/Z (XOR2_X2)                          0.08       0.53 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.18       0.18 r
  U58/ZN (NOR3_X4)                         0.04       0.22 f
  U102/ZN (NAND3_X2)                       0.06       0.28 r
  U56/ZN (NOR3_X4)                         0.03       0.31 f
  U82/ZN (NAND3_X4)                        0.03       0.35 r
  U54/ZN (NOR3_X4)                         0.02       0.37 f
  U114/ZN (AND3_X4)                        0.08       0.45 f
  U5/Z (XOR2_X2)                           0.08       0.53 f
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.17       0.17 r
  U60/ZN (NOR3_X4)                         0.04       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.35 r
  U56/ZN (NOR3_X4)                         0.03       0.38 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U104/ZN (NOR2_X1)                        0.03       0.45 f
  U44/Z (XOR2_X2)                          0.09       0.53 f
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U58/ZN (NOR3_X4)                         0.06       0.35 r
  U102/ZN (NAND3_X2)                       0.04       0.40 f
  U56/ZN (NOR3_X4)                         0.05       0.45 r
  U111/ZN (NAND2_X1)                       0.04       0.49 f
  U41/ZN (XNOR2_X2)                        0.05       0.54 r
  ACCUM_REG_out_reg_13_/D (DFFR_X1)        0.00       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.34 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.44 r
  U108/Z (XOR2_X1)                         0.09       0.53 r
  ACCUM_REG_out_reg_14_/D (DFFR_X1)        0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.09       0.09 f
  U60/ZN (NOR3_X4)                         0.06       0.15 r
  U83/ZN (NAND3_X2)                        0.04       0.19 f
  U58/ZN (NOR3_X4)                         0.06       0.25 r
  U102/ZN (NAND3_X2)                       0.04       0.29 f
  U56/ZN (NOR3_X4)                         0.05       0.34 r
  U82/ZN (NAND3_X4)                        0.04       0.38 f
  U54/ZN (NOR3_X4)                         0.06       0.44 r
  U106/Z (XOR2_X1)                         0.09       0.53 r
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U89/Z (BUF_X32)                          0.11       0.46 r
  U30/Z (XOR2_X2)                          0.07       0.54 r
  ACCUM_REG_out_reg_20_/D (DFFR_X1)        0.00       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_7_/Q (DFFR_X1)         0.20       0.20 f
  U52/ZN (AND3_X2)                         0.08       0.28 f
  U87/ZN (AND3_X4)                         0.06       0.34 f
  U50/ZN (AND3_X2)                         0.05       0.39 f
  U78/ZN (NAND2_X2)                        0.03       0.43 r
  U80/ZN (NOR2_X2)                         0.02       0.45 f
  U47/Z (XOR2_X2)                          0.08       0.53 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U58/ZN (NOR3_X4)                         0.03       0.35 f
  U102/ZN (NAND3_X2)                       0.06       0.41 r
  U56/ZN (NOR3_X4)                         0.03       0.44 f
  U111/ZN (NAND2_X1)                       0.06       0.50 r
  U41/ZN (XNOR2_X2)                        0.03       0.53 f
  ACCUM_REG_out_reg_13_/D (DFFR_X1)        0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.09       0.09 f
  U76/ZN (NOR3_X4)                         0.04       0.13 r
  U84/ZN (NAND3_X4)                        0.03       0.17 f
  U60/ZN (NOR3_X4)                         0.04       0.21 r
  U83/ZN (NAND3_X2)                        0.04       0.25 f
  U89/Z (BUF_X32)                          0.16       0.41 f
  U81/ZN (NOR2_X2)                         0.05       0.46 r
  U32/Z (XOR2_X2)                          0.07       0.54 r
  ACCUM_REG_out_reg_19_/D (DFFR_X1)        0.00       0.54 r
  data arrival time                                   0.54

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.09       0.09 f
  U76/ZN (NOR3_X4)                         0.04       0.13 r
  U84/ZN (NAND3_X4)                        0.03       0.17 f
  U60/ZN (NOR3_X4)                         0.04       0.21 r
  U83/ZN (NAND3_X2)                        0.04       0.25 f
  U58/ZN (NOR3_X4)                         0.06       0.31 r
  U102/ZN (NAND3_X2)                       0.04       0.35 f
  U56/ZN (NOR3_X4)                         0.05       0.40 r
  U82/ZN (NAND3_X4)                        0.04       0.44 f
  U105/Z (XOR2_X1)                         0.09       0.53 f
  ACCUM_REG_out_reg_12_/D (DFFR_X1)        0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U89/Z (BUF_X32)                          0.11       0.46 r
  U30/Z (XOR2_X2)                          0.07       0.53 r
  ACCUM_REG_out_reg_20_/D (DFFR_X1)        0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U101/ZN (NOR2_X1)                        0.04       0.49 f
  U38/Z (XOR2_X2)                          0.05       0.53 r
  ACCUM_REG_out_reg_15_/D (DFFR_X1)        0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.09       0.09 f
  U76/ZN (NOR3_X4)                         0.04       0.13 r
  U84/ZN (NAND3_X4)                        0.03       0.17 f
  U60/ZN (NOR3_X4)                         0.04       0.21 r
  U83/ZN (NAND3_X2)                        0.04       0.25 f
  U58/ZN (NOR3_X4)                         0.06       0.31 r
  U102/ZN (NAND3_X2)                       0.04       0.35 f
  U56/ZN (NOR3_X4)                         0.05       0.40 r
  U82/ZN (NAND3_X4)                        0.04       0.44 f
  U104/ZN (NOR2_X1)                        0.06       0.50 r
  U44/Z (XOR2_X2)                          0.03       0.53 f
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.14       0.14 r
  U76/ZN (NOR3_X4)                         0.02       0.16 f
  U84/ZN (NAND3_X4)                        0.03       0.19 r
  U60/ZN (NOR3_X4)                         0.02       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U106/Z (XOR2_X1)                         0.08       0.53 f
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.06       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U106/Z (XOR2_X1)                         0.08       0.53 f
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U101/ZN (NOR2_X1)                        0.04       0.48 f
  U38/Z (XOR2_X2)                          0.05       0.53 r
  ACCUM_REG_out_reg_15_/D (DFFR_X1)        0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.14       0.14 r
  U102/ZN (NAND3_X2)                       0.04       0.18 f
  U56/ZN (NOR3_X4)                         0.05       0.23 r
  U82/ZN (NAND3_X4)                        0.04       0.27 f
  U54/ZN (NOR3_X4)                         0.06       0.33 r
  U114/ZN (AND3_X4)                        0.07       0.40 r
  U52/ZN (AND3_X2)                         0.05       0.45 r
  U87/ZN (AND3_X4)                         0.06       0.50 r
  U11/Z (XOR2_X2)                          0.02       0.53 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.12       0.12 f
  U58/ZN (NOR3_X4)                         0.07       0.19 r
  U102/ZN (NAND3_X2)                       0.04       0.23 f
  U56/ZN (NOR3_X4)                         0.05       0.28 r
  U82/ZN (NAND3_X4)                        0.04       0.32 f
  U54/ZN (NOR3_X4)                         0.06       0.38 r
  U114/ZN (AND3_X4)                        0.07       0.45 r
  U90/ZN (AND3_X4)                         0.06       0.51 r
  U8/Z (XOR2_X2)                           0.02       0.53 f
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_11_/QN (DFFR_X1)       0.14       0.14 r
  U54/ZN (NOR3_X4)                         0.02       0.16 f
  U114/ZN (AND3_X4)                        0.08       0.24 f
  U52/ZN (AND3_X2)                         0.05       0.29 f
  U87/ZN (AND3_X4)                         0.06       0.35 f
  U50/ZN (AND3_X2)                         0.05       0.41 f
  U78/ZN (NAND2_X2)                        0.03       0.44 r
  U103/Z (XOR2_X1)                         0.09       0.53 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_17_/Q (DFFR_X1)        0.13       0.13 r
  U102/ZN (NAND3_X2)                       0.04       0.17 f
  U56/ZN (NOR3_X4)                         0.05       0.22 r
  U82/ZN (NAND3_X4)                        0.04       0.26 f
  U54/ZN (NOR3_X4)                         0.06       0.32 r
  U114/ZN (AND3_X4)                        0.07       0.39 r
  U90/ZN (AND3_X4)                         0.06       0.45 r
  U10/ZN (NAND2_X2)                        0.02       0.47 f
  U9/ZN (XNOR2_X2)                         0.06       0.53 f
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.14       0.14 r
  U83/ZN (NAND3_X2)                        0.04       0.18 f
  U58/ZN (NOR3_X4)                         0.06       0.23 r
  U102/ZN (NAND3_X2)                       0.04       0.28 f
  U56/ZN (NOR3_X4)                         0.05       0.33 r
  U82/ZN (NAND3_X4)                        0.04       0.37 f
  U54/ZN (NOR3_X4)                         0.06       0.43 r
  U109/ZN (NAND2_X1)                       0.03       0.46 f
  U3/ZN (XNOR2_X2)                         0.07       0.53 f
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_16_/QN (DFFR_X1)       0.11       0.11 f
  U56/ZN (NOR3_X4)                         0.08       0.19 r
  U82/ZN (NAND3_X4)                        0.04       0.23 f
  U54/ZN (NOR3_X4)                         0.06       0.29 r
  U114/ZN (AND3_X4)                        0.07       0.36 r
  U52/ZN (AND3_X2)                         0.05       0.40 r
  U87/ZN (AND3_X4)                         0.06       0.46 r
  U11/Z (XOR2_X2)                          0.07       0.53 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.17       0.17 r
  U60/ZN (NOR3_X4)                         0.04       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.35 r
  U56/ZN (NOR3_X4)                         0.03       0.38 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U106/Z (XOR2_X1)                         0.08       0.52 f
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_19_/QN (DFFR_X1)       0.14       0.14 r
  U58/ZN (NOR3_X4)                         0.02       0.16 f
  U102/ZN (NAND3_X2)                       0.06       0.22 r
  U56/ZN (NOR3_X4)                         0.03       0.25 f
  U82/ZN (NAND3_X4)                        0.03       0.29 r
  U54/ZN (NOR3_X4)                         0.02       0.31 f
  U114/ZN (AND3_X4)                        0.08       0.39 f
  U7/ZN (AND2_X2)                          0.06       0.45 f
  U6/Z (XOR2_X2)                           0.08       0.53 f
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.14       0.14 r
  U76/ZN (NOR3_X4)                         0.02       0.16 f
  U84/ZN (NAND3_X4)                        0.03       0.19 r
  U60/ZN (NOR3_X4)                         0.02       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U109/ZN (NAND2_X1)                       0.05       0.50 r
  U3/ZN (XNOR2_X2)                         0.03       0.53 f
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U89/Z (BUF_X32)                          0.11       0.46 r
  U81/ZN (NOR2_X2)                         0.02       0.48 f
  U32/Z (XOR2_X2)                          0.05       0.53 r
  ACCUM_REG_out_reg_19_/D (DFFR_X1)        0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.06       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U109/ZN (NAND2_X1)                       0.05       0.50 r
  U3/ZN (XNOR2_X2)                         0.03       0.53 f
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U89/Z (BUF_X32)                          0.11       0.46 r
  U81/ZN (NOR2_X2)                         0.02       0.48 f
  U32/Z (XOR2_X2)                          0.05       0.53 r
  ACCUM_REG_out_reg_19_/D (DFFR_X1)        0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U58/ZN (NOR3_X4)                         0.03       0.34 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U101/ZN (NOR2_X1)                        0.04       0.44 f
  U38/Z (XOR2_X2)                          0.09       0.53 f
  ACCUM_REG_out_reg_15_/D (DFFR_X1)        0.00       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_10_/Q (DFFR_X1)        0.20       0.20 f
  U114/ZN (AND3_X4)                        0.07       0.27 f
  U52/ZN (AND3_X2)                         0.05       0.32 f
  U87/ZN (AND3_X4)                         0.06       0.39 f
  U86/ZN (AND3_X4)                         0.06       0.44 f
  U15/Z (XOR2_X2)                          0.08       0.52 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.17       0.17 r
  U60/ZN (NOR3_X4)                         0.04       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.35 r
  U56/ZN (NOR3_X4)                         0.03       0.38 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U109/ZN (NAND2_X1)                       0.05       0.50 r
  U3/ZN (XNOR2_X2)                         0.03       0.52 f
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U58/ZN (NOR3_X4)                         0.03       0.36 f
  U102/ZN (NAND3_X2)                       0.06       0.43 r
  U56/ZN (NOR3_X4)                         0.03       0.46 f
  U82/ZN (NAND3_X4)                        0.03       0.49 r
  U105/Z (XOR2_X1)                         0.03       0.52 f
  ACCUM_REG_out_reg_12_/D (DFFR_X1)        0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_19_/QN (DFFR_X1)       0.09       0.09 f
  U58/ZN (NOR3_X4)                         0.04       0.13 r
  U102/ZN (NAND3_X2)                       0.04       0.18 f
  U56/ZN (NOR3_X4)                         0.05       0.23 r
  U82/ZN (NAND3_X4)                        0.04       0.27 f
  U54/ZN (NOR3_X4)                         0.06       0.33 r
  U114/ZN (AND3_X4)                        0.07       0.40 r
  U52/ZN (AND3_X2)                         0.05       0.44 r
  U87/ZN (AND3_X4)                         0.06       0.50 r
  U11/Z (XOR2_X2)                          0.02       0.52 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U108/Z (XOR2_X1)                         0.04       0.52 f
  ACCUM_REG_out_reg_14_/D (DFFR_X1)        0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.24 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.33 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.43 r
  U108/Z (XOR2_X1)                         0.09       0.52 r
  ACCUM_REG_out_reg_14_/D (DFFR_X1)        0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U58/ZN (NOR3_X4)                         0.03       0.34 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U108/Z (XOR2_X1)                         0.08       0.52 f
  ACCUM_REG_out_reg_14_/D (DFFR_X1)        0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_10_/Q (DFFR_X1)        0.20       0.20 f
  U114/ZN (AND3_X4)                        0.07       0.27 f
  U52/ZN (AND3_X2)                         0.05       0.32 f
  U87/ZN (AND3_X4)                         0.06       0.39 f
  U13/ZN (AND2_X2)                         0.06       0.44 f
  U12/Z (XOR2_X2)                          0.08       0.52 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.12       0.12 f
  U58/ZN (NOR3_X4)                         0.07       0.19 r
  U102/ZN (NAND3_X2)                       0.04       0.23 f
  U56/ZN (NOR3_X4)                         0.05       0.28 r
  U82/ZN (NAND3_X4)                        0.04       0.32 f
  U54/ZN (NOR3_X4)                         0.06       0.38 r
  U114/ZN (AND3_X4)                        0.07       0.45 r
  U7/ZN (AND2_X2)                          0.05       0.50 r
  U6/Z (XOR2_X2)                           0.02       0.52 f
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U58/ZN (NOR3_X4)                         0.03       0.36 f
  U102/ZN (NAND3_X2)                       0.06       0.43 r
  U56/ZN (NOR3_X4)                         0.03       0.46 f
  U108/Z (XOR2_X1)                         0.07       0.52 r
  ACCUM_REG_out_reg_14_/D (DFFR_X1)        0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U89/Z (BUF_X32)                          0.11       0.42 r
  U81/ZN (NOR2_X2)                         0.02       0.44 f
  U32/Z (XOR2_X2)                          0.08       0.52 f
  ACCUM_REG_out_reg_19_/D (DFFR_X1)        0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.41


  Startpoint: ACCUM_REG_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_15_/QN (DFFR_X1)       0.14       0.14 r
  U56/ZN (NOR3_X4)                         0.03       0.17 f
  U82/ZN (NAND3_X4)                        0.03       0.21 r
  U54/ZN (NOR3_X4)                         0.02       0.23 f
  U114/ZN (AND3_X4)                        0.08       0.31 f
  U52/ZN (AND3_X2)                         0.05       0.36 f
  U87/ZN (AND3_X4)                         0.06       0.43 f
  U86/ZN (AND3_X4)                         0.06       0.48 f
  U15/Z (XOR2_X2)                          0.04       0.53 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.07       0.27 r
  U56/ZN (NOR3_X4)                         0.03       0.30 f
  U82/ZN (NAND3_X4)                        0.03       0.34 r
  U54/ZN (NOR3_X4)                         0.02       0.36 f
  U114/ZN (AND3_X4)                        0.08       0.44 f
  U5/Z (XOR2_X2)                           0.08       0.52 f
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U89/Z (BUF_X32)                          0.16       0.45 f
  U81/ZN (NOR2_X2)                         0.05       0.50 r
  U32/Z (XOR2_X2)                          0.02       0.52 f
  ACCUM_REG_out_reg_19_/D (DFFR_X1)        0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.14       0.14 r
  U60/ZN (NOR3_X4)                         0.03       0.17 f
  U83/ZN (NAND3_X2)                        0.05       0.22 r
  U58/ZN (NOR3_X4)                         0.03       0.25 f
  U102/ZN (NAND3_X2)                       0.06       0.32 r
  U56/ZN (NOR3_X4)                         0.03       0.35 f
  U82/ZN (NAND3_X4)                        0.03       0.38 r
  U54/ZN (NOR3_X4)                         0.02       0.40 f
  U114/ZN (AND3_X4)                        0.08       0.48 f
  U5/Z (XOR2_X2)                           0.04       0.53 r
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.14       0.14 r
  U102/ZN (NAND3_X2)                       0.04       0.18 f
  U56/ZN (NOR3_X4)                         0.05       0.23 r
  U82/ZN (NAND3_X4)                        0.04       0.27 f
  U54/ZN (NOR3_X4)                         0.06       0.33 r
  U114/ZN (AND3_X4)                        0.07       0.40 r
  U90/ZN (AND3_X4)                         0.06       0.46 r
  U8/Z (XOR2_X2)                           0.07       0.53 r
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U108/Z (XOR2_X1)                         0.04       0.52 f
  ACCUM_REG_out_reg_14_/D (DFFR_X1)        0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.34 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U101/ZN (NOR2_X1)                        0.06       0.45 r
  U38/Z (XOR2_X2)                          0.08       0.53 r
  ACCUM_REG_out_reg_15_/D (DFFR_X1)        0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U58/ZN (NOR3_X4)                         0.03       0.36 f
  U102/ZN (NAND3_X2)                       0.06       0.43 r
  U100/Z (XOR2_X1)                         0.09       0.52 r
  ACCUM_REG_out_reg_16_/D (DFFR_X1)        0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_12_/QN (DFFR_X1)       0.17       0.17 r
  U54/ZN (NOR3_X4)                         0.04       0.21 f
  U114/ZN (AND3_X4)                        0.08       0.29 f
  U52/ZN (AND3_X2)                         0.05       0.34 f
  U87/ZN (AND3_X4)                         0.06       0.40 f
  U50/ZN (AND3_X2)                         0.05       0.45 f
  U78/ZN (NAND2_X2)                        0.03       0.49 r
  U103/Z (XOR2_X1)                         0.03       0.52 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_17_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.06       0.25 r
  U56/ZN (NOR3_X4)                         0.03       0.28 f
  U82/ZN (NAND3_X4)                        0.03       0.32 r
  U54/ZN (NOR3_X4)                         0.02       0.34 f
  U114/ZN (AND3_X4)                        0.08       0.42 f
  U90/ZN (AND3_X4)                         0.06       0.48 f
  U8/Z (XOR2_X2)                           0.04       0.53 r
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.14       0.14 r
  U83/ZN (NAND3_X2)                        0.04       0.18 f
  U58/ZN (NOR3_X4)                         0.06       0.23 r
  U102/ZN (NAND3_X2)                       0.04       0.28 f
  U56/ZN (NOR3_X4)                         0.05       0.33 r
  U82/ZN (NAND3_X4)                        0.04       0.37 f
  U54/ZN (NOR3_X4)                         0.06       0.43 r
  U114/ZN (AND3_X4)                        0.07       0.50 r
  U5/Z (XOR2_X2)                           0.02       0.52 f
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_15_/QN (DFFR_X1)       0.14       0.14 r
  U56/ZN (NOR3_X4)                         0.03       0.17 f
  U82/ZN (NAND3_X4)                        0.03       0.21 r
  U54/ZN (NOR3_X4)                         0.02       0.23 f
  U114/ZN (AND3_X4)                        0.08       0.31 f
  U52/ZN (AND3_X2)                         0.05       0.36 f
  U87/ZN (AND3_X4)                         0.06       0.43 f
  U13/ZN (AND2_X2)                         0.06       0.48 f
  U12/Z (XOR2_X2)                          0.04       0.52 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U58/ZN (NOR3_X4)                         0.03       0.34 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U111/ZN (NAND2_X1)                       0.06       0.49 r
  U41/ZN (XNOR2_X2)                        0.03       0.52 f
  ACCUM_REG_out_reg_13_/D (DFFR_X1)        0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.34 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.44 r
  U111/ZN (NAND2_X1)                       0.04       0.47 f
  U41/ZN (XNOR2_X2)                        0.05       0.53 r
  ACCUM_REG_out_reg_13_/D (DFFR_X1)        0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_17_/Q (DFFR_X1)        0.13       0.13 r
  U102/ZN (NAND3_X2)                       0.04       0.17 f
  U56/ZN (NOR3_X4)                         0.05       0.22 r
  U82/ZN (NAND3_X4)                        0.04       0.26 f
  U54/ZN (NOR3_X4)                         0.06       0.32 r
  U114/ZN (AND3_X4)                        0.07       0.39 r
  U52/ZN (AND3_X2)                         0.05       0.44 r
  U87/ZN (AND3_X4)                         0.06       0.49 r
  U11/Z (XOR2_X2)                          0.02       0.52 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.09       0.09 f
  U60/ZN (NOR3_X4)                         0.06       0.15 r
  U83/ZN (NAND3_X2)                        0.04       0.19 f
  U58/ZN (NOR3_X4)                         0.06       0.25 r
  U102/ZN (NAND3_X2)                       0.04       0.29 f
  U56/ZN (NOR3_X4)                         0.05       0.34 r
  U82/ZN (NAND3_X4)                        0.04       0.38 f
  U104/ZN (NOR2_X1)                        0.06       0.44 r
  U44/Z (XOR2_X2)                          0.08       0.52 r
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U58/ZN (NOR3_X4)                         0.03       0.33 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U101/ZN (NOR2_X1)                        0.04       0.43 f
  U38/Z (XOR2_X2)                          0.09       0.52 f
  ACCUM_REG_out_reg_15_/D (DFFR_X1)        0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U100/Z (XOR2_X1)                         0.09       0.51 f
  ACCUM_REG_out_reg_16_/D (DFFR_X1)        0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.13       0.13 r
  U83/ZN (NAND3_X2)                        0.04       0.17 f
  U58/ZN (NOR3_X4)                         0.06       0.22 r
  U102/ZN (NAND3_X2)                       0.04       0.27 f
  U56/ZN (NOR3_X4)                         0.05       0.32 r
  U82/ZN (NAND3_X4)                        0.04       0.36 f
  U54/ZN (NOR3_X4)                         0.06       0.42 r
  U109/ZN (NAND2_X1)                       0.03       0.45 f
  U3/ZN (XNOR2_X2)                         0.07       0.52 f
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U101/ZN (NOR2_X1)                        0.06       0.49 r
  U38/Z (XOR2_X2)                          0.03       0.52 f
  ACCUM_REG_out_reg_15_/D (DFFR_X1)        0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.14       0.14 r
  U83/ZN (NAND3_X2)                        0.04       0.18 f
  U58/ZN (NOR3_X4)                         0.06       0.23 r
  U102/ZN (NAND3_X2)                       0.04       0.28 f
  U56/ZN (NOR3_X4)                         0.05       0.33 r
  U82/ZN (NAND3_X4)                        0.04       0.37 f
  U54/ZN (NOR3_X4)                         0.06       0.43 r
  U106/Z (XOR2_X1)                         0.09       0.52 r
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_14_/Q (DFFR_X1)        0.22       0.22 f
  U82/ZN (NAND3_X4)                        0.04       0.26 r
  U54/ZN (NOR3_X4)                         0.02       0.28 f
  U114/ZN (AND3_X4)                        0.08       0.36 f
  U52/ZN (AND3_X2)                         0.05       0.41 f
  U87/ZN (AND3_X4)                         0.06       0.48 f
  U11/Z (XOR2_X2)                          0.04       0.52 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.09       0.09 f
  U60/ZN (NOR3_X4)                         0.06       0.15 r
  U83/ZN (NAND3_X2)                        0.04       0.19 f
  U58/ZN (NOR3_X4)                         0.06       0.25 r
  U102/ZN (NAND3_X2)                       0.04       0.29 f
  U56/ZN (NOR3_X4)                         0.05       0.34 r
  U82/ZN (NAND3_X4)                        0.04       0.38 f
  U54/ZN (NOR3_X4)                         0.06       0.44 r
  U109/ZN (NAND2_X1)                       0.03       0.47 f
  U3/ZN (XNOR2_X2)                         0.05       0.52 r
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.12       0.12 f
  U58/ZN (NOR3_X4)                         0.07       0.19 r
  U102/ZN (NAND3_X2)                       0.04       0.23 f
  U56/ZN (NOR3_X4)                         0.05       0.28 r
  U82/ZN (NAND3_X4)                        0.04       0.32 f
  U54/ZN (NOR3_X4)                         0.06       0.38 r
  U114/ZN (AND3_X4)                        0.07       0.45 r
  U5/Z (XOR2_X2)                           0.07       0.52 r
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.14       0.14 r
  U60/ZN (NOR3_X4)                         0.03       0.17 f
  U83/ZN (NAND3_X2)                        0.05       0.22 r
  U58/ZN (NOR3_X4)                         0.03       0.25 f
  U102/ZN (NAND3_X2)                       0.06       0.32 r
  U56/ZN (NOR3_X4)                         0.03       0.35 f
  U82/ZN (NAND3_X4)                        0.03       0.38 r
  U54/ZN (NOR3_X4)                         0.02       0.40 f
  U109/ZN (NAND2_X1)                       0.05       0.46 r
  U3/ZN (XNOR2_X2)                         0.07       0.52 r
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_8_/Q (DFFR_X1)         0.21       0.21 f
  U52/ZN (AND3_X2)                         0.07       0.28 f
  U87/ZN (AND3_X4)                         0.06       0.34 f
  U50/ZN (AND3_X2)                         0.05       0.39 f
  U78/ZN (NAND2_X2)                        0.03       0.43 r
  U103/Z (XOR2_X1)                         0.09       0.52 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U58/ZN (NOR3_X4)                         0.03       0.33 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U108/Z (XOR2_X1)                         0.08       0.51 f
  ACCUM_REG_out_reg_14_/D (DFFR_X1)        0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U102/ZN (NAND3_X2)                       0.04       0.42 f
  U56/ZN (NOR3_X4)                         0.05       0.48 r
  U108/Z (XOR2_X1)                         0.04       0.51 f
  ACCUM_REG_out_reg_14_/D (DFFR_X1)        0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U100/Z (XOR2_X1)                         0.09       0.51 f
  ACCUM_REG_out_reg_16_/D (DFFR_X1)        0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U101/ZN (NOR2_X1)                        0.06       0.49 r
  U38/Z (XOR2_X2)                          0.03       0.52 f
  ACCUM_REG_out_reg_15_/D (DFFR_X1)        0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_19_/QN (DFFR_X1)       0.09       0.09 f
  U58/ZN (NOR3_X4)                         0.04       0.13 r
  U102/ZN (NAND3_X2)                       0.04       0.18 f
  U56/ZN (NOR3_X4)                         0.05       0.23 r
  U82/ZN (NAND3_X4)                        0.04       0.27 f
  U54/ZN (NOR3_X4)                         0.06       0.33 r
  U114/ZN (AND3_X4)                        0.07       0.40 r
  U90/ZN (AND3_X4)                         0.06       0.45 r
  U8/Z (XOR2_X2)                           0.07       0.52 r
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U89/Z (BUF_X32)                          0.11       0.41 r
  U81/ZN (NOR2_X2)                         0.02       0.43 f
  U32/Z (XOR2_X2)                          0.08       0.52 f
  ACCUM_REG_out_reg_19_/D (DFFR_X1)        0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.14       0.14 r
  U102/ZN (NAND3_X2)                       0.04       0.18 f
  U56/ZN (NOR3_X4)                         0.05       0.23 r
  U82/ZN (NAND3_X4)                        0.04       0.27 f
  U54/ZN (NOR3_X4)                         0.06       0.33 r
  U114/ZN (AND3_X4)                        0.07       0.40 r
  U7/ZN (AND2_X2)                          0.05       0.45 r
  U6/Z (XOR2_X2)                           0.07       0.52 r
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.05       0.24 r
  U58/ZN (NOR3_X4)                         0.03       0.27 f
  U102/ZN (NAND3_X2)                       0.06       0.34 r
  U56/ZN (NOR3_X4)                         0.03       0.37 f
  U82/ZN (NAND3_X4)                        0.03       0.40 r
  U104/ZN (NOR2_X1)                        0.03       0.43 f
  U44/Z (XOR2_X2)                          0.09       0.51 f
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_7_/Q (DFFR_X1)         0.20       0.20 f
  U52/ZN (AND3_X2)                         0.08       0.28 f
  U87/ZN (AND3_X4)                         0.06       0.34 f
  U50/ZN (AND3_X2)                         0.05       0.39 f
  U78/ZN (NAND2_X2)                        0.03       0.43 r
  U103/Z (XOR2_X1)                         0.09       0.51 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_9_/Q (DFFR_X1)         0.19       0.19 f
  U114/ZN (AND3_X4)                        0.09       0.28 f
  U52/ZN (AND3_X2)                         0.05       0.33 f
  U87/ZN (AND3_X4)                         0.06       0.40 f
  U50/ZN (AND3_X2)                         0.05       0.45 f
  U78/ZN (NAND2_X2)                        0.03       0.48 r
  U103/Z (XOR2_X1)                         0.03       0.51 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.14       0.14 r
  U102/ZN (NAND3_X2)                       0.04       0.18 f
  U56/ZN (NOR3_X4)                         0.05       0.23 r
  U82/ZN (NAND3_X4)                        0.04       0.27 f
  U54/ZN (NOR3_X4)                         0.06       0.33 r
  U114/ZN (AND3_X4)                        0.07       0.40 r
  U90/ZN (AND3_X4)                         0.06       0.46 r
  U10/ZN (NAND2_X2)                        0.02       0.48 f
  U9/ZN (XNOR2_X2)                         0.04       0.52 r
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_17_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.06       0.25 r
  U56/ZN (NOR3_X4)                         0.03       0.28 f
  U82/ZN (NAND3_X4)                        0.03       0.32 r
  U54/ZN (NOR3_X4)                         0.02       0.34 f
  U114/ZN (AND3_X4)                        0.08       0.42 f
  U7/ZN (AND2_X2)                          0.06       0.48 f
  U6/Z (XOR2_X2)                           0.04       0.52 r
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.24 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U89/Z (BUF_X32)                          0.16       0.44 f
  U81/ZN (NOR2_X2)                         0.05       0.49 r
  U32/Z (XOR2_X2)                          0.02       0.51 f
  ACCUM_REG_out_reg_19_/D (DFFR_X1)        0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U58/ZN (NOR3_X4)                         0.03       0.33 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U111/ZN (NAND2_X1)                       0.06       0.48 r
  U41/ZN (XNOR2_X2)                        0.03       0.51 f
  ACCUM_REG_out_reg_13_/D (DFFR_X1)        0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U58/ZN (NOR3_X4)                         0.03       0.35 f
  U102/ZN (NAND3_X2)                       0.06       0.41 r
  U56/ZN (NOR3_X4)                         0.03       0.44 f
  U82/ZN (NAND3_X4)                        0.03       0.48 r
  U105/Z (XOR2_X1)                         0.03       0.51 f
  ACCUM_REG_out_reg_12_/D (DFFR_X1)        0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U89/Z (BUF_X32)                          0.16       0.46 f
  U30/Z (XOR2_X2)                          0.06       0.52 r
  ACCUM_REG_out_reg_20_/D (DFFR_X1)        0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.24 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.33 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U101/ZN (NOR2_X1)                        0.06       0.44 r
  U38/Z (XOR2_X2)                          0.08       0.52 r
  ACCUM_REG_out_reg_15_/D (DFFR_X1)        0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.42


  Startpoint: ACCUM_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_17_/Q (DFFR_X1)        0.13       0.13 r
  U102/ZN (NAND3_X2)                       0.04       0.17 f
  U56/ZN (NOR3_X4)                         0.05       0.22 r
  U82/ZN (NAND3_X4)                        0.04       0.26 f
  U54/ZN (NOR3_X4)                         0.06       0.32 r
  U114/ZN (AND3_X4)                        0.07       0.39 r
  U90/ZN (AND3_X4)                         0.06       0.45 r
  U8/Z (XOR2_X2)                           0.07       0.52 r
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.24 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.33 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.43 r
  U111/ZN (NAND2_X1)                       0.04       0.47 f
  U41/ZN (XNOR2_X2)                        0.05       0.52 r
  ACCUM_REG_out_reg_13_/D (DFFR_X1)        0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U102/ZN (NAND3_X2)                       0.04       0.42 f
  U100/Z (XOR2_X1)                         0.09       0.51 f
  ACCUM_REG_out_reg_16_/D (DFFR_X1)        0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.09       0.09 f
  U76/ZN (NOR3_X4)                         0.04       0.13 r
  U84/ZN (NAND3_X4)                        0.03       0.17 f
  U60/ZN (NOR3_X4)                         0.04       0.21 r
  U83/ZN (NAND3_X2)                        0.04       0.25 f
  U58/ZN (NOR3_X4)                         0.06       0.31 r
  U102/ZN (NAND3_X2)                       0.04       0.35 f
  U56/ZN (NOR3_X4)                         0.05       0.40 r
  U111/ZN (NAND2_X1)                       0.04       0.44 f
  U41/ZN (XNOR2_X2)                        0.07       0.51 f
  ACCUM_REG_out_reg_13_/D (DFFR_X1)        0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U102/ZN (NAND3_X2)                       0.04       0.42 f
  U101/ZN (NOR2_X1)                        0.06       0.48 r
  U38/Z (XOR2_X2)                          0.03       0.51 f
  ACCUM_REG_out_reg_15_/D (DFFR_X1)        0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U58/ZN (NOR3_X4)                         0.03       0.35 f
  U102/ZN (NAND3_X2)                       0.06       0.41 r
  U56/ZN (NOR3_X4)                         0.03       0.44 f
  U108/Z (XOR2_X1)                         0.07       0.51 r
  ACCUM_REG_out_reg_14_/D (DFFR_X1)        0.00       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_14_/Q (DFFR_X1)        0.22       0.22 f
  U82/ZN (NAND3_X4)                        0.04       0.26 r
  U54/ZN (NOR3_X4)                         0.02       0.28 f
  U114/ZN (AND3_X4)                        0.08       0.36 f
  U90/ZN (AND3_X4)                         0.06       0.43 f
  U10/ZN (NAND2_X2)                        0.03       0.45 r
  U9/ZN (XNOR2_X2)                         0.06       0.52 r
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.05       0.24 r
  U58/ZN (NOR3_X4)                         0.03       0.27 f
  U102/ZN (NAND3_X2)                       0.06       0.34 r
  U56/ZN (NOR3_X4)                         0.03       0.37 f
  U82/ZN (NAND3_X4)                        0.03       0.40 r
  U54/ZN (NOR3_X4)                         0.02       0.42 f
  U106/Z (XOR2_X1)                         0.08       0.51 f
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.13       0.13 r
  U83/ZN (NAND3_X2)                        0.04       0.17 f
  U58/ZN (NOR3_X4)                         0.06       0.22 r
  U102/ZN (NAND3_X2)                       0.04       0.27 f
  U56/ZN (NOR3_X4)                         0.05       0.32 r
  U82/ZN (NAND3_X4)                        0.04       0.36 f
  U54/ZN (NOR3_X4)                         0.06       0.42 r
  U114/ZN (AND3_X4)                        0.07       0.49 r
  U5/Z (XOR2_X2)                           0.02       0.51 f
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_19_/QN (DFFR_X1)       0.09       0.09 f
  U58/ZN (NOR3_X4)                         0.04       0.13 r
  U102/ZN (NAND3_X2)                       0.04       0.18 f
  U56/ZN (NOR3_X4)                         0.05       0.23 r
  U82/ZN (NAND3_X4)                        0.04       0.27 f
  U54/ZN (NOR3_X4)                         0.06       0.33 r
  U114/ZN (AND3_X4)                        0.07       0.40 r
  U7/ZN (AND2_X2)                          0.05       0.44 r
  U6/Z (XOR2_X2)                           0.07       0.51 r
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.14       0.14 r
  U76/ZN (NOR3_X4)                         0.02       0.16 f
  U84/ZN (NAND3_X4)                        0.03       0.19 r
  U60/ZN (NOR3_X4)                         0.02       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U106/Z (XOR2_X1)                         0.07       0.51 r
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U58/ZN (NOR3_X4)                         0.03       0.35 f
  U102/ZN (NAND3_X2)                       0.06       0.41 r
  U100/Z (XOR2_X1)                         0.09       0.51 r
  ACCUM_REG_out_reg_16_/D (DFFR_X1)        0.00       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_15_/QN (DFFR_X1)       0.14       0.14 r
  U56/ZN (NOR3_X4)                         0.03       0.17 f
  U82/ZN (NAND3_X4)                        0.03       0.21 r
  U54/ZN (NOR3_X4)                         0.02       0.23 f
  U114/ZN (AND3_X4)                        0.08       0.31 f
  U52/ZN (AND3_X2)                         0.05       0.36 f
  U87/ZN (AND3_X4)                         0.06       0.43 f
  U11/Z (XOR2_X2)                          0.08       0.51 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.06       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U106/Z (XOR2_X1)                         0.07       0.51 r
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_19_/QN (DFFR_X1)       0.09       0.09 f
  U58/ZN (NOR3_X4)                         0.04       0.13 r
  U102/ZN (NAND3_X2)                       0.04       0.18 f
  U56/ZN (NOR3_X4)                         0.05       0.23 r
  U82/ZN (NAND3_X4)                        0.04       0.27 f
  U54/ZN (NOR3_X4)                         0.06       0.33 r
  U114/ZN (AND3_X4)                        0.07       0.40 r
  U90/ZN (AND3_X4)                         0.06       0.45 r
  U10/ZN (NAND2_X2)                        0.02       0.47 f
  U9/ZN (XNOR2_X2)                         0.04       0.52 r
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.09       0.09 f
  U76/ZN (NOR3_X4)                         0.04       0.13 r
  U84/ZN (NAND3_X4)                        0.03       0.17 f
  U60/ZN (NOR3_X4)                         0.04       0.21 r
  U83/ZN (NAND3_X2)                        0.04       0.25 f
  U58/ZN (NOR3_X4)                         0.06       0.31 r
  U102/ZN (NAND3_X2)                       0.04       0.35 f
  U56/ZN (NOR3_X4)                         0.05       0.40 r
  U82/ZN (NAND3_X4)                        0.04       0.44 f
  U105/Z (XOR2_X1)                         0.07       0.51 r
  ACCUM_REG_out_reg_12_/D (DFFR_X1)        0.00       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.13       0.13 r
  U83/ZN (NAND3_X2)                        0.04       0.17 f
  U58/ZN (NOR3_X4)                         0.06       0.22 r
  U102/ZN (NAND3_X2)                       0.04       0.27 f
  U56/ZN (NOR3_X4)                         0.05       0.32 r
  U82/ZN (NAND3_X4)                        0.04       0.36 f
  U54/ZN (NOR3_X4)                         0.06       0.42 r
  U106/Z (XOR2_X1)                         0.09       0.51 r
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_14_/Q (DFFR_X1)        0.16       0.16 r
  U82/ZN (NAND3_X4)                        0.04       0.21 f
  U54/ZN (NOR3_X4)                         0.06       0.26 r
  U114/ZN (AND3_X4)                        0.07       0.33 r
  U52/ZN (AND3_X2)                         0.05       0.38 r
  U87/ZN (AND3_X4)                         0.06       0.44 r
  U13/ZN (AND2_X2)                         0.05       0.49 r
  U12/Z (XOR2_X2)                          0.02       0.51 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_14_/Q (DFFR_X1)        0.22       0.22 f
  U82/ZN (NAND3_X4)                        0.04       0.26 r
  U54/ZN (NOR3_X4)                         0.02       0.28 f
  U114/ZN (AND3_X4)                        0.08       0.36 f
  U90/ZN (AND3_X4)                         0.06       0.43 f
  U8/Z (XOR2_X2)                           0.08       0.51 f
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.05       0.24 r
  U58/ZN (NOR3_X4)                         0.03       0.27 f
  U102/ZN (NAND3_X2)                       0.06       0.34 r
  U56/ZN (NOR3_X4)                         0.03       0.37 f
  U82/ZN (NAND3_X4)                        0.03       0.40 r
  U54/ZN (NOR3_X4)                         0.02       0.42 f
  U109/ZN (NAND2_X1)                       0.05       0.48 r
  U3/ZN (XNOR2_X2)                         0.03       0.51 f
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.14       0.14 r
  U76/ZN (NOR3_X4)                         0.02       0.16 f
  U84/ZN (NAND3_X4)                        0.03       0.19 r
  U60/ZN (NOR3_X4)                         0.02       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U105/Z (XOR2_X1)                         0.09       0.51 r
  ACCUM_REG_out_reg_12_/D (DFFR_X1)        0.00       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U89/Z (BUF_X32)                          0.11       0.44 r
  U30/Z (XOR2_X2)                          0.07       0.51 r
  ACCUM_REG_out_reg_20_/D (DFFR_X1)        0.00       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_14_/Q (DFFR_X1)        0.16       0.16 r
  U82/ZN (NAND3_X4)                        0.04       0.21 f
  U54/ZN (NOR3_X4)                         0.06       0.26 r
  U114/ZN (AND3_X4)                        0.07       0.33 r
  U52/ZN (AND3_X2)                         0.05       0.38 r
  U87/ZN (AND3_X4)                         0.06       0.44 r
  U86/ZN (AND3_X4)                         0.05       0.49 r
  U15/Z (XOR2_X2)                          0.02       0.51 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.06       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U105/Z (XOR2_X1)                         0.09       0.51 r
  ACCUM_REG_out_reg_12_/D (DFFR_X1)        0.00       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.17       0.17 r
  U60/ZN (NOR3_X4)                         0.04       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.35 r
  U56/ZN (NOR3_X4)                         0.03       0.38 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U54/ZN (NOR3_X4)                         0.02       0.44 f
  U106/Z (XOR2_X1)                         0.07       0.51 r
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.09       0.09 f
  U76/ZN (NOR3_X4)                         0.04       0.13 r
  U84/ZN (NAND3_X4)                        0.03       0.17 f
  U60/ZN (NOR3_X4)                         0.04       0.21 r
  U83/ZN (NAND3_X2)                        0.04       0.25 f
  U89/Z (BUF_X32)                          0.16       0.41 f
  U30/Z (XOR2_X2)                          0.09       0.50 f
  ACCUM_REG_out_reg_20_/D (DFFR_X1)        0.00       0.50 f
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U58/ZN (NOR3_X4)                         0.03       0.36 f
  U102/ZN (NAND3_X2)                       0.06       0.43 r
  U101/ZN (NOR2_X1)                        0.04       0.46 f
  U38/Z (XOR2_X2)                          0.05       0.51 r
  ACCUM_REG_out_reg_15_/D (DFFR_X1)        0.00       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_17_/Q (DFFR_X1)        0.13       0.13 r
  U102/ZN (NAND3_X2)                       0.04       0.17 f
  U56/ZN (NOR3_X4)                         0.05       0.22 r
  U82/ZN (NAND3_X4)                        0.04       0.26 f
  U54/ZN (NOR3_X4)                         0.06       0.32 r
  U114/ZN (AND3_X4)                        0.07       0.39 r
  U7/ZN (AND2_X2)                          0.05       0.44 r
  U6/Z (XOR2_X2)                           0.07       0.51 r
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.11       0.11 f
  U60/ZN (NOR3_X4)                         0.07       0.18 r
  U83/ZN (NAND3_X2)                        0.04       0.22 f
  U58/ZN (NOR3_X4)                         0.06       0.28 r
  U102/ZN (NAND3_X2)                       0.04       0.32 f
  U56/ZN (NOR3_X4)                         0.05       0.37 r
  U82/ZN (NAND3_X4)                        0.04       0.41 f
  U54/ZN (NOR3_X4)                         0.06       0.47 r
  U106/Z (XOR2_X1)                         0.03       0.50 f
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.50 f
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.14       0.14 r
  U83/ZN (NAND3_X2)                        0.04       0.18 f
  U58/ZN (NOR3_X4)                         0.06       0.23 r
  U102/ZN (NAND3_X2)                       0.04       0.28 f
  U56/ZN (NOR3_X4)                         0.05       0.33 r
  U82/ZN (NAND3_X4)                        0.04       0.37 f
  U104/ZN (NOR2_X1)                        0.06       0.43 r
  U44/Z (XOR2_X2)                          0.08       0.51 r
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_12_/QN (DFFR_X1)       0.11       0.11 f
  U54/ZN (NOR3_X4)                         0.07       0.18 r
  U114/ZN (AND3_X4)                        0.07       0.25 r
  U52/ZN (AND3_X2)                         0.05       0.29 r
  U87/ZN (AND3_X4)                         0.06       0.35 r
  U50/ZN (AND3_X2)                         0.05       0.40 r
  U78/ZN (NAND2_X2)                        0.02       0.42 f
  U103/Z (XOR2_X1)                         0.08       0.50 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.50 f
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_10_/Q (DFFR_X1)        0.20       0.20 f
  U114/ZN (AND3_X4)                        0.07       0.27 f
  U52/ZN (AND3_X2)                         0.05       0.32 f
  U87/ZN (AND3_X4)                         0.06       0.39 f
  U50/ZN (AND3_X2)                         0.05       0.44 f
  U78/ZN (NAND2_X2)                        0.03       0.47 r
  U103/Z (XOR2_X1)                         0.03       0.50 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.50 f
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_19_/QN (DFFR_X1)       0.14       0.14 r
  U58/ZN (NOR3_X4)                         0.02       0.16 f
  U102/ZN (NAND3_X2)                       0.06       0.22 r
  U56/ZN (NOR3_X4)                         0.03       0.25 f
  U82/ZN (NAND3_X4)                        0.03       0.29 r
  U54/ZN (NOR3_X4)                         0.02       0.31 f
  U114/ZN (AND3_X4)                        0.08       0.39 f
  U90/ZN (AND3_X4)                         0.06       0.45 f
  U10/ZN (NAND2_X2)                        0.03       0.48 r
  U9/ZN (XNOR2_X2)                         0.02       0.51 f
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.17       0.17 r
  U60/ZN (NOR3_X4)                         0.04       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.35 r
  U56/ZN (NOR3_X4)                         0.03       0.38 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U105/Z (XOR2_X1)                         0.09       0.50 r
  ACCUM_REG_out_reg_12_/D (DFFR_X1)        0.00       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_17_/Q (DFFR_X1)        0.13       0.13 r
  U102/ZN (NAND3_X2)                       0.04       0.17 f
  U56/ZN (NOR3_X4)                         0.05       0.22 r
  U82/ZN (NAND3_X4)                        0.04       0.26 f
  U54/ZN (NOR3_X4)                         0.06       0.32 r
  U114/ZN (AND3_X4)                        0.07       0.39 r
  U90/ZN (AND3_X4)                         0.06       0.45 r
  U10/ZN (NAND2_X2)                        0.02       0.47 f
  U9/ZN (XNOR2_X2)                         0.04       0.51 r
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_15_/QN (DFFR_X1)       0.09       0.09 f
  U56/ZN (NOR3_X4)                         0.07       0.16 r
  U82/ZN (NAND3_X4)                        0.04       0.20 f
  U54/ZN (NOR3_X4)                         0.06       0.26 r
  U114/ZN (AND3_X4)                        0.07       0.33 r
  U52/ZN (AND3_X2)                         0.05       0.37 r
  U87/ZN (AND3_X4)                         0.06       0.43 r
  U13/ZN (AND2_X2)                         0.05       0.48 r
  U12/Z (XOR2_X2)                          0.02       0.50 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.50 f
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_16_/QN (DFFR_X1)       0.17       0.17 r
  U56/ZN (NOR3_X4)                         0.04       0.21 f
  U82/ZN (NAND3_X4)                        0.03       0.25 r
  U54/ZN (NOR3_X4)                         0.02       0.27 f
  U114/ZN (AND3_X4)                        0.08       0.35 f
  U52/ZN (AND3_X2)                         0.05       0.40 f
  U87/ZN (AND3_X4)                         0.06       0.46 f
  U11/Z (XOR2_X2)                          0.04       0.51 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.14       0.14 r
  U83/ZN (NAND3_X2)                        0.04       0.18 f
  U58/ZN (NOR3_X4)                         0.06       0.23 r
  U102/ZN (NAND3_X2)                       0.04       0.28 f
  U56/ZN (NOR3_X4)                         0.05       0.33 r
  U82/ZN (NAND3_X4)                        0.04       0.37 f
  U54/ZN (NOR3_X4)                         0.06       0.43 r
  U109/ZN (NAND2_X1)                       0.03       0.46 f
  U3/ZN (XNOR2_X2)                         0.05       0.51 r
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_15_/QN (DFFR_X1)       0.09       0.09 f
  U56/ZN (NOR3_X4)                         0.07       0.16 r
  U82/ZN (NAND3_X4)                        0.04       0.20 f
  U54/ZN (NOR3_X4)                         0.06       0.26 r
  U114/ZN (AND3_X4)                        0.07       0.33 r
  U52/ZN (AND3_X2)                         0.05       0.37 r
  U87/ZN (AND3_X4)                         0.06       0.43 r
  U86/ZN (AND3_X4)                         0.05       0.48 r
  U15/Z (XOR2_X2)                          0.02       0.50 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.50 f
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U97/ZN (NAND2_X1)                        0.06       0.44 r
  U35/ZN (XNOR2_X2)                        0.07       0.51 r
  ACCUM_REG_out_reg_17_/D (DFFR_X1)        0.00       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U89/Z (BUF_X32)                          0.11       0.44 r
  U81/ZN (NOR2_X2)                         0.02       0.46 f
  U32/Z (XOR2_X2)                          0.05       0.51 r
  ACCUM_REG_out_reg_19_/D (DFFR_X1)        0.00       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_17_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.06       0.25 r
  U56/ZN (NOR3_X4)                         0.03       0.28 f
  U82/ZN (NAND3_X4)                        0.03       0.32 r
  U54/ZN (NOR3_X4)                         0.02       0.34 f
  U114/ZN (AND3_X4)                        0.08       0.42 f
  U5/Z (XOR2_X2)                           0.08       0.50 f
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.50 f
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_14_/Q (DFFR_X1)        0.16       0.16 r
  U82/ZN (NAND3_X4)                        0.04       0.21 f
  U54/ZN (NOR3_X4)                         0.06       0.26 r
  U114/ZN (AND3_X4)                        0.07       0.33 r
  U52/ZN (AND3_X2)                         0.05       0.38 r
  U87/ZN (AND3_X4)                         0.06       0.44 r
  U11/Z (XOR2_X2)                          0.07       0.51 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_11_/QN (DFFR_X1)       0.14       0.14 r
  U54/ZN (NOR3_X4)                         0.02       0.16 f
  U114/ZN (AND3_X4)                        0.08       0.24 f
  U52/ZN (AND3_X2)                         0.05       0.29 f
  U87/ZN (AND3_X4)                         0.06       0.35 f
  U50/ZN (AND3_X2)                         0.05       0.41 f
  U78/ZN (NAND2_X2)                        0.03       0.44 r
  U80/ZN (NOR2_X2)                         0.02       0.46 f
  U47/Z (XOR2_X2)                          0.04       0.51 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U97/ZN (NAND2_X1)                        0.06       0.44 r
  U35/ZN (XNOR2_X2)                        0.07       0.51 r
  ACCUM_REG_out_reg_17_/D (DFFR_X1)        0.00       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U58/ZN (NOR3_X4)                         0.03       0.34 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.47 r
  U105/Z (XOR2_X1)                         0.03       0.50 f
  ACCUM_REG_out_reg_12_/D (DFFR_X1)        0.00       0.50 f
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.14       0.14 r
  U76/ZN (NOR3_X4)                         0.02       0.16 f
  U84/ZN (NAND3_X4)                        0.03       0.19 r
  U60/ZN (NOR3_X4)                         0.02       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U111/ZN (NAND2_X1)                       0.06       0.44 r
  U41/ZN (XNOR2_X2)                        0.07       0.51 r
  ACCUM_REG_out_reg_13_/D (DFFR_X1)        0.00       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.06       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U111/ZN (NAND2_X1)                       0.06       0.44 r
  U41/ZN (XNOR2_X2)                        0.07       0.51 r
  ACCUM_REG_out_reg_13_/D (DFFR_X1)        0.00       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.11       0.11 f
  U60/ZN (NOR3_X4)                         0.07       0.18 r
  U83/ZN (NAND3_X2)                        0.04       0.22 f
  U89/Z (BUF_X32)                          0.16       0.38 f
  U81/ZN (NOR2_X2)                         0.05       0.43 r
  U32/Z (XOR2_X2)                          0.07       0.51 r
  ACCUM_REG_out_reg_19_/D (DFFR_X1)        0.00       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.11       0.11 f
  U60/ZN (NOR3_X4)                         0.07       0.18 r
  U83/ZN (NAND3_X2)                        0.04       0.22 f
  U58/ZN (NOR3_X4)                         0.06       0.28 r
  U102/ZN (NAND3_X2)                       0.04       0.32 f
  U56/ZN (NOR3_X4)                         0.05       0.37 r
  U82/ZN (NAND3_X4)                        0.04       0.41 f
  U105/Z (XOR2_X1)                         0.09       0.50 f
  ACCUM_REG_out_reg_12_/D (DFFR_X1)        0.00       0.50 f
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_14_/Q (DFFR_X1)        0.22       0.22 f
  U82/ZN (NAND3_X4)                        0.04       0.26 r
  U54/ZN (NOR3_X4)                         0.02       0.28 f
  U114/ZN (AND3_X4)                        0.08       0.36 f
  U7/ZN (AND2_X2)                          0.06       0.42 f
  U6/Z (XOR2_X2)                           0.08       0.50 f
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.50 f
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.11       0.11 f
  U60/ZN (NOR3_X4)                         0.07       0.18 r
  U83/ZN (NAND3_X2)                        0.04       0.22 f
  U58/ZN (NOR3_X4)                         0.06       0.28 r
  U102/ZN (NAND3_X2)                       0.04       0.32 f
  U56/ZN (NOR3_X4)                         0.05       0.37 r
  U82/ZN (NAND3_X4)                        0.04       0.41 f
  U104/ZN (NOR2_X1)                        0.06       0.47 r
  U44/Z (XOR2_X2)                          0.03       0.50 f
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.50 f
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U89/Z (BUF_X32)                          0.16       0.45 f
  U30/Z (XOR2_X2)                          0.06       0.50 r
  ACCUM_REG_out_reg_20_/D (DFFR_X1)        0.00       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_13_/Q (DFFR_X1)        0.21       0.21 f
  U82/ZN (NAND3_X4)                        0.04       0.24 r
  U54/ZN (NOR3_X4)                         0.02       0.27 f
  U114/ZN (AND3_X4)                        0.08       0.35 f
  U52/ZN (AND3_X2)                         0.05       0.40 f
  U87/ZN (AND3_X4)                         0.06       0.46 f
  U11/Z (XOR2_X2)                          0.04       0.51 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U58/ZN (NOR3_X4)                         0.03       0.34 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U108/Z (XOR2_X1)                         0.07       0.50 r
  ACCUM_REG_out_reg_14_/D (DFFR_X1)        0.00       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.17       0.17 r
  U60/ZN (NOR3_X4)                         0.04       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.35 r
  U56/ZN (NOR3_X4)                         0.03       0.38 f
  U111/ZN (NAND2_X1)                       0.06       0.44 r
  U41/ZN (XNOR2_X2)                        0.07       0.50 r
  ACCUM_REG_out_reg_13_/D (DFFR_X1)        0.00       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_15_/QN (DFFR_X1)       0.09       0.09 f
  U56/ZN (NOR3_X4)                         0.07       0.16 r
  U82/ZN (NAND3_X4)                        0.04       0.20 f
  U54/ZN (NOR3_X4)                         0.06       0.26 r
  U114/ZN (AND3_X4)                        0.07       0.33 r
  U52/ZN (AND3_X2)                         0.05       0.37 r
  U87/ZN (AND3_X4)                         0.06       0.43 r
  U11/Z (XOR2_X2)                          0.07       0.50 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U58/ZN (NOR3_X4)                         0.03       0.34 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U100/Z (XOR2_X1)                         0.09       0.50 r
  ACCUM_REG_out_reg_16_/D (DFFR_X1)        0.00       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_12_/QN (DFFR_X1)       0.17       0.17 r
  U54/ZN (NOR3_X4)                         0.04       0.21 f
  U114/ZN (AND3_X4)                        0.08       0.29 f
  U52/ZN (AND3_X2)                         0.05       0.34 f
  U87/ZN (AND3_X4)                         0.06       0.40 f
  U86/ZN (AND3_X4)                         0.06       0.46 f
  U15/Z (XOR2_X2)                          0.04       0.50 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_16_/QN (DFFR_X1)       0.17       0.17 r
  U56/ZN (NOR3_X4)                         0.04       0.21 f
  U82/ZN (NAND3_X4)                        0.03       0.25 r
  U54/ZN (NOR3_X4)                         0.02       0.27 f
  U114/ZN (AND3_X4)                        0.08       0.35 f
  U90/ZN (AND3_X4)                         0.06       0.41 f
  U10/ZN (NAND2_X2)                        0.03       0.44 r
  U9/ZN (XNOR2_X2)                         0.06       0.50 r
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U100/Z (XOR2_X1)                         0.07       0.50 r
  ACCUM_REG_out_reg_16_/D (DFFR_X1)        0.00       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U89/Z (BUF_X32)                          0.11       0.43 r
  U30/Z (XOR2_X2)                          0.07       0.50 r
  ACCUM_REG_out_reg_20_/D (DFFR_X1)        0.00       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.09       0.09 f
  U76/ZN (NOR3_X4)                         0.04       0.13 r
  U84/ZN (NAND3_X4)                        0.03       0.17 f
  U60/ZN (NOR3_X4)                         0.04       0.21 r
  U83/ZN (NAND3_X2)                        0.04       0.25 f
  U58/ZN (NOR3_X4)                         0.06       0.31 r
  U102/ZN (NAND3_X2)                       0.04       0.35 f
  U56/ZN (NOR3_X4)                         0.05       0.40 r
  U108/Z (XOR2_X1)                         0.09       0.50 r
  ACCUM_REG_out_reg_14_/D (DFFR_X1)        0.00       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.13       0.13 r
  U83/ZN (NAND3_X2)                        0.04       0.17 f
  U58/ZN (NOR3_X4)                         0.06       0.22 r
  U102/ZN (NAND3_X2)                       0.04       0.27 f
  U56/ZN (NOR3_X4)                         0.05       0.32 r
  U82/ZN (NAND3_X4)                        0.04       0.36 f
  U104/ZN (NOR2_X1)                        0.06       0.42 r
  U44/Z (XOR2_X2)                          0.08       0.50 r
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_12_/QN (DFFR_X1)       0.17       0.17 r
  U54/ZN (NOR3_X4)                         0.04       0.21 f
  U114/ZN (AND3_X4)                        0.08       0.29 f
  U52/ZN (AND3_X2)                         0.05       0.34 f
  U87/ZN (AND3_X4)                         0.06       0.40 f
  U13/ZN (AND2_X2)                         0.06       0.46 f
  U12/Z (XOR2_X2)                          0.04       0.50 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U58/ZN (NOR3_X4)                         0.03       0.33 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U82/ZN (NAND3_X4)                        0.03       0.46 r
  U105/Z (XOR2_X1)                         0.03       0.49 f
  ACCUM_REG_out_reg_12_/D (DFFR_X1)        0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_16_/QN (DFFR_X1)       0.11       0.11 f
  U56/ZN (NOR3_X4)                         0.08       0.19 r
  U82/ZN (NAND3_X4)                        0.04       0.23 f
  U54/ZN (NOR3_X4)                         0.06       0.29 r
  U114/ZN (AND3_X4)                        0.07       0.36 r
  U90/ZN (AND3_X4)                         0.06       0.41 r
  U10/ZN (NAND2_X2)                        0.02       0.43 f
  U9/ZN (XNOR2_X2)                         0.06       0.50 f
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.50 f
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U58/ZN (NOR3_X4)                         0.03       0.35 f
  U102/ZN (NAND3_X2)                       0.06       0.41 r
  U101/ZN (NOR2_X1)                        0.04       0.45 f
  U38/Z (XOR2_X2)                          0.05       0.50 r
  ACCUM_REG_out_reg_15_/D (DFFR_X1)        0.00       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_16_/QN (DFFR_X1)       0.17       0.17 r
  U56/ZN (NOR3_X4)                         0.04       0.21 f
  U82/ZN (NAND3_X4)                        0.03       0.25 r
  U54/ZN (NOR3_X4)                         0.02       0.27 f
  U114/ZN (AND3_X4)                        0.08       0.35 f
  U90/ZN (AND3_X4)                         0.06       0.41 f
  U8/Z (XOR2_X2)                           0.08       0.49 f
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U102/ZN (NAND3_X2)                       0.04       0.43 f
  U100/Z (XOR2_X1)                         0.07       0.49 r
  ACCUM_REG_out_reg_16_/D (DFFR_X1)        0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_13_/Q (DFFR_X1)        0.15       0.15 r
  U82/ZN (NAND3_X4)                        0.04       0.19 f
  U54/ZN (NOR3_X4)                         0.06       0.25 r
  U114/ZN (AND3_X4)                        0.07       0.32 r
  U52/ZN (AND3_X2)                         0.05       0.36 r
  U87/ZN (AND3_X4)                         0.06       0.42 r
  U13/ZN (AND2_X2)                         0.05       0.47 r
  U12/Z (XOR2_X2)                          0.02       0.49 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.14       0.14 r
  U60/ZN (NOR3_X4)                         0.03       0.17 f
  U83/ZN (NAND3_X2)                        0.05       0.22 r
  U58/ZN (NOR3_X4)                         0.03       0.25 f
  U102/ZN (NAND3_X2)                       0.06       0.32 r
  U56/ZN (NOR3_X4)                         0.03       0.35 f
  U82/ZN (NAND3_X4)                        0.03       0.38 r
  U104/ZN (NOR2_X1)                        0.03       0.41 f
  U44/Z (XOR2_X2)                          0.09       0.49 f
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.13       0.13 r
  U83/ZN (NAND3_X2)                        0.04       0.17 f
  U58/ZN (NOR3_X4)                         0.06       0.22 r
  U102/ZN (NAND3_X2)                       0.04       0.27 f
  U56/ZN (NOR3_X4)                         0.05       0.32 r
  U82/ZN (NAND3_X4)                        0.04       0.36 f
  U54/ZN (NOR3_X4)                         0.06       0.42 r
  U109/ZN (NAND2_X1)                       0.03       0.45 f
  U3/ZN (XNOR2_X2)                         0.05       0.50 r
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U58/ZN (NOR3_X4)                         0.03       0.33 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U56/ZN (NOR3_X4)                         0.03       0.43 f
  U108/Z (XOR2_X1)                         0.07       0.49 r
  ACCUM_REG_out_reg_14_/D (DFFR_X1)        0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_13_/Q (DFFR_X1)        0.21       0.21 f
  U82/ZN (NAND3_X4)                        0.04       0.24 r
  U54/ZN (NOR3_X4)                         0.02       0.27 f
  U114/ZN (AND3_X4)                        0.08       0.35 f
  U90/ZN (AND3_X4)                         0.06       0.41 f
  U10/ZN (NAND2_X2)                        0.03       0.44 r
  U9/ZN (XNOR2_X2)                         0.06       0.50 r
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_13_/Q (DFFR_X1)        0.15       0.15 r
  U82/ZN (NAND3_X4)                        0.04       0.19 f
  U54/ZN (NOR3_X4)                         0.06       0.25 r
  U114/ZN (AND3_X4)                        0.07       0.32 r
  U52/ZN (AND3_X2)                         0.05       0.36 r
  U87/ZN (AND3_X4)                         0.06       0.42 r
  U86/ZN (AND3_X4)                         0.05       0.47 r
  U15/Z (XOR2_X2)                          0.02       0.49 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.14       0.14 r
  U76/ZN (NOR3_X4)                         0.02       0.16 f
  U84/ZN (NAND3_X4)                        0.03       0.19 r
  U60/ZN (NOR3_X4)                         0.02       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U104/ZN (NOR2_X1)                        0.03       0.45 f
  U44/Z (XOR2_X2)                          0.05       0.50 r
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.06       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U104/ZN (NOR2_X1)                        0.03       0.45 f
  U44/Z (XOR2_X2)                          0.05       0.50 r
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_11_/QN (DFFR_X1)       0.14       0.14 r
  U54/ZN (NOR3_X4)                         0.02       0.16 f
  U114/ZN (AND3_X4)                        0.08       0.24 f
  U52/ZN (AND3_X2)                         0.05       0.29 f
  U87/ZN (AND3_X4)                         0.06       0.35 f
  U86/ZN (AND3_X4)                         0.06       0.41 f
  U15/Z (XOR2_X2)                          0.08       0.49 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.15       0.15 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.24 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U89/Z (BUF_X32)                          0.16       0.44 f
  U30/Z (XOR2_X2)                          0.06       0.50 r
  ACCUM_REG_out_reg_20_/D (DFFR_X1)        0.00       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.44


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U58/ZN (NOR3_X4)                         0.03       0.33 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U100/Z (XOR2_X1)                         0.09       0.49 r
  ACCUM_REG_out_reg_16_/D (DFFR_X1)        0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_12_/QN (DFFR_X1)       0.11       0.11 f
  U54/ZN (NOR3_X4)                         0.07       0.18 r
  U114/ZN (AND3_X4)                        0.07       0.25 r
  U52/ZN (AND3_X2)                         0.05       0.29 r
  U87/ZN (AND3_X4)                         0.06       0.35 r
  U50/ZN (AND3_X2)                         0.05       0.40 r
  U78/ZN (NAND2_X2)                        0.02       0.42 f
  U80/ZN (NOR2_X2)                         0.04       0.47 r
  U47/Z (XOR2_X2)                          0.02       0.49 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_9_/Q (DFFR_X1)         0.19       0.19 f
  U114/ZN (AND3_X4)                        0.09       0.28 f
  U52/ZN (AND3_X2)                         0.05       0.33 f
  U87/ZN (AND3_X4)                         0.06       0.40 f
  U86/ZN (AND3_X4)                         0.06       0.45 f
  U15/Z (XOR2_X2)                          0.04       0.50 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_25_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_25_/Q (DFFR_X1)        0.21       0.21 f
  U84/ZN (NAND3_X4)                        0.04       0.25 r
  U60/ZN (NOR3_X4)                         0.02       0.27 f
  U83/ZN (NAND3_X2)                        0.05       0.32 r
  U89/Z (BUF_X32)                          0.11       0.43 r
  U81/ZN (NOR2_X2)                         0.02       0.45 f
  U32/Z (XOR2_X2)                          0.05       0.50 r
  ACCUM_REG_out_reg_19_/D (DFFR_X1)        0.00       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_11_/QN (DFFR_X1)       0.14       0.14 r
  U54/ZN (NOR3_X4)                         0.02       0.16 f
  U114/ZN (AND3_X4)                        0.08       0.24 f
  U52/ZN (AND3_X2)                         0.05       0.29 f
  U87/ZN (AND3_X4)                         0.06       0.35 f
  U13/ZN (AND2_X2)                         0.06       0.41 f
  U12/Z (XOR2_X2)                          0.08       0.49 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_19_/QN (DFFR_X1)       0.14       0.14 r
  U58/ZN (NOR3_X4)                         0.02       0.16 f
  U102/ZN (NAND3_X2)                       0.06       0.22 r
  U56/ZN (NOR3_X4)                         0.03       0.25 f
  U82/ZN (NAND3_X4)                        0.03       0.29 r
  U54/ZN (NOR3_X4)                         0.02       0.31 f
  U114/ZN (AND3_X4)                        0.08       0.39 f
  U90/ZN (AND3_X4)                         0.06       0.45 f
  U8/Z (XOR2_X2)                           0.04       0.50 r
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_8_/Q (DFFR_X1)         0.21       0.21 f
  U52/ZN (AND3_X2)                         0.07       0.28 f
  U87/ZN (AND3_X4)                         0.06       0.34 f
  U50/ZN (AND3_X2)                         0.05       0.39 f
  U78/ZN (NAND2_X2)                        0.03       0.43 r
  U80/ZN (NOR2_X2)                         0.02       0.45 f
  U47/Z (XOR2_X2)                          0.04       0.50 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U58/ZN (NOR3_X4)                         0.06       0.35 r
  U102/ZN (NAND3_X2)                       0.04       0.40 f
  U56/ZN (NOR3_X4)                         0.05       0.45 r
  U108/Z (XOR2_X1)                         0.04       0.49 f
  ACCUM_REG_out_reg_14_/D (DFFR_X1)        0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U97/ZN (NAND2_X1)                        0.04       0.42 f
  U35/ZN (XNOR2_X2)                        0.07       0.49 f
  ACCUM_REG_out_reg_17_/D (DFFR_X1)        0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_13_/Q (DFFR_X1)        0.21       0.21 f
  U82/ZN (NAND3_X4)                        0.04       0.24 r
  U54/ZN (NOR3_X4)                         0.02       0.27 f
  U114/ZN (AND3_X4)                        0.08       0.35 f
  U90/ZN (AND3_X4)                         0.06       0.41 f
  U8/Z (XOR2_X2)                           0.08       0.49 f
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U100/Z (XOR2_X1)                         0.04       0.49 f
  ACCUM_REG_out_reg_16_/D (DFFR_X1)        0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.17       0.17 r
  U60/ZN (NOR3_X4)                         0.04       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.35 r
  U56/ZN (NOR3_X4)                         0.03       0.38 f
  U82/ZN (NAND3_X4)                        0.03       0.42 r
  U104/ZN (NOR2_X1)                        0.03       0.45 f
  U44/Z (XOR2_X2)                          0.05       0.49 r
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.05       0.24 r
  U58/ZN (NOR3_X4)                         0.03       0.27 f
  U102/ZN (NAND3_X2)                       0.06       0.34 r
  U56/ZN (NOR3_X4)                         0.03       0.37 f
  U82/ZN (NAND3_X4)                        0.03       0.40 r
  U54/ZN (NOR3_X4)                         0.02       0.42 f
  U106/Z (XOR2_X1)                         0.07       0.49 r
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_9_/Q (DFFR_X1)         0.19       0.19 f
  U114/ZN (AND3_X4)                        0.09       0.28 f
  U52/ZN (AND3_X2)                         0.05       0.33 f
  U87/ZN (AND3_X4)                         0.06       0.40 f
  U13/ZN (AND2_X2)                         0.06       0.45 f
  U12/Z (XOR2_X2)                          0.04       0.49 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U89/Z (BUF_X32)                          0.11       0.46 r
  U30/Z (XOR2_X2)                          0.02       0.49 f
  ACCUM_REG_out_reg_20_/D (DFFR_X1)        0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U102/ZN (NAND3_X2)                       0.06       0.45 r
  U100/Z (XOR2_X1)                         0.04       0.49 f
  ACCUM_REG_out_reg_16_/D (DFFR_X1)        0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.14       0.14 r
  U60/ZN (NOR3_X4)                         0.03       0.17 f
  U83/ZN (NAND3_X2)                        0.05       0.22 r
  U58/ZN (NOR3_X4)                         0.03       0.25 f
  U102/ZN (NAND3_X2)                       0.06       0.32 r
  U56/ZN (NOR3_X4)                         0.03       0.35 f
  U82/ZN (NAND3_X4)                        0.03       0.38 r
  U54/ZN (NOR3_X4)                         0.02       0.40 f
  U106/Z (XOR2_X1)                         0.08       0.49 f
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U102/ZN (NAND3_X2)                       0.04       0.42 f
  U100/Z (XOR2_X1)                         0.07       0.49 r
  ACCUM_REG_out_reg_16_/D (DFFR_X1)        0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_10_/Q (DFFR_X1)        0.13       0.13 r
  U114/ZN (AND3_X4)                        0.07       0.20 r
  U52/ZN (AND3_X2)                         0.05       0.25 r
  U87/ZN (AND3_X4)                         0.06       0.31 r
  U50/ZN (AND3_X2)                         0.05       0.35 r
  U78/ZN (NAND2_X2)                        0.02       0.38 f
  U80/ZN (NOR2_X2)                         0.04       0.42 r
  U47/Z (XOR2_X2)                          0.07       0.49 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U89/Z (BUF_X32)                          0.11       0.46 r
  U30/Z (XOR2_X2)                          0.02       0.49 f
  ACCUM_REG_out_reg_20_/D (DFFR_X1)        0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_7_/Q (DFFR_X1)         0.20       0.20 f
  U52/ZN (AND3_X2)                         0.08       0.28 f
  U87/ZN (AND3_X4)                         0.06       0.34 f
  U50/ZN (AND3_X2)                         0.05       0.39 f
  U78/ZN (NAND2_X2)                        0.03       0.43 r
  U80/ZN (NOR2_X2)                         0.02       0.45 f
  U47/Z (XOR2_X2)                          0.04       0.49 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.18       0.18 r
  U58/ZN (NOR3_X4)                         0.04       0.22 f
  U102/ZN (NAND3_X2)                       0.06       0.28 r
  U56/ZN (NOR3_X4)                         0.03       0.31 f
  U82/ZN (NAND3_X4)                        0.03       0.35 r
  U54/ZN (NOR3_X4)                         0.02       0.37 f
  U114/ZN (AND3_X4)                        0.08       0.45 f
  U5/Z (XOR2_X2)                           0.04       0.49 r
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_13_/Q (DFFR_X1)        0.15       0.15 r
  U82/ZN (NAND3_X4)                        0.04       0.19 f
  U54/ZN (NOR3_X4)                         0.06       0.25 r
  U114/ZN (AND3_X4)                        0.07       0.32 r
  U52/ZN (AND3_X2)                         0.05       0.36 r
  U87/ZN (AND3_X4)                         0.06       0.42 r
  U11/Z (XOR2_X2)                          0.07       0.49 r
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_11_/QN (DFFR_X1)       0.09       0.09 f
  U54/ZN (NOR3_X4)                         0.04       0.13 r
  U114/ZN (AND3_X4)                        0.07       0.20 r
  U52/ZN (AND3_X2)                         0.05       0.25 r
  U87/ZN (AND3_X4)                         0.06       0.30 r
  U50/ZN (AND3_X2)                         0.05       0.35 r
  U78/ZN (NAND2_X2)                        0.02       0.37 f
  U80/ZN (NOR2_X2)                         0.04       0.42 r
  U47/Z (XOR2_X2)                          0.07       0.49 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U97/ZN (NAND2_X1)                        0.04       0.42 f
  U35/ZN (XNOR2_X2)                        0.07       0.49 f
  ACCUM_REG_out_reg_17_/D (DFFR_X1)        0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.05       0.24 r
  U58/ZN (NOR3_X4)                         0.03       0.27 f
  U102/ZN (NAND3_X2)                       0.06       0.34 r
  U56/ZN (NOR3_X4)                         0.03       0.37 f
  U82/ZN (NAND3_X4)                        0.03       0.40 r
  U105/Z (XOR2_X1)                         0.09       0.49 r
  ACCUM_REG_out_reg_12_/D (DFFR_X1)        0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_16_/QN (DFFR_X1)       0.17       0.17 r
  U56/ZN (NOR3_X4)                         0.04       0.21 f
  U82/ZN (NAND3_X4)                        0.03       0.25 r
  U54/ZN (NOR3_X4)                         0.02       0.27 f
  U114/ZN (AND3_X4)                        0.08       0.35 f
  U7/ZN (AND2_X2)                          0.06       0.41 f
  U6/Z (XOR2_X2)                           0.08       0.49 f
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.14       0.14 r
  U60/ZN (NOR3_X4)                         0.03       0.17 f
  U83/ZN (NAND3_X2)                        0.05       0.22 r
  U58/ZN (NOR3_X4)                         0.03       0.25 f
  U102/ZN (NAND3_X2)                       0.06       0.32 r
  U56/ZN (NOR3_X4)                         0.03       0.35 f
  U82/ZN (NAND3_X4)                        0.03       0.38 r
  U54/ZN (NOR3_X4)                         0.02       0.40 f
  U109/ZN (NAND2_X1)                       0.05       0.46 r
  U3/ZN (XNOR2_X2)                         0.03       0.49 f
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_16_/QN (DFFR_X1)       0.11       0.11 f
  U56/ZN (NOR3_X4)                         0.08       0.19 r
  U82/ZN (NAND3_X4)                        0.04       0.23 f
  U54/ZN (NOR3_X4)                         0.06       0.29 r
  U114/ZN (AND3_X4)                        0.07       0.36 r
  U52/ZN (AND3_X2)                         0.05       0.40 r
  U87/ZN (AND3_X4)                         0.06       0.46 r
  U11/Z (XOR2_X2)                          0.02       0.48 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U58/ZN (NOR3_X4)                         0.06       0.35 r
  U102/ZN (NAND3_X2)                       0.04       0.40 f
  U100/Z (XOR2_X1)                         0.09       0.48 f
  ACCUM_REG_out_reg_16_/D (DFFR_X1)        0.00       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.09       0.09 f
  U76/ZN (NOR3_X4)                         0.04       0.13 r
  U84/ZN (NAND3_X4)                        0.03       0.17 f
  U60/ZN (NOR3_X4)                         0.04       0.21 r
  U83/ZN (NAND3_X2)                        0.04       0.25 f
  U89/Z (BUF_X32)                          0.16       0.41 f
  U81/ZN (NOR2_X2)                         0.05       0.46 r
  U32/Z (XOR2_X2)                          0.02       0.49 f
  ACCUM_REG_out_reg_19_/D (DFFR_X1)        0.00       0.49 f
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.11       0.11 f
  U76/ZN (NOR3_X4)                         0.07       0.18 r
  U84/ZN (NAND3_X4)                        0.03       0.22 f
  U60/ZN (NOR3_X4)                         0.04       0.26 r
  U83/ZN (NAND3_X2)                        0.04       0.30 f
  U58/ZN (NOR3_X4)                         0.06       0.35 r
  U102/ZN (NAND3_X2)                       0.04       0.40 f
  U101/ZN (NOR2_X1)                        0.06       0.46 r
  U38/Z (XOR2_X2)                          0.03       0.48 f
  ACCUM_REG_out_reg_15_/D (DFFR_X1)        0.00       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_12_/QN (DFFR_X1)       0.11       0.11 f
  U54/ZN (NOR3_X4)                         0.07       0.18 r
  U114/ZN (AND3_X4)                        0.07       0.25 r
  U52/ZN (AND3_X2)                         0.05       0.29 r
  U87/ZN (AND3_X4)                         0.06       0.35 r
  U50/ZN (AND3_X2)                         0.05       0.40 r
  U78/ZN (NAND2_X2)                        0.02       0.42 f
  U103/Z (XOR2_X1)                         0.06       0.48 r
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U89/Z (BUF_X32)                          0.11       0.42 r
  U30/Z (XOR2_X2)                          0.07       0.49 r
  ACCUM_REG_out_reg_20_/D (DFFR_X1)        0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.09       0.09 f
  U76/ZN (NOR3_X4)                         0.04       0.13 r
  U84/ZN (NAND3_X4)                        0.03       0.17 f
  U60/ZN (NOR3_X4)                         0.04       0.21 r
  U83/ZN (NAND3_X2)                        0.04       0.25 f
  U58/ZN (NOR3_X4)                         0.06       0.31 r
  U102/ZN (NAND3_X2)                       0.04       0.35 f
  U101/ZN (NOR2_X1)                        0.06       0.41 r
  U38/Z (XOR2_X2)                          0.08       0.49 r
  ACCUM_REG_out_reg_15_/D (DFFR_X1)        0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_12_/QN (DFFR_X1)       0.17       0.17 r
  U54/ZN (NOR3_X4)                         0.04       0.21 f
  U114/ZN (AND3_X4)                        0.08       0.29 f
  U52/ZN (AND3_X2)                         0.05       0.34 f
  U87/ZN (AND3_X4)                         0.06       0.40 f
  U11/Z (XOR2_X2)                          0.08       0.48 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_19_/QN (DFFR_X1)       0.14       0.14 r
  U58/ZN (NOR3_X4)                         0.02       0.16 f
  U102/ZN (NAND3_X2)                       0.06       0.22 r
  U56/ZN (NOR3_X4)                         0.03       0.25 f
  U82/ZN (NAND3_X4)                        0.03       0.29 r
  U54/ZN (NOR3_X4)                         0.02       0.31 f
  U114/ZN (AND3_X4)                        0.08       0.39 f
  U7/ZN (AND2_X2)                          0.06       0.45 f
  U6/Z (XOR2_X2)                           0.04       0.49 r
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.18       0.18 r
  U58/ZN (NOR3_X4)                         0.04       0.22 f
  U102/ZN (NAND3_X2)                       0.06       0.28 r
  U56/ZN (NOR3_X4)                         0.03       0.31 f
  U82/ZN (NAND3_X4)                        0.03       0.35 r
  U54/ZN (NOR3_X4)                         0.02       0.37 f
  U109/ZN (NAND2_X1)                       0.05       0.42 r
  U3/ZN (XNOR2_X2)                         0.07       0.49 r
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U58/ZN (NOR3_X4)                         0.03       0.34 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U101/ZN (NOR2_X1)                        0.04       0.44 f
  U38/Z (XOR2_X2)                          0.05       0.49 r
  ACCUM_REG_out_reg_15_/D (DFFR_X1)        0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.09       0.09 f
  U76/ZN (NOR3_X4)                         0.04       0.13 r
  U84/ZN (NAND3_X4)                        0.03       0.17 f
  U60/ZN (NOR3_X4)                         0.04       0.21 r
  U83/ZN (NAND3_X2)                        0.04       0.25 f
  U58/ZN (NOR3_X4)                         0.06       0.31 r
  U102/ZN (NAND3_X2)                       0.04       0.35 f
  U56/ZN (NOR3_X4)                         0.05       0.40 r
  U111/ZN (NAND2_X1)                       0.04       0.44 f
  U41/ZN (XNOR2_X2)                        0.05       0.49 r
  ACCUM_REG_out_reg_13_/D (DFFR_X1)        0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_13_/Q (DFFR_X1)        0.21       0.21 f
  U82/ZN (NAND3_X4)                        0.04       0.24 r
  U54/ZN (NOR3_X4)                         0.02       0.27 f
  U114/ZN (AND3_X4)                        0.08       0.35 f
  U7/ZN (AND2_X2)                          0.06       0.40 f
  U6/Z (XOR2_X2)                           0.08       0.48 f
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U97/ZN (NAND2_X1)                        0.04       0.42 f
  U35/ZN (XNOR2_X2)                        0.07       0.48 f
  ACCUM_REG_out_reg_17_/D (DFFR_X1)        0.00       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.12       0.12 f
  U58/ZN (NOR3_X4)                         0.07       0.19 r
  U102/ZN (NAND3_X2)                       0.04       0.23 f
  U56/ZN (NOR3_X4)                         0.05       0.28 r
  U82/ZN (NAND3_X4)                        0.04       0.32 f
  U54/ZN (NOR3_X4)                         0.06       0.38 r
  U109/ZN (NAND2_X1)                       0.03       0.42 f
  U3/ZN (XNOR2_X2)                         0.07       0.48 f
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_9_/Q (DFFR_X1)         0.12       0.12 r
  U114/ZN (AND3_X4)                        0.07       0.20 r
  U52/ZN (AND3_X2)                         0.05       0.24 r
  U87/ZN (AND3_X4)                         0.06       0.30 r
  U50/ZN (AND3_X2)                         0.05       0.35 r
  U78/ZN (NAND2_X2)                        0.02       0.37 f
  U80/ZN (NOR2_X2)                         0.04       0.41 r
  U47/Z (XOR2_X2)                          0.07       0.49 r
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.05       0.24 r
  U58/ZN (NOR3_X4)                         0.03       0.27 f
  U102/ZN (NAND3_X2)                       0.06       0.34 r
  U56/ZN (NOR3_X4)                         0.03       0.37 f
  U111/ZN (NAND2_X1)                       0.06       0.42 r
  U41/ZN (XNOR2_X2)                        0.07       0.49 r
  ACCUM_REG_out_reg_13_/D (DFFR_X1)        0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_10_/Q (DFFR_X1)        0.20       0.20 f
  U114/ZN (AND3_X4)                        0.07       0.27 f
  U52/ZN (AND3_X2)                         0.05       0.32 f
  U87/ZN (AND3_X4)                         0.06       0.39 f
  U86/ZN (AND3_X4)                         0.06       0.44 f
  U15/Z (XOR2_X2)                          0.04       0.49 r
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.11       0.11 f
  U60/ZN (NOR3_X4)                         0.07       0.18 r
  U83/ZN (NAND3_X2)                        0.04       0.22 f
  U58/ZN (NOR3_X4)                         0.06       0.28 r
  U102/ZN (NAND3_X2)                       0.04       0.32 f
  U56/ZN (NOR3_X4)                         0.05       0.37 r
  U111/ZN (NAND2_X1)                       0.04       0.41 f
  U41/ZN (XNOR2_X2)                        0.07       0.48 f
  ACCUM_REG_out_reg_13_/D (DFFR_X1)        0.00       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_8_/Q (DFFR_X1)         0.21       0.21 f
  U52/ZN (AND3_X2)                         0.07       0.28 f
  U87/ZN (AND3_X4)                         0.06       0.34 f
  U86/ZN (AND3_X4)                         0.06       0.40 f
  U15/Z (XOR2_X2)                          0.08       0.48 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_28_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_28_/QN (DFFR_X1)       0.17       0.17 r
  U76/ZN (NOR3_X4)                         0.04       0.21 f
  U84/ZN (NAND3_X4)                        0.03       0.24 r
  U60/ZN (NOR3_X4)                         0.02       0.26 f
  U83/ZN (NAND3_X2)                        0.05       0.31 r
  U89/Z (BUF_X32)                          0.11       0.42 r
  U81/ZN (NOR2_X2)                         0.02       0.44 f
  U32/Z (XOR2_X2)                          0.05       0.49 r
  ACCUM_REG_out_reg_19_/D (DFFR_X1)        0.00       0.49 r
  data arrival time                                   0.49

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_10_/Q (DFFR_X1)        0.20       0.20 f
  U114/ZN (AND3_X4)                        0.07       0.27 f
  U52/ZN (AND3_X2)                         0.05       0.32 f
  U87/ZN (AND3_X4)                         0.06       0.39 f
  U13/ZN (AND2_X2)                         0.06       0.44 f
  U12/Z (XOR2_X2)                          0.04       0.48 r
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.16 f
  U76/ZN (NOR3_X4)                         0.06       0.22 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U94/Z (XOR2_X1)                          0.09       0.48 r
  ACCUM_REG_out_reg_18_/D (DFFR_X1)        0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_8_/Q (DFFR_X1)         0.21       0.21 f
  U52/ZN (AND3_X2)                         0.07       0.28 f
  U87/ZN (AND3_X4)                         0.06       0.34 f
  U13/ZN (AND2_X2)                         0.06       0.40 f
  U12/Z (XOR2_X2)                          0.08       0.48 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.14       0.14 r
  U102/ZN (NAND3_X2)                       0.04       0.18 f
  U56/ZN (NOR3_X4)                         0.05       0.23 r
  U82/ZN (NAND3_X4)                        0.04       0.27 f
  U54/ZN (NOR3_X4)                         0.06       0.33 r
  U114/ZN (AND3_X4)                        0.07       0.40 r
  U90/ZN (AND3_X4)                         0.06       0.46 r
  U8/Z (XOR2_X2)                           0.02       0.48 f
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_14_/Q (DFFR_X1)        0.22       0.22 f
  U82/ZN (NAND3_X4)                        0.04       0.26 r
  U54/ZN (NOR3_X4)                         0.02       0.28 f
  U114/ZN (AND3_X4)                        0.08       0.36 f
  U90/ZN (AND3_X4)                         0.06       0.43 f
  U10/ZN (NAND2_X2)                        0.03       0.45 r
  U9/ZN (XNOR2_X2)                         0.02       0.48 f
  ACCUM_REG_out_reg_5_/D (DFFR_X1)         0.00       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.11       0.11 f
  U60/ZN (NOR3_X4)                         0.07       0.18 r
  U83/ZN (NAND3_X2)                        0.04       0.22 f
  U58/ZN (NOR3_X4)                         0.06       0.28 r
  U102/ZN (NAND3_X2)                       0.04       0.32 f
  U56/ZN (NOR3_X4)                         0.05       0.37 r
  U82/ZN (NAND3_X4)                        0.04       0.41 f
  U105/Z (XOR2_X1)                         0.07       0.48 r
  ACCUM_REG_out_reg_12_/D (DFFR_X1)        0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.22       0.22 f
  U84/ZN (NAND3_X4)                        0.04       0.26 r
  U60/ZN (NOR3_X4)                         0.02       0.28 f
  U83/ZN (NAND3_X2)                        0.05       0.33 r
  U58/ZN (NOR3_X4)                         0.03       0.36 f
  U97/ZN (NAND2_X1)                        0.06       0.42 r
  U35/ZN (XNOR2_X2)                        0.07       0.48 r
  ACCUM_REG_out_reg_17_/D (DFFR_X1)        0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_9_/Q (DFFR_X1)         0.19       0.19 f
  U114/ZN (AND3_X4)                        0.09       0.28 f
  U52/ZN (AND3_X2)                         0.05       0.33 f
  U87/ZN (AND3_X4)                         0.06       0.40 f
  U11/Z (XOR2_X2)                          0.08       0.48 f
  ACCUM_REG_out_reg_4_/D (DFFR_X1)         0.00       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_4_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_7_/Q (DFFR_X1)         0.20       0.20 f
  U52/ZN (AND3_X2)                         0.08       0.28 f
  U87/ZN (AND3_X4)                         0.06       0.34 f
  U86/ZN (AND3_X4)                         0.06       0.40 f
  U15/Z (XOR2_X2)                          0.08       0.48 f
  ACCUM_REG_out_reg_2_/D (DFFR_X1)         0.00       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_2_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.34 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U56/ZN (NOR3_X4)                         0.05       0.44 r
  U108/Z (XOR2_X1)                         0.04       0.47 f
  ACCUM_REG_out_reg_14_/D (DFFR_X1)        0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_6_/Q (DFFR_X1)         0.20       0.20 f
  U87/ZN (AND3_X4)                         0.08       0.29 f
  U50/ZN (AND3_X2)                         0.05       0.34 f
  U78/ZN (NAND2_X2)                        0.03       0.37 r
  U80/ZN (NOR2_X2)                         0.02       0.40 f
  U47/Z (XOR2_X2)                          0.08       0.48 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U89/Z (BUF_X32)                          0.11       0.41 r
  U30/Z (XOR2_X2)                          0.07       0.48 r
  ACCUM_REG_out_reg_20_/D (DFFR_X1)        0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.14       0.14 r
  U76/ZN (NOR3_X4)                         0.02       0.16 f
  U84/ZN (NAND3_X4)                        0.03       0.19 r
  U60/ZN (NOR3_X4)                         0.02       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U101/ZN (NOR2_X1)                        0.04       0.39 f
  U38/Z (XOR2_X2)                          0.09       0.48 f
  ACCUM_REG_out_reg_15_/D (DFFR_X1)        0.00       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_16_/QN (DFFR_X1)       0.11       0.11 f
  U56/ZN (NOR3_X4)                         0.08       0.19 r
  U82/ZN (NAND3_X4)                        0.04       0.23 f
  U54/ZN (NOR3_X4)                         0.06       0.29 r
  U114/ZN (AND3_X4)                        0.07       0.36 r
  U90/ZN (AND3_X4)                         0.06       0.41 r
  U8/Z (XOR2_X2)                           0.07       0.48 r
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.07       0.27 r
  U56/ZN (NOR3_X4)                         0.03       0.30 f
  U82/ZN (NAND3_X4)                        0.03       0.34 r
  U54/ZN (NOR3_X4)                         0.02       0.36 f
  U114/ZN (AND3_X4)                        0.08       0.44 f
  U5/Z (XOR2_X2)                           0.04       0.48 r
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.06       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U101/ZN (NOR2_X1)                        0.04       0.39 f
  U38/Z (XOR2_X2)                          0.09       0.48 f
  ACCUM_REG_out_reg_15_/D (DFFR_X1)        0.00       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.11       0.11 f
  U60/ZN (NOR3_X4)                         0.07       0.18 r
  U83/ZN (NAND3_X2)                        0.04       0.22 f
  U89/Z (BUF_X32)                          0.16       0.38 f
  U30/Z (XOR2_X2)                          0.09       0.47 f
  ACCUM_REG_out_reg_20_/D (DFFR_X1)        0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U58/ZN (NOR3_X4)                         0.03       0.33 f
  U102/ZN (NAND3_X2)                       0.06       0.40 r
  U101/ZN (NOR2_X1)                        0.04       0.43 f
  U38/Z (XOR2_X2)                          0.05       0.48 r
  ACCUM_REG_out_reg_15_/D (DFFR_X1)        0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_7_/Q (DFFR_X1)         0.20       0.20 f
  U52/ZN (AND3_X2)                         0.08       0.28 f
  U87/ZN (AND3_X4)                         0.06       0.34 f
  U13/ZN (AND2_X2)                         0.06       0.40 f
  U12/Z (XOR2_X2)                          0.08       0.48 f
  ACCUM_REG_out_reg_3_/D (DFFR_X1)         0.00       0.48 f
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_3_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.12       0.12 r
  U77/ZN (NAND3_X4)                        0.04       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.25 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.33 f
  U58/ZN (NOR3_X4)                         0.06       0.39 r
  U94/Z (XOR2_X1)                          0.09       0.48 r
  ACCUM_REG_out_reg_18_/D (DFFR_X1)        0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.09       0.09 f
  U60/ZN (NOR3_X4)                         0.06       0.15 r
  U83/ZN (NAND3_X2)                        0.04       0.19 f
  U58/ZN (NOR3_X4)                         0.06       0.25 r
  U102/ZN (NAND3_X2)                       0.04       0.29 f
  U56/ZN (NOR3_X4)                         0.05       0.34 r
  U82/ZN (NAND3_X4)                        0.04       0.38 f
  U54/ZN (NOR3_X4)                         0.06       0.44 r
  U106/Z (XOR2_X1)                         0.03       0.47 f
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.14       0.14 r
  U76/ZN (NOR3_X4)                         0.02       0.16 f
  U84/ZN (NAND3_X4)                        0.03       0.19 r
  U60/ZN (NOR3_X4)                         0.02       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U108/Z (XOR2_X1)                         0.08       0.47 f
  ACCUM_REG_out_reg_14_/D (DFFR_X1)        0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.17       0.17 r
  U60/ZN (NOR3_X4)                         0.04       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.35 r
  U101/ZN (NOR2_X1)                        0.04       0.39 f
  U38/Z (XOR2_X2)                          0.09       0.47 f
  ACCUM_REG_out_reg_15_/D (DFFR_X1)        0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.06       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U108/Z (XOR2_X1)                         0.08       0.47 f
  ACCUM_REG_out_reg_14_/D (DFFR_X1)        0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U94/Z (XOR2_X1)                          0.08       0.47 f
  ACCUM_REG_out_reg_18_/D (DFFR_X1)        0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.12       0.12 f
  U58/ZN (NOR3_X4)                         0.07       0.19 r
  U102/ZN (NAND3_X2)                       0.04       0.23 f
  U56/ZN (NOR3_X4)                         0.05       0.28 r
  U82/ZN (NAND3_X4)                        0.04       0.32 f
  U54/ZN (NOR3_X4)                         0.06       0.38 r
  U114/ZN (AND3_X4)                        0.07       0.45 r
  U5/Z (XOR2_X2)                           0.02       0.47 f
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.14       0.14 r
  U76/ZN (NOR3_X4)                         0.02       0.16 f
  U84/ZN (NAND3_X4)                        0.03       0.19 r
  U60/ZN (NOR3_X4)                         0.02       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U89/Z (BUF_X32)                          0.11       0.37 r
  U81/ZN (NOR2_X2)                         0.02       0.39 f
  U32/Z (XOR2_X2)                          0.08       0.47 f
  ACCUM_REG_out_reg_19_/D (DFFR_X1)        0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.06       0.26 r
  U89/Z (BUF_X32)                          0.11       0.37 r
  U81/ZN (NOR2_X2)                         0.02       0.39 f
  U32/Z (XOR2_X2)                          0.08       0.47 f
  ACCUM_REG_out_reg_19_/D (DFFR_X1)        0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_31_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_31_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.25 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U94/Z (XOR2_X1)                          0.08       0.47 f
  ACCUM_REG_out_reg_18_/D (DFFR_X1)        0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_19_/QN (DFFR_X1)       0.09       0.09 f
  U58/ZN (NOR3_X4)                         0.04       0.13 r
  U102/ZN (NAND3_X2)                       0.04       0.18 f
  U56/ZN (NOR3_X4)                         0.05       0.23 r
  U82/ZN (NAND3_X4)                        0.04       0.27 f
  U54/ZN (NOR3_X4)                         0.06       0.33 r
  U114/ZN (AND3_X4)                        0.07       0.40 r
  U90/ZN (AND3_X4)                         0.06       0.45 r
  U8/Z (XOR2_X2)                           0.02       0.47 f
  ACCUM_REG_out_reg_6_/D (DFFR_X1)         0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_6_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.13       0.13 r
  U88/ZN (INV_X4)                          0.02       0.15 f
  U77/ZN (NAND3_X4)                        0.03       0.18 r
  U76/ZN (NOR3_X4)                         0.02       0.20 f
  U84/ZN (NAND3_X4)                        0.03       0.23 r
  U60/ZN (NOR3_X4)                         0.02       0.25 f
  U83/ZN (NAND3_X2)                        0.05       0.30 r
  U89/Z (BUF_X32)                          0.11       0.41 r
  U81/ZN (NOR2_X2)                         0.02       0.43 f
  U32/Z (XOR2_X2)                          0.05       0.48 r
  ACCUM_REG_out_reg_19_/D (DFFR_X1)        0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.20       0.20 f
  U102/ZN (NAND3_X2)                       0.07       0.27 r
  U56/ZN (NOR3_X4)                         0.03       0.30 f
  U82/ZN (NAND3_X4)                        0.03       0.34 r
  U54/ZN (NOR3_X4)                         0.02       0.36 f
  U109/ZN (NAND2_X1)                       0.05       0.41 r
  U3/ZN (XNOR2_X2)                         0.07       0.48 r
  ACCUM_REG_out_reg_9_/D (DFFR_X1)         0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_9_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.34 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U100/Z (XOR2_X1)                         0.09       0.47 f
  ACCUM_REG_out_reg_16_/D (DFFR_X1)        0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_21_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_21_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.05       0.24 r
  U58/ZN (NOR3_X4)                         0.03       0.27 f
  U102/ZN (NAND3_X2)                       0.06       0.34 r
  U56/ZN (NOR3_X4)                         0.03       0.37 f
  U82/ZN (NAND3_X4)                        0.03       0.40 r
  U104/ZN (NOR2_X1)                        0.03       0.43 f
  U44/Z (XOR2_X2)                          0.05       0.48 r
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_26_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_26_/Q (DFFR_X1)        0.16       0.16 r
  U84/ZN (NAND3_X4)                        0.04       0.20 f
  U60/ZN (NOR3_X4)                         0.04       0.25 r
  U83/ZN (NAND3_X2)                        0.04       0.28 f
  U58/ZN (NOR3_X4)                         0.06       0.34 r
  U102/ZN (NAND3_X2)                       0.04       0.38 f
  U101/ZN (NOR2_X1)                        0.06       0.45 r
  U38/Z (XOR2_X2)                          0.03       0.47 f
  ACCUM_REG_out_reg_15_/D (DFFR_X1)        0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_15_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_11_/QN (DFFR_X1)       0.14       0.14 r
  U54/ZN (NOR3_X4)                         0.02       0.16 f
  U114/ZN (AND3_X4)                        0.08       0.24 f
  U52/ZN (AND3_X2)                         0.05       0.29 f
  U87/ZN (AND3_X4)                         0.06       0.35 f
  U50/ZN (AND3_X2)                         0.05       0.41 f
  U78/ZN (NAND2_X2)                        0.03       0.44 r
  U103/Z (XOR2_X1)                         0.03       0.47 f
  ACCUM_REG_out_reg_1_/D (DFFR_X1)         0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_1_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.17       0.17 r
  U60/ZN (NOR3_X4)                         0.04       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.35 r
  U56/ZN (NOR3_X4)                         0.03       0.38 f
  U108/Z (XOR2_X1)                         0.08       0.47 f
  ACCUM_REG_out_reg_14_/D (DFFR_X1)        0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_14_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_19_/QN (DFFR_X1)       0.14       0.14 r
  U58/ZN (NOR3_X4)                         0.02       0.16 f
  U102/ZN (NAND3_X2)                       0.06       0.22 r
  U56/ZN (NOR3_X4)                         0.03       0.25 f
  U82/ZN (NAND3_X4)                        0.03       0.29 r
  U54/ZN (NOR3_X4)                         0.02       0.31 f
  U114/ZN (AND3_X4)                        0.08       0.39 f
  U5/Z (XOR2_X2)                           0.08       0.47 f
  ACCUM_REG_out_reg_8_/D (DFFR_X1)         0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_8_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_18_/Q (DFFR_X1)        0.14       0.14 r
  U102/ZN (NAND3_X2)                       0.04       0.18 f
  U56/ZN (NOR3_X4)                         0.05       0.23 r
  U82/ZN (NAND3_X4)                        0.04       0.27 f
  U54/ZN (NOR3_X4)                         0.06       0.33 r
  U114/ZN (AND3_X4)                        0.07       0.40 r
  U7/ZN (AND2_X2)                          0.05       0.45 r
  U6/Z (XOR2_X2)                           0.02       0.47 f
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_20_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_20_/QN (DFFR_X1)       0.12       0.12 f
  U58/ZN (NOR3_X4)                         0.07       0.19 r
  U102/ZN (NAND3_X2)                       0.04       0.23 f
  U56/ZN (NOR3_X4)                         0.05       0.28 r
  U82/ZN (NAND3_X4)                        0.04       0.32 f
  U54/ZN (NOR3_X4)                         0.06       0.38 r
  U106/Z (XOR2_X1)                         0.09       0.47 r
  ACCUM_REG_out_reg_10_/D (DFFR_X1)        0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_10_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_29_/CK (DFFR_X2)       0.00       0.00 r
  ACCUM_REG_out_reg_29_/Q (DFFR_X2)        0.20       0.20 f
  U77/ZN (NAND3_X4)                        0.03       0.23 r
  U76/ZN (NOR3_X4)                         0.02       0.26 f
  U84/ZN (NAND3_X4)                        0.03       0.28 r
  U60/ZN (NOR3_X4)                         0.02       0.30 f
  U83/ZN (NAND3_X2)                        0.05       0.36 r
  U58/ZN (NOR3_X4)                         0.03       0.39 f
  U97/ZN (NAND2_X1)                        0.06       0.44 r
  U35/ZN (XNOR2_X2)                        0.03       0.47 f
  ACCUM_REG_out_reg_17_/D (DFFR_X1)        0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_17_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_24_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_24_/QN (DFFR_X1)       0.17       0.17 r
  U60/ZN (NOR3_X4)                         0.04       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U89/Z (BUF_X32)                          0.11       0.37 r
  U81/ZN (NOR2_X2)                         0.02       0.39 f
  U32/Z (XOR2_X2)                          0.08       0.47 f
  ACCUM_REG_out_reg_19_/D (DFFR_X1)        0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_27_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_27_/QN (DFFR_X1)       0.14       0.14 r
  U76/ZN (NOR3_X4)                         0.02       0.16 f
  U84/ZN (NAND3_X4)                        0.03       0.19 r
  U60/ZN (NOR3_X4)                         0.02       0.21 f
  U83/ZN (NAND3_X2)                        0.05       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U111/ZN (NAND2_X1)                       0.06       0.44 r
  U41/ZN (XNOR2_X2)                        0.03       0.47 f
  ACCUM_REG_out_reg_13_/D (DFFR_X1)        0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_16_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_16_/QN (DFFR_X1)       0.11       0.11 f
  U56/ZN (NOR3_X4)                         0.08       0.19 r
  U82/ZN (NAND3_X4)                        0.04       0.23 f
  U54/ZN (NOR3_X4)                         0.06       0.29 r
  U114/ZN (AND3_X4)                        0.07       0.36 r
  U7/ZN (AND2_X2)                          0.05       0.41 r
  U6/Z (XOR2_X2)                           0.07       0.48 r
  ACCUM_REG_out_reg_7_/D (DFFR_X1)         0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_7_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: ACCUM_REG_out_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_30_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_30_/QN (DFFR_X1)       0.09       0.09 f
  U88/ZN (INV_X4)                          0.03       0.12 r
  U77/ZN (NAND3_X4)                        0.03       0.15 f
  U76/ZN (NOR3_X4)                         0.06       0.21 r
  U84/ZN (NAND3_X4)                        0.03       0.24 f
  U60/ZN (NOR3_X4)                         0.04       0.29 r
  U83/ZN (NAND3_X2)                        0.04       0.32 f
  U58/ZN (NOR3_X4)                         0.06       0.38 r
  U94/Z (XOR2_X1)                          0.09       0.47 r
  ACCUM_REG_out_reg_18_/D (DFFR_X1)        0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_18_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.09       0.09 f
  U60/ZN (NOR3_X4)                         0.06       0.15 r
  U83/ZN (NAND3_X2)                        0.04       0.19 f
  U89/Z (BUF_X32)                          0.16       0.35 f
  U81/ZN (NOR2_X2)                         0.05       0.40 r
  U32/Z (XOR2_X2)                          0.07       0.48 r
  ACCUM_REG_out_reg_19_/D (DFFR_X1)        0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_19_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: ACCUM_REG_out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_22_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_22_/Q (DFFR_X1)        0.20       0.20 f
  U83/ZN (NAND3_X2)                        0.06       0.26 r
  U58/ZN (NOR3_X4)                         0.03       0.29 f
  U102/ZN (NAND3_X2)                       0.06       0.36 r
  U56/ZN (NOR3_X4)                         0.03       0.39 f
  U111/ZN (NAND2_X1)                       0.06       0.44 r
  U41/ZN (XNOR2_X2)                        0.03       0.47 f
  ACCUM_REG_out_reg_13_/D (DFFR_X1)        0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_13_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.09       0.09 f
  U60/ZN (NOR3_X4)                         0.06       0.15 r
  U83/ZN (NAND3_X2)                        0.04       0.19 f
  U58/ZN (NOR3_X4)                         0.06       0.25 r
  U102/ZN (NAND3_X2)                       0.04       0.29 f
  U56/ZN (NOR3_X4)                         0.05       0.34 r
  U82/ZN (NAND3_X4)                        0.04       0.38 f
  U105/Z (XOR2_X1)                         0.09       0.47 f
  ACCUM_REG_out_reg_12_/D (DFFR_X1)        0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_12_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: ACCUM_REG_out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_23_/CK (DFFR_X1)       0.00       0.00 r
  ACCUM_REG_out_reg_23_/QN (DFFR_X1)       0.09       0.09 f
  U60/ZN (NOR3_X4)                         0.06       0.15 r
  U83/ZN (NAND3_X2)                        0.04       0.19 f
  U58/ZN (NOR3_X4)                         0.06       0.25 r
  U102/ZN (NAND3_X2)                       0.04       0.29 f
  U56/ZN (NOR3_X4)                         0.05       0.34 r
  U82/ZN (NAND3_X4)                        0.04       0.38 f
  U104/ZN (NOR2_X1)                        0.06       0.44 r
  U44/Z (XOR2_X2)                          0.03       0.47 f
  ACCUM_REG_out_reg_11_/D (DFFR_X1)        0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_11_/CK (DFFR_X1)       0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: ACCUM_REG_out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ACCUM_REG_out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  counter            5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ACCUM_REG_out_reg_5_/CK (DFFR_X1)        0.00       0.00 r
  ACCUM_REG_out_reg_5_/Q (DFFR_X1)         0.19       0.19 f
  U87/ZN (AND3_X4)                         0.09       0.28 f
  U50/ZN (AND3_X2)                         0.05       0.33 f
  U78/ZN (NAND2_X2)                        0.03       0.37 r
  U80/ZN (NOR2_X2)                         0.02       0.39 f
  U47/Z (XOR2_X2)                          0.08       0.47 f
  ACCUM_REG_out_reg_0_/D (DFFR_X1)         0.00       0.47 f
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  ACCUM_REG_out_reg_0_/CK (DFFR_X1)        0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.47


1
