<stg><name>read_in_stream_direct_Pipeline__ln181_for_each_i</name>


<trans_list>

<trans id="121" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %block = alloca i32 1

]]></Node>
<StgValue><ssdm name="block"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %blocks_data_M_elems_V_0_018_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_0_018_i_i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %blocks_data_M_elems_V_1_019_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_1_019_i_i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %blocks_data_M_elems_V_21_020_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_21_020_i_i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %blocks_data_M_elems_V_3_021_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_3_021_i_i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %blocks_data_M_elems_V_4_022_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_4_022_i_i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %blocks_data_M_elems_V_5_023_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_5_023_i_i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %blocks_data_M_elems_V_6_024_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_6_024_i_i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %blocks_data_M_elems_V_7_025_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_7_025_i_i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %blocks_data_M_elems_V_2_0_026_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_2_0_026_i_i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %blocks_data_M_elems_V_2_1_027_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_2_1_027_i_i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %blocks_data_M_elems_V_2_2_028_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_2_2_028_i_i"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %blocks_data_M_elems_V_2_3_029_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_2_3_029_i_i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %blocks_data_M_elems_V_2_4_030_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_2_4_030_i_i"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %blocks_data_M_elems_V_2_5_031_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_2_5_031_i_i"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %blocks_data_M_elems_V_2_6_032_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_2_6_032_i_i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:17 %blocks_data_M_elems_V_2_7_033_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_2_7_033_i_i"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:18 %iters_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %iters_i

]]></Node>
<StgValue><ssdm name="iters_i_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
newFuncRoot:19 %sext_ln181_i_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %sext_ln181_i

]]></Node>
<StgValue><ssdm name="sext_ln181_i_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="59">
<![CDATA[
newFuncRoot:20 %sext_ln181_i_cast = sext i59 %sext_ln181_i_read

]]></Node>
<StgValue><ssdm name="sext_ln181_i_cast"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout1, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_14, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %in_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:23 %store_ln0 = store i16 0, i16 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %store_ln0 = store i32 0, i32 %block

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:25 %br_ln0 = br void %for.body.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body.i.i:0 %i_2 = load i16 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.i:2 %icmp_ln181 = icmp_eq  i16 %i_2, i16 %iters_i_read

]]></Node>
<StgValue><ssdm name="icmp_ln181"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.i:3 %add_ln181 = add i16 %i_2, i16 1

]]></Node>
<StgValue><ssdm name="add_ln181"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.i:4 %br_ln181 = br i1 %icmp_ln181, void %for.body.split.i.i, void %read_in_stream_direct.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc25.i.i:16 %store_ln181 = store i16 %add_ln181, i16 %i

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.body.i.i:1 %inout1_addr = getelementptr i256 %inout1, i64 %sext_ln181_i_cast

]]></Node>
<StgValue><ssdm name="inout1_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.split.i.i:0 %block_load = load i32 %block

]]></Node>
<StgValue><ssdm name="block_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.i.i:19 %icmp_ln186 = icmp_eq  i32 %block_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln186"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.i.i:20 %add_ln186 = add i32 %block_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln186"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.i.i:21 %next_block = select i1 %icmp_ln186, i32 0, i32 %add_ln186

]]></Node>
<StgValue><ssdm name="next_block"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.body.split.i.i:22 %inout1_addr_read = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %inout1_addr

]]></Node>
<StgValue><ssdm name="inout1_addr_read"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="256">
<![CDATA[
for.body.split.i.i:23 %trunc_ln188 = trunc i256 %inout1_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln188"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split.i.i:24 %trunc_ln188_7_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout1_addr_read, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="trunc_ln188_7_i"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split.i.i:25 %trunc_ln188_8_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout1_addr_read, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln188_8_i"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32">
<![CDATA[
for.body.split.i.i:26 %trunc_ln188_1 = trunc i32 %block_load

]]></Node>
<StgValue><ssdm name="trunc_ln188_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split.i.i:27 %blocks_data_M_elems_V_2_1_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout1_addr_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_2_1_i_i"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split.i.i:28 %blocks_data_M_elems_V_2_2_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout1_addr_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_2_2_i_i"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split.i.i:29 %blocks_data_M_elems_V_2_3_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout1_addr_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_2_3_i_i"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split.i.i:30 %blocks_data_M_elems_V_2_4_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout1_addr_read, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_2_4_i_i"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split.i.i:31 %blocks_data_M_elems_V_2_5_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout1_addr_read, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_2_5_i_i"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split.i.i:48 %br_ln190 = br i1 %icmp_ln186, void %for.inc25.i.i, void %xlx_occurrence.for.inc.1.7

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc25.i.i:17 %store_ln181 = store i32 %next_block, i32 %block

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0">
<![CDATA[
read_in_stream_direct.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln188_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
for.body.split.i.i:1 %blocks_data_M_elems_V_0_018_i_i_load = load i32 %blocks_data_M_elems_V_0_018_i_i

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_0_018_i_i_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln188_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
for.body.split.i.i:2 %blocks_data_M_elems_V_1_019_i_i_load = load i32 %blocks_data_M_elems_V_1_019_i_i

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_1_019_i_i_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln188_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
for.body.split.i.i:3 %blocks_data_M_elems_V_21_020_i_i_load = load i32 %blocks_data_M_elems_V_21_020_i_i

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_21_020_i_i_load"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln188_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
for.body.split.i.i:4 %blocks_data_M_elems_V_3_021_i_i_load = load i32 %blocks_data_M_elems_V_3_021_i_i

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_3_021_i_i_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln188_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
for.body.split.i.i:5 %blocks_data_M_elems_V_4_022_i_i_load = load i32 %blocks_data_M_elems_V_4_022_i_i

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_4_022_i_i_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln188_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
for.body.split.i.i:6 %blocks_data_M_elems_V_5_023_i_i_load = load i32 %blocks_data_M_elems_V_5_023_i_i

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_5_023_i_i_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln188_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
for.body.split.i.i:7 %blocks_data_M_elems_V_6_024_i_i_load = load i32 %blocks_data_M_elems_V_6_024_i_i

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_6_024_i_i_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln188_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
for.body.split.i.i:8 %blocks_data_M_elems_V_7_025_i_i_load = load i32 %blocks_data_M_elems_V_7_025_i_i

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_7_025_i_i_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln188_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
for.body.split.i.i:9 %blocks_data_M_elems_V_2_0_026_i_i_load = load i32 %blocks_data_M_elems_V_2_0_026_i_i

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_2_0_026_i_i_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln188_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
for.body.split.i.i:10 %blocks_data_M_elems_V_2_1_027_i_i_load = load i32 %blocks_data_M_elems_V_2_1_027_i_i

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_2_1_027_i_i_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln188_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
for.body.split.i.i:11 %blocks_data_M_elems_V_2_2_028_i_i_load = load i32 %blocks_data_M_elems_V_2_2_028_i_i

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_2_2_028_i_i_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln188_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
for.body.split.i.i:12 %blocks_data_M_elems_V_2_3_029_i_i_load = load i32 %blocks_data_M_elems_V_2_3_029_i_i

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_2_3_029_i_i_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln188_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
for.body.split.i.i:13 %blocks_data_M_elems_V_2_4_030_i_i_load = load i32 %blocks_data_M_elems_V_2_4_030_i_i

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_2_4_030_i_i_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln188_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
for.body.split.i.i:14 %blocks_data_M_elems_V_2_5_031_i_i_load = load i32 %blocks_data_M_elems_V_2_5_031_i_i

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_2_5_031_i_i_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln188_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
for.body.split.i.i:15 %blocks_data_M_elems_V_2_6_032_i_i_load = load i32 %blocks_data_M_elems_V_2_6_032_i_i

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_2_6_032_i_i_load"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln188_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
for.body.split.i.i:16 %blocks_data_M_elems_V_2_7_033_i_i_load = load i32 %blocks_data_M_elems_V_2_7_033_i_i

]]></Node>
<StgValue><ssdm name="blocks_data_M_elems_V_2_7_033_i_i_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split.i.i:17 %specpipeline_ln183 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24

]]></Node>
<StgValue><ssdm name="specpipeline_ln183"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split.i.i:18 %specloopname_ln181 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln181"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.i.i:32 %select_ln188 = select i1 %trunc_ln188_1, i32 %trunc_ln188_8_i, i32 %blocks_data_M_elems_V_2_7_033_i_i_load

]]></Node>
<StgValue><ssdm name="select_ln188"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.i.i:33 %select_ln188_1 = select i1 %trunc_ln188_1, i32 %trunc_ln188_7_i, i32 %blocks_data_M_elems_V_2_6_032_i_i_load

]]></Node>
<StgValue><ssdm name="select_ln188_1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.i.i:34 %select_ln188_2 = select i1 %trunc_ln188_1, i32 %blocks_data_M_elems_V_2_5_i_i, i32 %blocks_data_M_elems_V_2_5_031_i_i_load

]]></Node>
<StgValue><ssdm name="select_ln188_2"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.i.i:35 %select_ln188_3 = select i1 %trunc_ln188_1, i32 %blocks_data_M_elems_V_2_4_i_i, i32 %blocks_data_M_elems_V_2_4_030_i_i_load

]]></Node>
<StgValue><ssdm name="select_ln188_3"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.i.i:36 %select_ln188_4 = select i1 %trunc_ln188_1, i32 %blocks_data_M_elems_V_2_3_i_i, i32 %blocks_data_M_elems_V_2_3_029_i_i_load

]]></Node>
<StgValue><ssdm name="select_ln188_4"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.i.i:37 %select_ln188_5 = select i1 %trunc_ln188_1, i32 %blocks_data_M_elems_V_2_2_i_i, i32 %blocks_data_M_elems_V_2_2_028_i_i_load

]]></Node>
<StgValue><ssdm name="select_ln188_5"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.i.i:38 %select_ln188_6 = select i1 %trunc_ln188_1, i32 %blocks_data_M_elems_V_2_1_i_i, i32 %blocks_data_M_elems_V_2_1_027_i_i_load

]]></Node>
<StgValue><ssdm name="select_ln188_6"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.i.i:39 %select_ln188_7 = select i1 %trunc_ln188_1, i32 %trunc_ln188, i32 %blocks_data_M_elems_V_2_0_026_i_i_load

]]></Node>
<StgValue><ssdm name="select_ln188_7"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.i.i:40 %select_ln188_8 = select i1 %trunc_ln188_1, i32 %blocks_data_M_elems_V_7_025_i_i_load, i32 %trunc_ln188_8_i

]]></Node>
<StgValue><ssdm name="select_ln188_8"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.i.i:41 %select_ln188_9 = select i1 %trunc_ln188_1, i32 %blocks_data_M_elems_V_6_024_i_i_load, i32 %trunc_ln188_7_i

]]></Node>
<StgValue><ssdm name="select_ln188_9"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.i.i:42 %select_ln188_10 = select i1 %trunc_ln188_1, i32 %blocks_data_M_elems_V_5_023_i_i_load, i32 %blocks_data_M_elems_V_2_5_i_i

]]></Node>
<StgValue><ssdm name="select_ln188_10"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.i.i:43 %select_ln188_11 = select i1 %trunc_ln188_1, i32 %blocks_data_M_elems_V_4_022_i_i_load, i32 %blocks_data_M_elems_V_2_4_i_i

]]></Node>
<StgValue><ssdm name="select_ln188_11"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.i.i:44 %select_ln188_12 = select i1 %trunc_ln188_1, i32 %blocks_data_M_elems_V_3_021_i_i_load, i32 %blocks_data_M_elems_V_2_3_i_i

]]></Node>
<StgValue><ssdm name="select_ln188_12"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.i.i:45 %select_ln188_13 = select i1 %trunc_ln188_1, i32 %blocks_data_M_elems_V_21_020_i_i_load, i32 %blocks_data_M_elems_V_2_2_i_i

]]></Node>
<StgValue><ssdm name="select_ln188_13"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.i.i:46 %select_ln188_14 = select i1 %trunc_ln188_1, i32 %blocks_data_M_elems_V_1_019_i_i_load, i32 %blocks_data_M_elems_V_2_1_i_i

]]></Node>
<StgValue><ssdm name="select_ln188_14"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split.i.i:47 %select_ln188_15 = select i1 %trunc_ln188_1, i32 %blocks_data_M_elems_V_0_018_i_i_load, i32 %trunc_ln188

]]></Node>
<StgValue><ssdm name="select_ln188_15"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.inc.1.7:0 %rbegin_i_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15

]]></Node>
<StgValue><ssdm name="rbegin_i_i"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
xlx_occurrence.for.inc.1.7:1 %p_0 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %select_ln188, i32 %select_ln188_1, i32 %select_ln188_2, i32 %select_ln188_3, i32 %select_ln188_4, i32 %select_ln188_5, i32 %select_ln188_6, i32 %select_ln188_7, i32 %select_ln188_8, i32 %select_ln188_9, i32 %select_ln188_10, i32 %select_ln188_11, i32 %select_ln188_12, i32 %select_ln188_13, i32 %select_ln188_14, i32 %select_ln188_15

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
xlx_occurrence.for.inc.1.7:2 %write_ln202 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %in_stream, i512 %p_0

]]></Node>
<StgValue><ssdm name="write_ln202"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0">
<![CDATA[
xlx_occurrence.for.inc.1.7:3 %specoccurrence_ln203 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 2, void @empty_24

]]></Node>
<StgValue><ssdm name="specoccurrence_ln203"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
xlx_occurrence.for.inc.1.7:4 %rend_i_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin_i_i

]]></Node>
<StgValue><ssdm name="rend_i_i"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
xlx_occurrence.for.inc.1.7:5 %br_ln203 = br void %for.inc25.i.i

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc25.i.i:0 %store_ln181 = store i32 %select_ln188, i32 %blocks_data_M_elems_V_2_7_033_i_i

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc25.i.i:1 %store_ln181 = store i32 %select_ln188_1, i32 %blocks_data_M_elems_V_2_6_032_i_i

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc25.i.i:2 %store_ln181 = store i32 %select_ln188_2, i32 %blocks_data_M_elems_V_2_5_031_i_i

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc25.i.i:3 %store_ln181 = store i32 %select_ln188_3, i32 %blocks_data_M_elems_V_2_4_030_i_i

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc25.i.i:4 %store_ln181 = store i32 %select_ln188_4, i32 %blocks_data_M_elems_V_2_3_029_i_i

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc25.i.i:5 %store_ln181 = store i32 %select_ln188_5, i32 %blocks_data_M_elems_V_2_2_028_i_i

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc25.i.i:6 %store_ln181 = store i32 %select_ln188_6, i32 %blocks_data_M_elems_V_2_1_027_i_i

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc25.i.i:7 %store_ln181 = store i32 %select_ln188_7, i32 %blocks_data_M_elems_V_2_0_026_i_i

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc25.i.i:8 %store_ln181 = store i32 %select_ln188_8, i32 %blocks_data_M_elems_V_7_025_i_i

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc25.i.i:9 %store_ln181 = store i32 %select_ln188_9, i32 %blocks_data_M_elems_V_6_024_i_i

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc25.i.i:10 %store_ln181 = store i32 %select_ln188_10, i32 %blocks_data_M_elems_V_5_023_i_i

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc25.i.i:11 %store_ln181 = store i32 %select_ln188_11, i32 %blocks_data_M_elems_V_4_022_i_i

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc25.i.i:12 %store_ln181 = store i32 %select_ln188_12, i32 %blocks_data_M_elems_V_3_021_i_i

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc25.i.i:13 %store_ln181 = store i32 %select_ln188_13, i32 %blocks_data_M_elems_V_21_020_i_i

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc25.i.i:14 %store_ln181 = store i32 %select_ln188_14, i32 %blocks_data_M_elems_V_1_019_i_i

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc25.i.i:15 %store_ln181 = store i32 %select_ln188_15, i32 %blocks_data_M_elems_V_0_018_i_i

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
for.inc25.i.i:18 %br_ln181 = br void %for.body.i.i

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
