<stg><name>convolution3_hls_Pipeline_VITIS_LOOP_46_8</name>


<trans_list>

<trans id="39" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %co = alloca i32 1

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:1 %sext_ln46_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln46

]]></Node>
<StgValue><ssdm name="sext_ln46_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln46_cast = sext i62 %sext_ln46_read

]]></Node>
<StgValue><ssdm name="sext_ln46_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %BIAS, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 16, void @empty_2, void @empty_0, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:4 %store_ln46 = store i5 0, i5 %co

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc78

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc78:0 %co_1 = load i5 %co

]]></Node>
<StgValue><ssdm name="co_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc78:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %BIAS

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc78:2 %icmp_ln46 = icmp_eq  i5 %co_1, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc78:3 %add_ln46 = add i5 %co_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc78:4 %br_ln46 = br i1 %icmp_ln46, void %for.inc78.split, void %VITIS_LOOP_54_10.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc78.split:9 %store_ln46 = store i5 %add_ln46, i5 %co

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc78.split:0 %BIAS_addr = getelementptr i32 %BIAS, i64 %sext_ln46_cast

]]></Node>
<StgValue><ssdm name="BIAS_addr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc78.split:5 %BIAS_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %BIAS_addr

]]></Node>
<StgValue><ssdm name="BIAS_addr_read"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0">
<![CDATA[
VITIS_LOOP_54_10.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="5">
<![CDATA[
for.inc78.split:1 %zext_ln46 = zext i5 %co_1

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc78.split:2 %specpipeline_ln47 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_16

]]></Node>
<StgValue><ssdm name="specpipeline_ln47"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc78.split:3 %speclooptripcount_ln46 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln46"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc78.split:4 %specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln46"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
for.inc78.split:6 %bitcast_ln48 = bitcast i32 %BIAS_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln48"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc78.split:7 %local_bias_addr = getelementptr i32 %local_bias, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="local_bias_addr"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.inc78.split:8 %store_ln48 = store i32 %bitcast_ln48, i4 %local_bias_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
for.inc78.split:10 %br_ln46 = br void %for.inc78

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="40" name="BIAS" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="BIAS"/></StgValue>
</port>
<port id="41" name="sext_ln46" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln46"/></StgValue>
</port>
<port id="42" name="local_bias" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="local_bias"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="44" from="StgValue_43" to="co" fromId="43" toId="6">
</dataflow>
<dataflow id="46" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln46_read" fromId="45" toId="7">
</dataflow>
<dataflow id="47" from="sext_ln46" to="sext_ln46_read" fromId="41" toId="7">
</dataflow>
<dataflow id="48" from="sext_ln46_read" to="sext_ln46_cast" fromId="7" toId="8">
</dataflow>
<dataflow id="50" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="49" toId="9">
</dataflow>
<dataflow id="51" from="BIAS" to="specinterface_ln0" fromId="40" toId="9">
</dataflow>
<dataflow id="53" from="empty_13" to="specinterface_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="55" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="56" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="58" from="empty_16" to="specinterface_ln0" fromId="57" toId="9">
</dataflow>
<dataflow id="59" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="61" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="63" from="empty_2" to="specinterface_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="65" from="empty_0" to="specinterface_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="66" from="empty_16" to="specinterface_ln0" fromId="57" toId="9">
</dataflow>
<dataflow id="67" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="68" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="69" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="70" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="71" from="empty_16" to="specinterface_ln0" fromId="57" toId="9">
</dataflow>
<dataflow id="72" from="empty_16" to="specinterface_ln0" fromId="57" toId="9">
</dataflow>
<dataflow id="74" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="75" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="77" from="StgValue_76" to="store_ln46" fromId="76" toId="10">
</dataflow>
<dataflow id="78" from="co" to="store_ln46" fromId="6" toId="10">
</dataflow>
<dataflow id="79" from="co" to="co_1" fromId="6" toId="12">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="80" toId="13">
</dataflow>
<dataflow id="82" from="BIAS" to="specbitsmap_ln0" fromId="40" toId="13">
</dataflow>
<dataflow id="83" from="co_1" to="icmp_ln46" fromId="12" toId="14">
</dataflow>
<dataflow id="85" from="StgValue_84" to="icmp_ln46" fromId="84" toId="14">
</dataflow>
<dataflow id="86" from="co_1" to="add_ln46" fromId="12" toId="15">
</dataflow>
<dataflow id="88" from="StgValue_87" to="add_ln46" fromId="87" toId="15">
</dataflow>
<dataflow id="89" from="icmp_ln46" to="br_ln46" fromId="14" toId="16">
</dataflow>
<dataflow id="90" from="add_ln46" to="store_ln46" fromId="15" toId="17">
</dataflow>
<dataflow id="91" from="co" to="store_ln46" fromId="6" toId="17">
</dataflow>
<dataflow id="92" from="BIAS" to="BIAS_addr" fromId="40" toId="18">
</dataflow>
<dataflow id="93" from="sext_ln46_cast" to="BIAS_addr" fromId="8" toId="18">
</dataflow>
<dataflow id="95" from="_ssdm_op_Read.m_axi.p1i32" to="BIAS_addr_read" fromId="94" toId="19">
</dataflow>
<dataflow id="96" from="BIAS_addr" to="BIAS_addr_read" fromId="18" toId="19">
</dataflow>
<dataflow id="97" from="co_1" to="zext_ln46" fromId="12" toId="20">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecPipeline" to="specpipeline_ln47" fromId="98" toId="21">
</dataflow>
<dataflow id="100" from="StgValue_43" to="specpipeline_ln47" fromId="43" toId="21">
</dataflow>
<dataflow id="101" from="StgValue_54" to="specpipeline_ln47" fromId="54" toId="21">
</dataflow>
<dataflow id="102" from="StgValue_54" to="specpipeline_ln47" fromId="54" toId="21">
</dataflow>
<dataflow id="103" from="StgValue_54" to="specpipeline_ln47" fromId="54" toId="21">
</dataflow>
<dataflow id="104" from="empty_16" to="specpipeline_ln47" fromId="57" toId="21">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln46" fromId="105" toId="22">
</dataflow>
<dataflow id="108" from="StgValue_107" to="speclooptripcount_ln46" fromId="107" toId="22">
</dataflow>
<dataflow id="109" from="StgValue_107" to="speclooptripcount_ln46" fromId="107" toId="22">
</dataflow>
<dataflow id="110" from="StgValue_107" to="speclooptripcount_ln46" fromId="107" toId="22">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecLoopName" to="specloopname_ln46" fromId="111" toId="23">
</dataflow>
<dataflow id="114" from="empty_15" to="specloopname_ln46" fromId="113" toId="23">
</dataflow>
<dataflow id="115" from="BIAS_addr_read" to="bitcast_ln48" fromId="19" toId="24">
</dataflow>
<dataflow id="116" from="local_bias" to="local_bias_addr" fromId="42" toId="25">
</dataflow>
<dataflow id="118" from="StgValue_117" to="local_bias_addr" fromId="117" toId="25">
</dataflow>
<dataflow id="119" from="zext_ln46" to="local_bias_addr" fromId="20" toId="25">
</dataflow>
<dataflow id="120" from="bitcast_ln48" to="store_ln48" fromId="24" toId="26">
</dataflow>
<dataflow id="121" from="local_bias_addr" to="store_ln48" fromId="25" toId="26">
</dataflow>
<dataflow id="122" from="icmp_ln46" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="123" from="icmp_ln46" to="StgValue_3" fromId="14" toId="3">
</dataflow>
</dataflows>


</stg>
