* TPS7H5007-SEP
*****************************************************************************
* (C) Copyright 2022 Texas Instruments Incorporated. All rights reserved.
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
* Released by: Texas Instruments Inc.
* Part: TPS7H5007-SEP
* Date: 14FEB2022
* Model Type: TRANSIENT 
* Simulator: PSPICE
* Simulator Version: 17.4.0.s012
* EVM Order Number: TPS7H5007EVM
* EVM Users Guide: SLVUCD8
* Datasheet: SLVSGG1
* Verified Topologies: FLYBACK
* Model Version: Final 1.0
*
*****************************************************************************
*
* Updates:
*
* Final 1.0
* 1. Initial model release
*
*****************************************************************************
*
* Model Usage Notes:
*
* 1. These features have not been modeled:
*          - Fault delay
*          - Thermal shutdown
* 2. Max step size of 20n is required for valid simulation results.
* 3. This model is for transient simulation only and cannot perform AC simulation.
*
*****************************************************************************

.SUBCKT TPS7H5007-SEP_TRANS VIN EN VLDO DCL HICC FAULT COMP VSENSE SYNC OUTA RT RSC SS REFCAP CS_ILIM SRA AVSS 

X_U10         N16637752 N16637782 N16637790 BLANK_CS DIG_HI EN_FROM_HICC
+  DFFSBRB_SHPBASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U99         N16662660 RES_OUTB_PLS N16662666 AND2_BASIC_GEN PARAMS:  VDD=1
+  VSS=0 VTHRESH=0.5
X_U47         BLANK N16649561 SWITCH_CLOCK_PRE N16649565 AND3_BASIC_GEN PARAMS:
+   VDD=1 VSS=0 VTHRESH=0.5
X_H5    N16649897 N16650431 N16650417 0 TPS7H5007-SEP_TRANS_H5 
C_C_SP         0 SP  1f IC=0 TC=0,0 
X_H2    N16639238 N16639306 N16639244 0 TPS7H5007-SEP_TRANS_H2 
R_R15         DCL N16642816  500k TC=0,0 
X_U79         DIS_FROM_HICC N16661660 N16661600 NOR2_BASIC_GEN PARAMS:  VDD=1
+  VSS=0 VTHRESH=0.5
E_E3         N16640395 0 N16640389 VSENSE 1
R_R16         CS_ILIM N16643855  1.667k TC=0,0 
E_LIMIT1         N16636926 0 VALUE {LIMIT(V(N16636920),-1m,1m)}
R_R9         REFCAP N16635331  998.37 TC=0,0 
X_U66         S1 N16654302 BUF_DELAY_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
+  DELAY=8n
X_U48         DCL_HI DCL_HIZ N16649561 OR2_BASIC_GEN PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
X_U13         PWM_OUT N16637650 INV_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_S3    BLANK_CS 0 N16636974 0 TPS7H5007-SEP_TRANS_S3 
E_ABM56         N16649867 0 VALUE { V(REFCAP)    }
X_U97         DIS_FROM_HICC N16662666 N16662578 NOR2_BASIC_GEN PARAMS:  VDD=1
+  VSS=0 VTHRESH=0.5
R_R10         RT N16639306  19.7k TC=0,0 
X_U58         N16653604 VLDO DCLAMP 
X_U16         N16639564 DIS_LOGIC OFF OR2_BASIC_GEN PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
E_ABM6         N16643158 0 VALUE { IF(V(dcl_0) < 0.5,  
+ V(DCL_CLOCK), V(VLDO))   }
X_U67         P1 N16654356 BUF_DELAY_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
+  DELAY=8n
X_U83         DCL_HI RES_P_O BLANK_INT_B N16661924 AND3_BASIC_GEN PARAMS: 
+  VDD=1 VSS=0 VTHRESH=0.5
X_U38         HICC_OVER_1 N16647095 INV_BASIC_GEN PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
E_ABM50         PWM_COMP_OUT 0 VALUE { IF( V(HALF-COMP_M_SLOPE) > V(N16643805)
+  ,  
+ 1, 0)   }
R_R13         N16642674 VLDO  500k TC=0,0 
E_ABM60         N16653620 0 VALUE { V(REFCAP)    }
X_U61         N16653960 N16653966 BUF_DELAY_BASIC_GEN PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=20n
E_ABM68         PS_OPEN 0 VALUE { IF( V(N16655582) > 208m, 0, 1)    }
V_V7         N16635859 0 1.5
X_S10    HICC_CHARGE 0 N16646217 HICC TPS7H5007-SEP_TRANS_S10 
V_V1         N16635049 0 1
X_S11    N16646521 0 HICC N16646553 TPS7H5007-SEP_TRANS_S11 
X_U55         PSP_DEL N16650133 BLANK_S OR2_BASIC_GEN PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
X_U35         DISCHARGE_B CHARGE HICC_CHARGE AND2_BASIC_GEN PARAMS:  VDD=1
+  VSS=0 VTHRESH=0.5
X_U94         RES_OUTA_PLS_B EN_FROM_HICC N16662438 AND2_BASIC_GEN PARAMS: 
+  VDD=1 VSS=0 VTHRESH=0.5
X_U100         RES_OUTB_PLS RES_OUTB_PLS_B RES_OUTB DIG_HI N16662578 DIG_HI
+  DFFSBRB_RHPBASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
G_G5         VLDO N16653604 N16653508 0 1
X_S14    N16654084 0 N16653604 0 TPS7H5007-SEP_TRANS_S14 
X_U42         BLANK NOT_BLANK SYS_CLOCK DIG_HI N16649275 DIG_HI
+  DFFSBRB_RHPBASIC_GEN_BLANK PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U81         RES_OUTA_PLS RES_OUTA_PLS_B RES_OUTA DIG_HI N16661600 DIG_HI
+  DFFSBRB_RHPBASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U33         0 N16646553 DCLAMP 
X_U17         COMP VLDO DCLAMP 
E_ABM5         DCL_LO 0 VALUE { IF(V(DCL_1) < 0.5, 1, 0)    }
E_ABM2         BANDGAP_REF 0 VALUE { V(N16635331)    }
R_R6         REFCAP N16635269  1 TC=0,0 
X_U14         OSC N16639268 VCO_SQR PARAMS: Fcenter=2.00e+006 Frange=2.00e+006
+  Vmin=0.0000e+000 Vmax=4MEG phase=0
E_ABM3         VLDO 0 VALUE { V(N16634959)    }
X_S1    N16634959 0 N16635049 N16635147 TPS7H5007-SEP_TRANS_S1 
X_U89         SWITCH_CLOCK DCL_LO N16662122 AND2_BASIC_GEN PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
X_U9         SKIP_PULSE N16637900 SWITCH_CLOCK_PRE SKIP_PULSE_PRE DIG_HI
+  EN_FROM_HICC DFFSBRB_RHPBASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U54         OUT1 OUT2 PWM_INT OR2_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
R_R17         LEB N16650431  9.484k TC=0,0 
X_H6    N16653496 N16653574 N16653502 0 TPS7H5007-SEP_TRANS_H6 
X_U62         S1 N16654084 INV_DELAY_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
+  DELAY=1n
E_LIMIT4         N16649879 0 VALUE {LIMIT(V(N16649873),-1m,1m)}
X_U39         CHARGE N16647239 OCP_OUT DIG_HI N16647233 DIG_HI
+  DFFSBRB_RHPBASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
E_ABM59         N16653496 0 VALUE { V(REFCAP)    }
E_ABM29         N16638233 0 VALUE { IF( V(OUT1) > 100m, 5, 0)    }
X_U46         SWITCH_CLOCK_PRE SWITCH_CLOCK BUF_DELAY_BASIC_GEN PARAMS:  VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=1n
X_U29         N16646217 VLDO DCLAMP 
E_ABM46         DCL_0 0 VALUE { IF(V(N16642770) > 1.5, 1, 0)    }
E_LIMIT6         N16653632 0 VALUE {LIMIT(V(N16653626),-1m,1m)}
C_C1         N16634959 0  80u IC=0 
V_V13         N16643975 0 1.05
E_ABM63         N16653960 0 VALUE { IF( V(N16653672) > 1, 1, 0)    }
X_U27         EN_LOGIC N16645993 INV_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U92         SKIP_PULSE_B N16662432 N16662370 AND2_BASIC_GEN PARAMS:  VDD=1
+  VSS=0 VTHRESH=0.5
X_S8    BLANK_CS 0 N16643855 0 TPS7H5007-SEP_TRANS_S8 
X_H3    N16642764 N16642816 N16642770 N16642826 TPS7H5007-SEP_TRANS_H3 
G_G1         N16635859 SS N16635985 0 {I_SS}
C_C8         SS 0  1f IC=0 
E_ABM69         SP_OPEN 0 VALUE { IF( V(N16655688) > 208m, 0, 1)    }
R_R14         0 N16642674  500k TC=0,0 
E_MUX1         S1_PS 0 VALUE { IF( V(PS_OPEN) < 0.5,  
+ V(N16653842), V(N16653976))   }
X_U51         N16649667 PWM_INT BLANK_CS NAND2_BASIC_GEN PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
C_C9         COMP 0  1f IC=0 
X_U30         HICC_CHARGE N16646521 INV_BASIC_GEN PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
R_R5         N16634959 N16634953  250m TC=0,0 
X_U2         SS_PD N16635995 INV_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U86         N16661924 RES_OUTA_PRE N16661590 RES_OUTA OR3_BASIC_GEN PARAMS: 
+  VDD=1 VSS=0 VTHRESH=0.5
X_U87         BLANK_INT BLANK_INT_B INV_BASIC_GEN PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
E_ABM43         OSC 0 VALUE { IF( V(off) <0.5, 2* LIMIT( 112000/ ( {V(REFCAP)}/
+  (V(N16639244)*1k) )*1k, 100k, 2MEG), 0)    }
E_ABM62         SR1 0 VALUE { V(S1_PS)    }
X_U64         S1 N16654302 N16653976 AND2_BASIC_GEN PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
E_ABM51         N16643961 0 VALUE { IF( V(N16643855) > V(N16643975) ,  
+ 1, 0)   }
E_ABM13         N16639274 0 VALUE { LIMIT( V(N16639268), 1, 0) * 5    }
X_U41         PSP_DEL 0 N16649269 awbone_shot PARAMS: DELAY= 2n
X_U43         SYS_CLOCK SWITCH_CLOCK_PRE DCL_CLOCK OR2_BASIC_GEN PARAMS:  VDD=1
+  VSS=0 VTHRESH=0.5
X_U102         SWITCH_CLOCK SWITCH_CLOCK_B INV_BASIC_GEN PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
X_U104         SWITCH_CLOCK_B DIG_HI N16662988 AND2_BASIC_GEN PARAMS:  VDD=1
+  VSS=0 VTHRESH=0.5
E_LIMIT5         N16653508 0 VALUE {LIMIT(V(N16653502),-1m,1m)}
G_G6         VLDO N16653672 N16653632 0 1
R_R1         N16638233 OUTA  15 TC=0,0 
X_U78         RES_P_O DCL_HIZ BLANK_INT_B N16661590 AND3_BASIC_GEN PARAMS: 
+  VDD=1 VSS=0 VTHRESH=0.5
C_C12         0 N16649927  1.011p  TC=0,0 
E_E4         N16640407 0 N16640401 0 {EA_gm}
X_U22         PWM_COMP_OUT EN_FROM_HICC PWM_OUT AND2_BASIC_GEN PARAMS:  VDD=1
+  VSS=0 VTHRESH=0.5
X_U84         N16661856 OCP_OUT RES_P_O OR2_BASIC_GEN PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
X_H10    N16653574 N16655664 N16655582 0 TPS7H5007-SEP_TRANS_H10 
X_S7    FAULT 0 N16641852 N16641886 TPS7H5007-SEP_TRANS_S7 
X_H11    N16655684 N16655714 N16655688 0 TPS7H5007-SEP_TRANS_H11 
X_U24         BLANK_CS N16643985 INV_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
V_V2         N16642826 0 1
E_ABM61         N16653836 0 VALUE { IF( V(N16653604) > 1, 1, 0)    }
E_ABM1         HALF-COMP_M_SLOPE 0 VALUE { ( V(N16636974)*-4.2657+  
+ V(COMP)*0.5 )   }
X_U49         N16649565 N16649681 BLANK_INT OR2_BASIC_GEN PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
X_U11         DCL_CLOCK N16637790 INV_BASIC_GEN PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
X_U21         N16641852 N16641690 INV_BASIC_GEN PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
C_C_LEB         0 LEB  1f IC=0 TC=0,0 
R_R18         PS N16655664  8.858k TC=0,0 
E_ABM44         RT_PRESENT 0 VALUE { IF(V(N16639244) > 60.65n, 1, 0)    }
C_C_RT         0 RT  1f IC=0 TC=0,0 
X_S12    HICC_PD 0 HICC 0 TPS7H5007-SEP_TRANS_S12 
X_U20         VLDO_GOOD N16641690 N16641548 DIS_LOGIC NAND3_BASIC_GEN PARAMS: 
+  VDD=1 VSS=0 VTHRESH=0.5
R_R21         SP 0  52k TC=0,0 
E_ABM45         N16640389 0 VALUE { IF( V(SS) < V(BANDGAP_REF),    
+ V(SS), V(BANDGAP_REF) )   }
E_E1         N16636914 0 REFCAP 0 1
X_U80         RES_OUTA_PLS N16661838 N16661660 AND2_BASIC_GEN PARAMS:  VDD=1
+  VSS=0 VTHRESH=0.5
X_S9    HICC_TRIG 0 VLDO HICC TPS7H5007-SEP_TRANS_S9 
X_U3         EN_LOGIC N16635995 N16635985 AND2_BASIC_GEN PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
X_U90         SKIP_PULSE SKIP_PULSE_B INV_BASIC_GEN PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
R_R11         0 N16641548  1 TC=0,0 
V_V11         DIG_HI 0 5
R_R12         0 N16641852  1 TC=0,0 
X_H7    N16653620 N16653642 N16653626 0 TPS7H5007-SEP_TRANS_H7 
R_R8         N16635331 0  1k TC=0,0 
E_ABM57         N16650075 0 VALUE { IF( V(N16649927) > 1, 1, 0)    }
X_S13    N16650133 0 N16649927 0 TPS7H5007-SEP_TRANS_S13 
R_R20         PS 0  52k TC=0,0 
C_C10         0 DCL  1f  TC=0,0 
C_C2         0 N16636974  15.5p IC=0 TC=0,0 
X_U45         SWITCH_CLOCK_PRE N16649203 SYS_CLOCK N16649203 EN_LOGIC DIG_HI
+  DFFSBRB_RHPBASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
I_I1         VLDO N16646217 DC 80u  
E_ABM8         SS_DONE 0 VALUE { IF((V(SS) > {SS_thresh}), 1, 0)    }
X_U34         DISCHARGE DISCHARGE_B N16646929 DIG_HI HICC_OVER_0P3 DIG_HI
+  DFFSBRB_RHPBASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
E_MUX2         P1_SP 0 VALUE { IF( V(SP_OPEN) < 0.5,  
+ V(N16653966), V(N16654002))   }
E_ABM52         SS_PD 0 VALUE { V(DIS_FROM_HICC)    }
E_ABM58         LEB_OPEN 0 VALUE { IF( V(N16650417) > 208m, 0, 1)    }
E_LIMIT2         N16640401 0 VALUE {LIMIT(V(N16640395),-83m,83m)}
E_E2         N16639238 0 REFCAP 0 1
C_C3         0 N16653672  1.015p  TC=0,0 
X_U28         DIS_FROM_HICC EN_FROM_HICC INV_BASIC_GEN PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
X_U12         N16637650 N16637752 BLANK_CS SKIP_PULSE_PRE AND3_BASIC_GEN
+  PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_S2    N16636189 0 SS 0 TPS7H5007-SEP_TRANS_S2 
X_S6    EN 0 N16641548 N16641580 TPS7H5007-SEP_TRANS_S6 
V_V12         N16643805 N16643855 150m
X_U23         N16643961 N16643985 OCP_OUT AND2_BASIC_GEN PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
X_U6         SYNC N16639420 INV_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
R_R7         N16635147 0  1 TC=0,0 
X_U59         N16653672 VLDO DCLAMP 
X_U103         RES_P_O N16662988 BLANK_INT_B N16662972 AND3_BASIC_GEN PARAMS: 
+  VDD=1 VSS=0 VTHRESH=0.5
E_ABM64         OUT1 0 VALUE { V(P1_SP)    }
E_TABLE2         N16635269 0 TABLE {V(N16634959)} 200mV    1mV  
+ 1.4V        1.225V  
+ 15.6V      1.23V
E_ABM53         HICC_OVER_1 0 VALUE { IF( V(HICC)>1, 1, 0)    }
I_I2         N16646553 0 DC 1u  
X_S15    N16654216 0 N16653672 0 TPS7H5007-SEP_TRANS_S15 
X_U52         N16649927 VLDO DCLAMP 
X_U36         HICC_TRIG N16646929 HICC_OVER_0P6 DIG_HI N16647061 DIG_HI
+  DFFSBRB_RHPBASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
E_ABM12         SYS_CLOCK 0 VALUE { IF(V(RT_present)>0.5, V(N16639274),
+  V(N16639420) )  
+     }
E_ABM48         DCL_1 0 VALUE { IF(V(N16642770) > 0.5, 1, 0)    }
X_U15         RT_PRESENT N16639564 INV_BASIC_GEN PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
G_G4         VLDO N16649927 N16649879 0 1
X_U4         N16635995 EN_LOGIC N16636189 NAND2_BASIC_GEN PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
X_U95         P1 N16662560 S1 NOR2_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
R_R3         LEB 0  35k TC=0,0 
X_U18         0 COMP DCLAMP 
E_ABM7         DCL_MASK 0 VALUE { IF(V(dcl_1) < 0.5,  
+ V(SWITCH_CLOCK), V(N16643158))   }
X_U5         N16636974 VLDO DCLAMP 
X_U85         OUT1 N16661838 INV_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U19         VLDO_GOOD N16641690 N16641548 EN_LOGIC AND3_BASIC_GEN PARAMS: 
+  VDD=1 VSS=0 VTHRESH=0.5
C_C11         0 N16643855  100f IC=0 TC=0,0 
E_ABM40         N16638293 0 VALUE { IF( V(SR1) > 100m, 5, 0)    }
X_U63         P1 N16654216 INV_DELAY_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
+  DELAY=1n
X_U57         N16650125 N16650133 INV_BASIC_GEN PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
E_LIMIT3         N16640413 0 VALUE {LIMIT(V(N16640407),-190u,190u)}
X_U60         N16653836 N16653842 BUF_DELAY_BASIC_GEN PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=20n
E_ABM54         HICC_OVER_0P6 0 VALUE { IF( V(HICC)>0.6, 1, 0)    }
X_H4    N16649867 N16649897 N16649873 0 TPS7H5007-SEP_TRANS_H4 
R_R19         SP N16655714  8.858k TC=0,0 
X_U26         HICC_ON N16645993 DIS_FROM_HICC OR2_BASIC_GEN PARAMS:  VDD=1
+  VSS=0 VTHRESH=0.5
X_U53         DCL_LO BLANK N16649681 AND2_BASIC_GEN PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
E_TABLE1         N16634953 0 TABLE {V(VIN)} 200mV    1mV  
+ 5.1V        5V  
+ 15.6V      5.002V
C_C13         0 N16653604  1.015p  TC=0,0 
X_U82         PWM_OUT N16661856 INV_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
G_G3         VLDO COMP N16640413 0 1
X_S5    SS_PD 0 COMP 0 TPS7H5007-SEP_TRANS_S5 
X_U32         OCP_OUT N16646713 INV_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
V_V5         N16641580 0 1
V_V4         N16641886 0 1
G_G2         VLDO N16636974 N16636926 0 1
X_U1         SS N16635859 DCLAMP 
X_U40         NOT_BLANK EN_LOGIC N16647233 AND2_BASIC_GEN PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
X_S4    RT_PRESENT 0 N16639274 SYNC TPS7H5007-SEP_TRANS_S4 
E_ABM49         DCL_HIZ 0 VALUE { IF(V(DCL_1)*(1-V(DCL_0)) > 0.5,  
+ 1, 0)   }
X_U88         BLANK_INT_B N16662122 RES_P_O RES_OUTA_PRE AND3_BASIC_GEN PARAMS:
+   VDD=1 VSS=0 VTHRESH=0.5
X_U31         HICC_PD N16646719 DISCHARGE_B DIG_HI N16646713 DIG_HI
+  DFFSBRB_RHPBASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
E_E5         N16642764 0 N16642674 0 1
X_U101         DCL_HIZ N16662972 DCL_HI RES_OUTB OR3_BASIC_GEN PARAMS:  VDD=1
+  VSS=0 VTHRESH=0.5
X_U25         HICC_ON N16645989 HICC_OVER_0P6 DIG_HI HICC_OVER_0P3 DIG_HI
+  DFFSBRB_RHPBASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U50         BLANK_INT N16649667 INV_BASIC_GEN PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
X_U93         N16662432 N16662444 SWITCH_CLOCK DIG_HI N16662438 DIG_HI
+  DFFSBRB_RHPBASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
E_ABM4         VLDO_GOOD 0 VALUE { IF(V(N16635147)>0.5, 1, 0)    }
E_ABM55         HICC_OVER_0P3 0 VALUE { IF( V(HICC)>0.3, 1, 0)    }
X_U37         EN_LOGIC N16647095 N16647061 AND2_BASIC_GEN PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
C_C_PS         0 PS  1f IC=0 TC=0,0 
R_R2         N16638293 SRA  15 TC=0,0 
X_H1    N16636914 RSC N16636920 0 TPS7H5007-SEP_TRANS_H1 
X_U44         N16649269 DIS_LOGIC N16649275 NOR2_BASIC_GEN PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
X_U96         SS_DONE EN_FROM_HICC N16662560 NAND2_BASIC_GEN PARAMS:  VDD=1
+  VSS=0 VTHRESH=0.5
E_ABM47         DCL_HI 0 VALUE { IF(V(DCL_0)*V(DCL_1) > 0.5,  
+ 1, 0)   }
X_U65         P1 N16654356 N16654002 AND2_BASIC_GEN PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
E_MUX         PSP_DEL 0 VALUE { IF( V(LEB_OPEN) < 0.5,  
+ V(N16650075), V(N16650125))   }
X_U91         EN_FROM_HICC N16662370 DCL_MASK P1 AND3_BASIC_GEN PARAMS:  VDD=1
+  VSS=0 VTHRESH=0.5
X_U110         N16739418 N16739456 SWITCH_CLOCK_B DIG_HI N16739450 DIG_HI
+  DFFSBRB_RHPBASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U69         N16737959 VLDO DCLAMP 
X_U56         P1_SP P2_SP N16650125 OR2_BASIC_GEN PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
E_MUX4         P2_SP 0 VALUE { IF( V(SP_OPEN) < 0.5,  
+ V(N16738097), V(N16738119))   }
X_U73         P2 N16738203 INV_DELAY_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
+  DELAY=1n
X_U106         DCL_HIZ N16739190 INV_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U75         P2 N16738291 N16738119 AND2_BASIC_GEN PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
X_U108         DCL_HI N16739234 INV_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
E_ABM67         OUT2 0 VALUE { V(P2_SP)    }
E_LIMIT8         N16737929 0 VALUE {LIMIT(V(N16737923),-1m,1m)}
X_U111         N16739418 SKIP_PULSE_B N16739424 AND2_BASIC_GEN PARAMS:  VDD=1
+  VSS=0 VTHRESH=0.5
X_S17    N16738203 0 N16737959 0 TPS7H5007-SEP_TRANS_S17 
X_U109         N16739240 N16739424 N16739172 P2 AND3_BASIC_GEN PARAMS:  VDD=1
+  VSS=0 VTHRESH=0.5
X_H9    N16653642 N16655684 N16737923 0 TPS7H5007-SEP_TRANS_H9 
X_U112         RES_OUTB_PLS_B EN_FROM_HICC N16739450 AND2_BASIC_GEN PARAMS: 
+  VDD=1 VSS=0 VTHRESH=0.5
E_ABM10         N16738091 0 VALUE { IF( V(N16737959) > 1, 1, 0)    }
X_U107         N16739190 N16739234 EN_FROM_HICC N16739240 AND3_BASIC_GEN
+  PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U98         OUT2 N16662660 INV_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U71         N16738091 N16738097 BUF_DELAY_BASIC_GEN PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=20n
G_G8         VLDO N16737959 N16737929 0 1
C_C4         0 N16737959  1.015p  TC=0,0 
X_U105         DCL_MASK N16739172 INV_BASIC_GEN PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
X_U77         P2 N16738291 BUF_DELAY_BASIC_GEN PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
+  DELAY=8n

.param EA_gm=1800u SS_thresh=1 I_SS=2.7u
.ENDS TPS7H5007-SEP_TRANS

*****************************************************************************

.subckt TPS7H5007-SEP_TRANS_H5 1 2 3 4  
H_H5         3 4 VH_H5 100k
VH_H5         1 2 0V
.ends TPS7H5007-SEP_TRANS_H5

.subckt TPS7H5007-SEP_TRANS_H2 1 2 3 4  
H_H2         3 4 VH_H2 1
VH_H2         1 2 0V
.ends TPS7H5007-SEP_TRANS_H2

.subckt TPS7H5007-SEP_TRANS_S3 1 2 3 4  
S_S3         3 4 1 2 _S3
RS_S3         1 2 1G
.MODEL         _S3 VSWITCH Roff=1G Ron=1 Voff=0.2 Von=0.8
.ends TPS7H5007-SEP_TRANS_S3

.subckt TPS7H5007-SEP_TRANS_S10 1 2 3 4  
S_S10         3 4 1 2 _S10
RS_S10         1 2 1G
.MODEL         _S10 VSWITCH Roff=1G Ron=100 Voff=0.0V Von=1.0V
.ends TPS7H5007-SEP_TRANS_S10

.subckt TPS7H5007-SEP_TRANS_S11 1 2 3 4  
S_S11         3 4 1 2 _S11
RS_S11         1 2 1G
.MODEL         _S11 VSWITCH Roff=1G Ron=100 Voff=0.0V Von=1.0V
.ends TPS7H5007-SEP_TRANS_S11

.subckt TPS7H5007-SEP_TRANS_S14 1 2 3 4  
S_S14         3 4 1 2 _S14
RS_S14         1 2 1G
.MODEL         _S14 VSWITCH Roff=1G Ron=1.0 Voff=0.0V Von=1.0V
.ends TPS7H5007-SEP_TRANS_S14

.subckt TPS7H5007-SEP_TRANS_S1 1 2 3 4  
S_S1         3 4 1 2 _S1
RS_S1         1 2 1G
.MODEL         _S1 VSWITCH Roff=1G Ron=1f VH=0.075 VT=3.475 TD=0
.ends TPS7H5007-SEP_TRANS_S1

.subckt TPS7H5007-SEP_TRANS_H6 1 2 3 4  
H_H6         3 4 VH_H6 1
VH_H6         1 2 0V
.ends TPS7H5007-SEP_TRANS_H6

.subckt TPS7H5007-SEP_TRANS_S8 1 2 3 4  
S_S8         3 4 1 2 _S8
RS_S8         1 2 1G
.MODEL         _S8 VSWITCH Roff=100MEG Ron=100m Voff=0 Von=1
.ends TPS7H5007-SEP_TRANS_S8

.subckt TPS7H5007-SEP_TRANS_H3 1 2 3 4  
H_H3         3 4 VH_H3 -200k
VH_H3         1 2 0V
.ends TPS7H5007-SEP_TRANS_H3

.subckt TPS7H5007-SEP_TRANS_H10 1 2 3 4  
H_H10         3 4 VH_H10 100k
VH_H10         1 2 0V
.ends TPS7H5007-SEP_TRANS_H10

.subckt TPS7H5007-SEP_TRANS_S7 1 2 3 4  
S_S7         3 4 1 2 _S7
RS_S7         1 2 1G
.MODEL         _S7 VSWITCH Roff=1e6 Ron=1f VH=0.05 VT=0.55 TD=10n
.ends TPS7H5007-SEP_TRANS_S7

.subckt TPS7H5007-SEP_TRANS_H11 1 2 3 4  
H_H11         3 4 VH_H11 100k
VH_H11         1 2 0V
.ends TPS7H5007-SEP_TRANS_H11

.subckt TPS7H5007-SEP_TRANS_S12 1 2 3 4  
S_S12         3 4 1 2 _S12
RS_S12         1 2 1G
.MODEL         _S12 VSWITCH Roff=1G Ron=100 Voff=0.0V Von=1.0V
.ends TPS7H5007-SEP_TRANS_S12

.subckt TPS7H5007-SEP_TRANS_S9 1 2 3 4  
S_S9         3 4 1 2 _S9
RS_S9         1 2 1G
.MODEL         _S9 VSWITCH Roff=1G Ron=4k Voff=0.0V Von=1.0V
.ends TPS7H5007-SEP_TRANS_S9

.subckt TPS7H5007-SEP_TRANS_H7 1 2 3 4  
H_H7         3 4 VH_H7 1
VH_H7         1 2 0V
.ends TPS7H5007-SEP_TRANS_H7

.subckt TPS7H5007-SEP_TRANS_S13 1 2 3 4  
S_S13         3 4 1 2 _S13
RS_S13         1 2 1G
.MODEL         _S13 VSWITCH Roff=100MEG Ron=1.0 Voff=0.0V Von=1.0V
.ends TPS7H5007-SEP_TRANS_S13

.subckt TPS7H5007-SEP_TRANS_S2 1 2 3 4  
S_S2         3 4 1 2 _S2
RS_S2         1 2 1G
.MODEL         _S2 VSWITCH Roff=100MEG Ron=250 VH=0 VT=0.5 TD=10n
.ends TPS7H5007-SEP_TRANS_S2

.subckt TPS7H5007-SEP_TRANS_S6 1 2 3 4  
S_S6         3 4 1 2 _S6
RS_S6         1 2 1G
.MODEL         _S6 VSWITCH Roff=1e6 Ron=1f VH=0.05 VT=0.55 TD=10n
.ends TPS7H5007-SEP_TRANS_S6

.subckt TPS7H5007-SEP_TRANS_S15 1 2 3 4  
S_S15         3 4 1 2 _S15
RS_S15         1 2 1G
.MODEL         _S15 VSWITCH Roff=1G Ron=1.0 Voff=0.0V Von=1.0V
.ends TPS7H5007-SEP_TRANS_S15

.subckt TPS7H5007-SEP_TRANS_H4 1 2 3 4  
H_H4         3 4 VH_H4 1
VH_H4         1 2 0V
.ends TPS7H5007-SEP_TRANS_H4

.subckt TPS7H5007-SEP_TRANS_S5 1 2 3 4  
S_S5         3 4 1 2 _S5
RS_S5         1 2 1G
.MODEL         _S5 VSWITCH Roff=7MEG Ron=10 Voff=0 Von=1
.ends TPS7H5007-SEP_TRANS_S5

.subckt TPS7H5007-SEP_TRANS_S4 1 2 3 4  
S_S4         3 4 1 2 _S4
RS_S4         1 2 1G
.MODEL         _S4 VSWITCH Roff=1G Ron=1f Voff=0 Von=1
.ends TPS7H5007-SEP_TRANS_S4

.subckt TPS7H5007-SEP_TRANS_H1 1 2 3 4  
H_H1         3 4 VH_H1 100m
VH_H1         1 2 0V
.ends TPS7H5007-SEP_TRANS_H1

.subckt TPS7H5007-SEP_TRANS_S17 1 2 3 4  
S_S17         3 4 1 2 _S17
RS_S17         1 2 1G
.MODEL         _S17 VSWITCH Roff=1G Ron=1.0 Voff=0.0V Von=1.0V
.ends TPS7H5007-SEP_TRANS_S17

.subckt TPS7H5007-SEP_TRANS_H9 1 2 3 4  
H_H9         3 4 VH_H9 1
VH_H9         1 2 0V
.ends TPS7H5007-SEP_TRANS_H9

*****************************************************************************
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.44}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT DFFSBRB_RHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB)< {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 5
D_D11 0 Qint D_D1 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_RHPBASIC_GEN
*$
.subckt DCLAMP A C
G1 A C TABLE { V(A, C) } ( (-1,-1n)(0,0)(1m,1) (2m,10) (3m,1000) )
.ends DCLAMP 
*$
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.001 N=.1  )
*$
.SUBCKT DFFSBRB_RHPBASIC_GEN_BLANK Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 10n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB)< {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 5
D_D11 0 Qint D_D1 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 1p
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_RHPBASIC_GEN_BLANK
*$
.SUBCKT DFFSBRB_SHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB)<{VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_SHPBASIC_GEN
*$
.subckt VCO_SQR in out PARAMS: Fcenter=2.00e+006  Frange=2.00e+006  Vmin=0 Vmax=4MEG phase=0 
Rin	in	0	1G
Rtable  table	0	1G
Etable  table   0       Value {Table(V(in),Vmin,-1,Vmax,1)}
Esin	sine	0	
+Value {sin(6.28318*(Fcenter*time+Frange*SDT(V(table)))+phase*(3.14159/180))}
Esqr  	out	0	table {V(sine)} (0,0) (1n,1)
.ends vco_sqr
*$
* MODEL_TYPE=144
* SYMBOL_NAME = ONE_SHOT
* TERM(A)=1 -- TRIGGER
* TERM(B)=11 -- RESET
* TERM(C)=8 -- OUT
.SUBCKT AWBONE_SHOT 1 11 8 PARAMS: DELAY= 2n
.PARAM CC={0.002*DELAY}
*EDUMMY AWBONE_SHOT_DUMMY 0 VALUE ={1} ERROR={ERROR(DELAY <= 0,"DELAY MUST BE GREATER THAN ZERO")}
SS10 9 0 8 0 MS1MSS10 
.MODEL MS1MSS10 VSWITCH VT=499.999970M VH=1N RON=1G ROFF=1M
II8 0 9 1.000000M
CC1 9 0 {CC}
SS9 5 4 11 0 MS2MSS9 
.MODEL MS2MSS9 VSWITCH VT=499.999970M VH=1N RON=1 ROFF=1MEG
SS8 5 4 9 0 MS2MSS9
II7 0 4 -2U
VV3 5 0 1
II6 0 2 2U
SS7 0 2 4 0 MS2MSS9
SS6 0 2 1 0 MS2MSS9
II5 0 7 1U
SS5 0 7 4 2 MS3MSS5
.MODEL MS3MSS5 VSWITCH VT=0 VH=499.999970M RON=1 ROFF=1MEG
GV2 0 6 7 0 2U
SS4 6 0 2 0 MS4MSS4
.MODEL MS4MSS4 VSWITCH VT=499.999970M VH=1.000000N RON=1K ROFF=1MEG
II4 6 0 1U
II3 0 8 1U
SS3 8 0 6 0 MS5MSS3
.MODEL MS5MSS3 VSWITCH VT=0 VH=499.999970M RON=1MEG ROFF=1
GV1 0 3 0 0 -2U
SS1 3 0 1 0 MS4MSS4
II1 3 0 -1U
II2 0 7 1U
SS2 7 0 3 0 MS5MSS3
.ENDS AWBONE_SHOT
*$