/////////////////////////////////////////////////////////////
// Created by: Synopsys DC Expert(TM) in wire load mode
// Version   : U-2022.12-SP2
// Date      : Fri Jun 23 21:47:46 2023
/////////////////////////////////////////////////////////////


module M ( \p.x , i_a );
  output [7:0] \p.x ;
  input i_a;
  wire   \p.x[0] ;
  assign \p.x  [0] = \p.x[0] ;
  assign \p.x  [1] = \p.x[0] ;
  assign \p.x  [2] = \p.x[0] ;
  assign \p.x  [3] = \p.x[0] ;
  assign \p.x  [4] = \p.x[0] ;
  assign \p.x  [5] = \p.x[0] ;
  assign \p.x  [6] = \p.x[0] ;
  assign \p.x  [7] = \p.x[0] ;
  assign \p.x[0]  = i_a;

endmodule

