//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-23162084
// Cuda compilation tools, release 9.0, V9.0.252
// Based on LLVM 3.4svn
//

.version 6.0
.target sm_30
.address_size 64

	// .globl	_Z9addMatrixPiS_S_i

.visible .entry _Z9addMatrixPiS_S_i(
	.param .u64 _Z9addMatrixPiS_S_i_param_0,
	.param .u64 _Z9addMatrixPiS_S_i_param_1,
	.param .u64 _Z9addMatrixPiS_S_i_param_2,
	.param .u32 _Z9addMatrixPiS_S_i_param_3
)
{
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd1, [_Z9addMatrixPiS_S_i_param_0];
	ld.param.u64 	%rd2, [_Z9addMatrixPiS_S_i_param_1];
	ld.param.u64 	%rd3, [_Z9addMatrixPiS_S_i_param_2];
	ld.param.u32 	%r1, [_Z9addMatrixPiS_S_i_param_3];
	cvta.to.global.u64 	%rd4, %rd3;
	cvta.to.global.u64 	%rd5, %rd2;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %tid.x;
	mad.lo.s32 	%r5, %r3, %r2, %r4;
	rem.s32 	%r6, %r5, %r1;
	mul.wide.s32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.u32 	%r7, [%rd8];
	add.s64 	%rd9, %rd5, %rd7;
	ld.global.u32 	%r8, [%rd9];
	add.s32 	%r9, %r8, %r7;
	add.s64 	%rd10, %rd4, %rd7;
	st.global.u32 	[%rd10], %r9;
	ret;
}


