#--- source.hlsl

StructuredBuffer<half4> In : register(t0);

RWStructuredBuffer<half4> Out : register(u1);

[numthreads(1,1,1)]
void main() {
  Out[0] = asin(In[0]);
  half4 Tmp = {asin(In[1].xyz), asin(In[1].w)};
  Out[1] = Tmp;
  half4 Tmp2 = {asin(In[2].xy), asin(In[2].zw)};
  Out[2] = Tmp2;
}


//--- pipeline.yaml

---
Shaders:
  - Stage: Compute
    Entry: main
    DispatchSize: [1, 1, 1]
Buffers:
  - Name: In
    Format: Float16
    Stride: 8
    Data: [ 0x7e00, 0xfc00, 0x8001, 0x8000, 0x0000, 0x0001, 0x7c00, 0x3c00, 0xbc00, 0x3e00, 0xbe00, 0x7e00,]
    #  NaN, -Inf, -denorm, -0, 0, denorm, Inf, 1, -1, 1.5, -1.5,
  - Name: Out
    Format: Float16
    Stride: 8
    FillSize: 24
  - Name: ExpectedOut # The result we expect
    Format: Float16
    Stride: 8
    Data: [ 0x7e00, 0x7e00, 0x0000, 0x0000, 0x0000, 0x0000, 0x7e00, 0x3e48, 0xbe48, 0x7e00, 0x7e00, 0x7e00,]
    #  NaN, NaN, 0.0, 0.0, 0.0, 0.0, NaN, 1.570796, -1.570796, NaN, NaN,
Results:
  - Result: Test1
    Rule: BufferFloatEpsilon
    Epsilon: 0.0008
    Actual: Out
    Expected: ExpectedOut
DescriptorSets:
  - Resources:
    - Name: In
      Kind: StructuredBuffer
      DirectXBinding:
        Register: 0
        Space: 0
      VulkanBinding:
        Binding: 0
    - Name: Out
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 1
        Space: 0
      VulkanBinding:
        Binding: 1
...
#--- end

# Bug: Looks like it might be a driver bug but the gpu is out of support
# so we will not investigate this.
# only fails with DXC so once Gis spirv support is added to Clang I suspect it will
# fail with clang as well.
# XFAIL: Intel && Vulkan && DXC

# Unimplemented: support for the Gis flag generating the
# SignedZeroInfNanPreserve capability needs to be added to clang
# https://github.com/llvm/llvm-project/issues/177497
# XFAIL: AMD && Vulkan && Clang

# REQUIRES: Half
# RUN: split-file %s %t
# RUN: %dxc_target -enable-16bit-types -T cs_6_5 -Gis -Fo %t.o %t/source.hlsl
# RUN: %offloader %t/pipeline.yaml %t.o
