-- alu.vhd
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity calc is
  port 
  (
    d      : in unsigned  (3 downto 0);
    e      : in unsigned  (3 downto 0);
    f      : in std_logic_vector (1 downto 0);
	 q		  : out unsigned (4 downto 0)
    
  );

end entity;

architecture rtl of alu is
begin
    process(d,e,f)
	 begin
	     case f is 
		      when "00" => 
end rtl;