#-----------------------------------------------------------
# xsim v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jan  2 17:19:20 2019
# Process ID: 6215
# Current directory: /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Interface_Synthesis/lab1/adders_prj/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/adders/xsim_script.tcl}
# Log file: /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Interface_Synthesis/lab1/adders_prj/solution1/sim/verilog/xsim.log
# Journal file: /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Interface_Synthesis/lab1/adders_prj/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/adders/xsim_script.tcl
# xsim {adders} -autoloadwcfg -tclbatch {adders.tcl}
Vivado Simulator 2017.4
Time resolution is 1 ps
source adders.tcl
## log_wave -r /
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_adders_top/AESL_inst_adders/ap_return -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set in3_group [add_wave_group in3(wire) -into $cinputgroup]
## add_wave /apatb_adders_top/AESL_inst_adders/in3 -into $in3_group -radix hex
## set in2_group [add_wave_group in2(wire) -into $cinputgroup]
## add_wave /apatb_adders_top/AESL_inst_adders/in2 -into $in2_group -radix hex
## set in1_group [add_wave_group in1(wire) -into $cinputgroup]
## add_wave /apatb_adders_top/AESL_inst_adders/in1 -into $in1_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_adders_top/AESL_inst_adders/ap_start -into $blocksiggroup
## add_wave /apatb_adders_top/AESL_inst_adders/ap_done -into $blocksiggroup
## add_wave /apatb_adders_top/AESL_inst_adders/ap_idle -into $blocksiggroup
## add_wave /apatb_adders_top/AESL_inst_adders/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_adders_top/AESL_inst_adders/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_adders_top/AESL_inst_adders/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_adders_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_adders_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_adders_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_adders_top/LENGTH_in1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_adders_top/LENGTH_in2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_adders_top/LENGTH_in3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_adders_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_adders_top/ap_return -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_in3_group [add_wave_group in3(wire) -into $tbcinputgroup]
## add_wave /apatb_adders_top/in3 -into $tb_in3_group -radix hex
## set tb_in2_group [add_wave_group in2(wire) -into $tbcinputgroup]
## add_wave /apatb_adders_top/in2 -into $tb_in2_group -radix hex
## set tb_in1_group [add_wave_group in1(wire) -into $tbcinputgroup]
## add_wave /apatb_adders_top/in1 -into $tb_in1_group -radix hex
## save_wave_config adders.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 5 [0.00%] @ "103000"
// RTL Simulation : 1 / 5 [100.00%] @ "108000"
// RTL Simulation : 2 / 5 [100.00%] @ "112000"
// RTL Simulation : 3 / 5 [100.00%] @ "116000"
// RTL Simulation : 4 / 5 [100.00%] @ "120000"
// RTL Simulation : 5 / 5 [100.00%] @ "124000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 127500 ps : File "/home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Interface_Synthesis/lab1/adders_prj/solution1/sim/verilog/adders.autotb.v" Line 383
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jan  2 17:19:36 2019...
