### Litex Tang Nano 20K blink example

This is simple [litex](https://github.com/enjoy-digital/litex) blink example for FPGA Tang Nano 20k, based on sipeed_tang_nano_20k.py from
[Litex-boadrs](https://github.com/litex-hub/litex-boards/tree/master)

Leds:
- 1 led - from led.v Verilog
- 2 led - from led_amaranth.v generated by led_amaranth.py [amaranth-hdl](https://github.com/amaranth-lang/amaranth)
- 3 led - control from CSRStorage reg (pwm)
- 4 led - using button (CSRStatus button reg)
- 5 led - from led.sv SystemVerilog
- 6 led - from CSRStorage reg (led)

- WS2812 led blinked via Wishbone master and FSM

Main file - my_stn_20k_main_litex.py

Added some changes (myplatform, mygowin) for litex/build/gowin/gowin.py to change default Verilog 2001 to System Verilog 2017 option in GowinSynthesis (gw_sh)

Added uartbone to demonstrate how to add and use CSR registers

Deps: Litex, Amaranth, Gowin ide/programmer (education version)

Build commands: 
```
python3 amaranth_led.py
python3 ./my_stn_20k_main_litex.py  --build --load --cpu-type None --csr-csv "csr.csv" --no-uart
```
 
Than we can connect with litex_server and litex_cli:
```
litex_server --uart --uart-port=/dev/ttyUSB1
litex_cli --gui
```
Try change values for led(0x1) and pwm(0xfffff)

Also we can use wishbone-tool for WS2812
```
wishbone-tool --serial /dev/ttyUSB1 0x20000000 0xffffff  
```