==39182== Cachegrind, a cache and branch-prediction profiler
==39182== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39182== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39182== Command: ./sift .
==39182== 
--39182-- warning: L3 cache found, using its data for the LL simulation.
--39182-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39182-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39182== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39182== (see section Limitations in user manual)
==39182== NOTE: further instances of this message will not be shown
==39182== 
==39182== I   refs:      3,167,698,634
==39182== I1  misses:            1,854
==39182== LLi misses:            1,823
==39182== I1  miss rate:          0.00%
==39182== LLi miss rate:          0.00%
==39182== 
==39182== D   refs:        974,218,284  (676,537,036 rd   + 297,681,248 wr)
==39182== D1  misses:        9,452,611  (  5,013,306 rd   +   4,439,305 wr)
==39182== LLd misses:        4,142,121  (  2,158,195 rd   +   1,983,926 wr)
==39182== D1  miss rate:           1.0% (        0.7%     +         1.5%  )
==39182== LLd miss rate:           0.4% (        0.3%     +         0.7%  )
==39182== 
==39182== LL refs:           9,454,465  (  5,015,160 rd   +   4,439,305 wr)
==39182== LL misses:         4,143,944  (  2,160,018 rd   +   1,983,926 wr)
==39182== LL miss rate:            0.1% (        0.1%     +         0.7%  )
