

================================================================
== Vitis HLS Report for 'conv_acc3t'
================================================================
* Date:           Tue Mar  2 22:35:40 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        conv_acc
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2089|     2089|  20.890 us|  20.890 us|  2090|  2090|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+-----------+-----------+------+------+---------+
        |                      |           |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |       Instance       |   Module  |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------+-----------+---------+---------+-----------+-----------+------+------+---------+
        |grp_process_r_fu_301  |process_r  |     1297|     1297|  12.970 us|  12.970 us|  1297|  1297|     none|
        +----------------------+-----------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                    Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- OUTDATA_WRITE_VITIS_LOOP_77_1_VITIS_LOOP_79_2  |      785|      785|         3|          1|          1|   784|       yes|
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 11 [1/1] (1.23ns)   --->   "%out_0 = alloca i64 1" [source/conv_acc3t.cpp:159]   --->   Operation 11 'alloca' 'out_0' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_1 : Operation 12 [1/1] (1.23ns)   --->   "%out_1 = alloca i64 1" [source/conv_acc3t.cpp:159]   --->   Operation 12 'alloca' 'out_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_1 : Operation 13 [1/1] (1.23ns)   --->   "%out_2 = alloca i64 1" [source/conv_acc3t.cpp:159]   --->   Operation 13 'alloca' 'out_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_1 : Operation 14 [1/1] (1.23ns)   --->   "%out_3 = alloca i64 1" [source/conv_acc3t.cpp:159]   --->   Operation 14 'alloca' 'out_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_1 : Operation 15 [1/1] (0.67ns)   --->   "%w_0_0_0 = alloca i64 1"   --->   Operation 15 'alloca' 'w_0_0_0' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 16 [1/1] (0.67ns)   --->   "%w_0_0_1 = alloca i64 1"   --->   Operation 16 'alloca' 'w_0_0_1' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 17 [1/1] (0.67ns)   --->   "%w_0_0_2 = alloca i64 1"   --->   Operation 17 'alloca' 'w_0_0_2' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 18 [1/1] (0.67ns)   --->   "%w_0_0_3 = alloca i64 1"   --->   Operation 18 'alloca' 'w_0_0_3' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 19 [1/1] (0.67ns)   --->   "%w_0_1_0 = alloca i64 1"   --->   Operation 19 'alloca' 'w_0_1_0' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 20 [1/1] (0.67ns)   --->   "%w_0_1_1 = alloca i64 1"   --->   Operation 20 'alloca' 'w_0_1_1' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 21 [1/1] (0.67ns)   --->   "%w_0_1_2 = alloca i64 1"   --->   Operation 21 'alloca' 'w_0_1_2' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 22 [1/1] (0.67ns)   --->   "%w_0_1_3 = alloca i64 1"   --->   Operation 22 'alloca' 'w_0_1_3' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 23 [1/1] (0.67ns)   --->   "%w_0_2_0 = alloca i64 1"   --->   Operation 23 'alloca' 'w_0_2_0' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 24 [1/1] (0.67ns)   --->   "%w_0_2_1 = alloca i64 1"   --->   Operation 24 'alloca' 'w_0_2_1' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 25 [1/1] (0.67ns)   --->   "%w_0_2_2 = alloca i64 1"   --->   Operation 25 'alloca' 'w_0_2_2' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 26 [1/1] (0.67ns)   --->   "%w_0_2_3 = alloca i64 1"   --->   Operation 26 'alloca' 'w_0_2_3' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 27 [1/1] (0.67ns)   --->   "%w_0_3_0 = alloca i64 1"   --->   Operation 27 'alloca' 'w_0_3_0' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 28 [1/1] (0.67ns)   --->   "%w_0_3_1 = alloca i64 1"   --->   Operation 28 'alloca' 'w_0_3_1' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 29 [1/1] (0.67ns)   --->   "%w_0_3_2 = alloca i64 1"   --->   Operation 29 'alloca' 'w_0_3_2' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 30 [1/1] (0.67ns)   --->   "%w_0_3_3 = alloca i64 1"   --->   Operation 30 'alloca' 'w_0_3_3' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln178 = call void @process, i32 %In_ddr, i32 %W_ddr, i32 %w_0_0_0, i32 %w_0_0_1, i32 %w_0_0_2, i32 %w_0_0_3, i32 %w_0_1_0, i32 %w_0_1_1, i32 %w_0_1_2, i32 %w_0_1_3, i32 %w_0_2_0, i32 %w_0_2_1, i32 %w_0_2_2, i32 %w_0_2_3, i32 %w_0_3_0, i32 %w_0_3_1, i32 %w_0_3_2, i32 %w_0_3_3" [source/conv_acc3t.cpp:178]   --->   Operation 31 'call' 'call_ln178' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 32 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %Out_ddr, i32 784" [source/conv_acc3t.cpp:75]   --->   Operation 32 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 0.42>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8"   --->   Operation 33 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %In_ddr, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 32, void @empty_5, void @empty_4, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %In_ddr"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W_ddr, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 32, void @empty_3, void @empty_4, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %W_ddr"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Out_ddr, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 32, void @empty_7, void @empty_4, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Out_ddr"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (0.00ns)   --->   "%call_ln178 = call void @process, i32 %In_ddr, i32 %W_ddr, i32 %w_0_0_0, i32 %w_0_0_1, i32 %w_0_0_2, i32 %w_0_0_3, i32 %w_0_1_0, i32 %w_0_1_1, i32 %w_0_1_2, i32 %w_0_1_3, i32 %w_0_2_0, i32 %w_0_2_1, i32 %w_0_2_2, i32 %w_0_2_3, i32 %w_0_3_0, i32 %w_0_3_1, i32 %w_0_3_2, i32 %w_0_3_3" [source/conv_acc3t.cpp:178]   --->   Operation 40 'call' 'call_ln178' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 41 [1/1] (0.42ns)   --->   "%br_ln75 = br void" [source/conv_acc3t.cpp:75]   --->   Operation 41 'br' 'br_ln75' <Predicate = true> <Delay = 0.42>

State 3 <SV = 2> <Delay = 4.68>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten33 = phi i10 0, void, i10 %add_ln75_1, void %.split4" [source/conv_acc3t.cpp:75]   --->   Operation 42 'phi' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%L_ro = phi i4 0, void, i4 %select_ln75_1, void %.split4" [source/conv_acc3t.cpp:75]   --->   Operation 43 'phi' 'L_ro' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 0, void, i7 %select_ln77_3, void %.split4" [source/conv_acc3t.cpp:77]   --->   Operation 44 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%L_co = phi i4 0, void, i4 %select_ln77_2, void %.split4" [source/conv_acc3t.cpp:77]   --->   Operation 45 'phi' 'L_co' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%L_cho = phi i3 0, void, i3 %add_ln79, void %.split4" [source/conv_acc3t.cpp:79]   --->   Operation 46 'phi' 'L_cho' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.78ns)   --->   "%add_ln75_1 = add i10 %indvar_flatten33, i10 1" [source/conv_acc3t.cpp:75]   --->   Operation 47 'add' 'add_ln75_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %L_ro, i4 0" [source/conv_acc3t.cpp:81]   --->   Operation 48 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %L_ro, i1 0" [source/conv_acc3t.cpp:81]   --->   Operation 49 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i5 %tmp_2" [source/conv_acc3t.cpp:81]   --->   Operation 50 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln81 = sub i8 %tmp_1, i8 %zext_ln81" [source/conv_acc3t.cpp:81]   --->   Operation 51 'sub' 'sub_ln81' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln81_1 = zext i4 %L_co" [source/conv_acc3t.cpp:81]   --->   Operation 52 'zext' 'zext_ln81_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln81 = add i8 %sub_ln81, i8 %zext_ln81_1" [source/conv_acc3t.cpp:81]   --->   Operation 53 'add' 'add_ln81' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 54 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.91ns)   --->   "%icmp_ln75 = icmp_eq  i10 %indvar_flatten33, i10 784" [source/conv_acc3t.cpp:75]   --->   Operation 55 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %.split4, void %_Z11offload_outPfPA14_A14_fb.exit" [source/conv_acc3t.cpp:75]   --->   Operation 56 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.79ns)   --->   "%add_ln75 = add i4 %L_ro, i4 1" [source/conv_acc3t.cpp:75]   --->   Operation 57 'add' 'add_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.81ns)   --->   "%icmp_ln77 = icmp_eq  i7 %indvar_flatten, i7 56" [source/conv_acc3t.cpp:77]   --->   Operation 58 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.39ns)   --->   "%select_ln75 = select i1 %icmp_ln77, i4 0, i4 %L_co" [source/conv_acc3t.cpp:75]   --->   Operation 59 'select' 'select_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %add_ln75, i4 0" [source/conv_acc3t.cpp:81]   --->   Operation 60 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln75, i1 0" [source/conv_acc3t.cpp:81]   --->   Operation 61 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln81_2 = zext i5 %tmp_4" [source/conv_acc3t.cpp:81]   --->   Operation 62 'zext' 'zext_ln81_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.76ns)   --->   "%sub_ln81_1 = sub i8 %tmp_3, i8 %zext_ln81_2" [source/conv_acc3t.cpp:81]   --->   Operation 63 'sub' 'sub_ln81_1' <Predicate = (!icmp_ln75)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.39ns)   --->   "%select_ln75_1 = select i1 %icmp_ln77, i4 %add_ln75, i4 %L_ro" [source/conv_acc3t.cpp:75]   --->   Operation 64 'select' 'select_ln75_1' <Predicate = (!icmp_ln75)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln75_1, i4 0" [source/conv_acc3t.cpp:81]   --->   Operation 65 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln75_1, i1 0" [source/conv_acc3t.cpp:81]   --->   Operation 66 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln81_3 = zext i5 %tmp_5" [source/conv_acc3t.cpp:81]   --->   Operation 67 'zext' 'zext_ln81_3' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln81_2 = sub i8 %p_shl_cast, i8 %zext_ln81_3" [source/conv_acc3t.cpp:81]   --->   Operation 68 'sub' 'sub_ln81_2' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_1)   --->   "%select_ln75_2 = select i1 %icmp_ln77, i8 %sub_ln81_1, i8 %add_ln81" [source/conv_acc3t.cpp:75]   --->   Operation 69 'select' 'select_ln75_2' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln75)   --->   "%xor_ln75 = xor i1 %icmp_ln77, i1 1" [source/conv_acc3t.cpp:75]   --->   Operation 70 'xor' 'xor_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.58ns)   --->   "%icmp_ln79 = icmp_eq  i3 %L_cho, i3 4" [source/conv_acc3t.cpp:79]   --->   Operation 71 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln75)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln75 = and i1 %icmp_ln79, i1 %xor_ln75" [source/conv_acc3t.cpp:75]   --->   Operation 72 'and' 'and_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.79ns)   --->   "%add_ln77 = add i4 %select_ln75, i4 1" [source/conv_acc3t.cpp:77]   --->   Operation 73 'add' 'add_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln77)   --->   "%or_ln77 = or i1 %and_ln75, i1 %icmp_ln77" [source/conv_acc3t.cpp:77]   --->   Operation 74 'or' 'or_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln77 = select i1 %or_ln77, i3 0, i3 %L_cho" [source/conv_acc3t.cpp:77]   --->   Operation 75 'select' 'select_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln81_4 = zext i4 %add_ln77" [source/conv_acc3t.cpp:81]   --->   Operation 76 'zext' 'zext_ln81_4' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln81_1 = add i8 %sub_ln81_2, i8 %zext_ln81_4" [source/conv_acc3t.cpp:81]   --->   Operation 77 'add' 'add_ln81_1' <Predicate = (!icmp_ln75)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 78 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln77_1 = select i1 %and_ln75, i8 %add_ln81_1, i8 %select_ln75_2" [source/conv_acc3t.cpp:77]   --->   Operation 78 'select' 'select_ln77_1' <Predicate = (!icmp_ln75)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln81_5 = zext i8 %select_ln77_1" [source/conv_acc3t.cpp:81]   --->   Operation 79 'zext' 'zext_ln81_5' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%out_0_addr = getelementptr i32 %out_0, i64 0, i64 %zext_ln81_5" [source/conv_acc3t.cpp:81]   --->   Operation 80 'getelementptr' 'out_0_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (1.23ns)   --->   "%out_0_load = load i8 %out_0_addr" [source/conv_acc3t.cpp:77]   --->   Operation 81 'load' 'out_0_load' <Predicate = (!icmp_ln75)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%out_1_addr = getelementptr i32 %out_1, i64 0, i64 %zext_ln81_5" [source/conv_acc3t.cpp:81]   --->   Operation 82 'getelementptr' 'out_1_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 83 [2/2] (1.23ns)   --->   "%out_1_load = load i8 %out_1_addr" [source/conv_acc3t.cpp:77]   --->   Operation 83 'load' 'out_1_load' <Predicate = (!icmp_ln75)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%out_2_addr = getelementptr i32 %out_2, i64 0, i64 %zext_ln81_5" [source/conv_acc3t.cpp:81]   --->   Operation 84 'getelementptr' 'out_2_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 85 [2/2] (1.23ns)   --->   "%out_2_load = load i8 %out_2_addr" [source/conv_acc3t.cpp:77]   --->   Operation 85 'load' 'out_2_load' <Predicate = (!icmp_ln75)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%out_3_addr = getelementptr i32 %out_3, i64 0, i64 %zext_ln81_5" [source/conv_acc3t.cpp:81]   --->   Operation 86 'getelementptr' 'out_3_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (1.23ns)   --->   "%out_3_load = load i8 %out_3_addr" [source/conv_acc3t.cpp:77]   --->   Operation 87 'load' 'out_3_load' <Predicate = (!icmp_ln75)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_3 : Operation 88 [1/1] (0.39ns)   --->   "%select_ln77_2 = select i1 %and_ln75, i4 %add_ln77, i4 %select_ln75" [source/conv_acc3t.cpp:77]   --->   Operation 88 'select' 'select_ln77_2' <Predicate = (!icmp_ln75)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i3 %select_ln77" [source/conv_acc3t.cpp:81]   --->   Operation 89 'trunc' 'trunc_ln81' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.67ns)   --->   "%add_ln79 = add i3 %select_ln77, i3 1" [source/conv_acc3t.cpp:79]   --->   Operation 90 'add' 'add_ln79' <Predicate = (!icmp_ln75)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.77ns)   --->   "%add_ln77_1 = add i7 %indvar_flatten, i7 1" [source/conv_acc3t.cpp:77]   --->   Operation 91 'add' 'add_ln77_1' <Predicate = (!icmp_ln75)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.36ns)   --->   "%select_ln77_3 = select i1 %icmp_ln77, i7 1, i7 %add_ln77_1" [source/conv_acc3t.cpp:77]   --->   Operation 92 'select' 'select_ln77_3' <Predicate = (!icmp_ln75)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 93 [1/2] (1.23ns)   --->   "%out_0_load = load i8 %out_0_addr" [source/conv_acc3t.cpp:77]   --->   Operation 93 'load' 'out_0_load' <Predicate = (!icmp_ln75)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_4 : Operation 94 [1/2] (1.23ns)   --->   "%out_1_load = load i8 %out_1_addr" [source/conv_acc3t.cpp:77]   --->   Operation 94 'load' 'out_1_load' <Predicate = (!icmp_ln75)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_4 : Operation 95 [1/2] (1.23ns)   --->   "%out_2_load = load i8 %out_2_addr" [source/conv_acc3t.cpp:77]   --->   Operation 95 'load' 'out_2_load' <Predicate = (!icmp_ln75)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_4 : Operation 96 [1/2] (1.23ns)   --->   "%out_3_load = load i8 %out_3_addr" [source/conv_acc3t.cpp:77]   --->   Operation 96 'load' 'out_3_load' <Predicate = (!icmp_ln75)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_4 : Operation 97 [1/1] (0.52ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %out_0_load, i32 %out_1_load, i32 %out_2_load, i32 %out_3_load, i2 %trunc_ln81" [source/conv_acc3t.cpp:81]   --->   Operation 97 'mux' 'tmp' <Predicate = (!icmp_ln75)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTDATA_WRITE_VITIS_LOOP_77_1_VITIS_LOOP_79_2_str"   --->   Operation 98 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%empty_15 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 99 'speclooptripcount' 'empty_15' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 100 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_77_1_VITIS_LOOP_79_2_str"   --->   Operation 101 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 102 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [source/conv_acc3t.cpp:79]   --->   Operation 103 'specloopname' 'specloopname_ln79' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%bitcast_ln81 = bitcast i32 %tmp" [source/conv_acc3t.cpp:81]   --->   Operation 104 'bitcast' 'bitcast_ln81' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (7.30ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %Out_ddr, i32 %bitcast_ln81, i4 15" [source/conv_acc3t.cpp:81]   --->   Operation 105 'write' 'write_ln81' <Predicate = (!icmp_ln75)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 106 'br' 'br_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 7.30>
ST_6 : Operation 107 [5/5] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %Out_ddr" [source/conv_acc3t.cpp:184]   --->   Operation 107 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 4> <Delay = 7.30>
ST_7 : Operation 108 [4/5] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %Out_ddr" [source/conv_acc3t.cpp:184]   --->   Operation 108 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 5> <Delay = 7.30>
ST_8 : Operation 109 [3/5] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %Out_ddr" [source/conv_acc3t.cpp:184]   --->   Operation 109 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 6> <Delay = 7.30>
ST_9 : Operation 110 [2/5] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %Out_ddr" [source/conv_acc3t.cpp:184]   --->   Operation 110 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 7.30>
ST_10 : Operation 111 [1/5] (7.30ns)   --->   "%empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %Out_ddr" [source/conv_acc3t.cpp:184]   --->   Operation 111 'writeresp' 'empty_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%ret_ln184 = ret" [source/conv_acc3t.cpp:184]   --->   Operation 112 'ret' 'ret_ln184' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ In_ddr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ W_ddr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ Out_ddr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_0             (alloca           ) [ 00111100000]
out_1             (alloca           ) [ 00111100000]
out_2             (alloca           ) [ 00111100000]
out_3             (alloca           ) [ 00111100000]
w_0_0_0           (alloca           ) [ 00100000000]
w_0_0_1           (alloca           ) [ 00100000000]
w_0_0_2           (alloca           ) [ 00100000000]
w_0_0_3           (alloca           ) [ 00100000000]
w_0_1_0           (alloca           ) [ 00100000000]
w_0_1_1           (alloca           ) [ 00100000000]
w_0_1_2           (alloca           ) [ 00100000000]
w_0_1_3           (alloca           ) [ 00100000000]
w_0_2_0           (alloca           ) [ 00100000000]
w_0_2_1           (alloca           ) [ 00100000000]
w_0_2_2           (alloca           ) [ 00100000000]
w_0_2_3           (alloca           ) [ 00100000000]
w_0_3_0           (alloca           ) [ 00100000000]
w_0_3_1           (alloca           ) [ 00100000000]
w_0_3_2           (alloca           ) [ 00100000000]
w_0_3_3           (alloca           ) [ 00100000000]
empty             (writereq         ) [ 00000000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000000]
specinterface_ln0 (specinterface    ) [ 00000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000]
specinterface_ln0 (specinterface    ) [ 00000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000]
specinterface_ln0 (specinterface    ) [ 00000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000]
call_ln178        (call             ) [ 00000000000]
br_ln75           (br               ) [ 00111100000]
indvar_flatten33  (phi              ) [ 00010000000]
L_ro              (phi              ) [ 00010000000]
indvar_flatten    (phi              ) [ 00010000000]
L_co              (phi              ) [ 00010000000]
L_cho             (phi              ) [ 00010000000]
add_ln75_1        (add              ) [ 00111100000]
tmp_1             (bitconcatenate   ) [ 00000000000]
tmp_2             (bitconcatenate   ) [ 00000000000]
zext_ln81         (zext             ) [ 00000000000]
sub_ln81          (sub              ) [ 00000000000]
zext_ln81_1       (zext             ) [ 00000000000]
add_ln81          (add              ) [ 00000000000]
specpipeline_ln0  (specpipeline     ) [ 00000000000]
icmp_ln75         (icmp             ) [ 00011100000]
br_ln75           (br               ) [ 00000000000]
add_ln75          (add              ) [ 00000000000]
icmp_ln77         (icmp             ) [ 00000000000]
select_ln75       (select           ) [ 00000000000]
tmp_3             (bitconcatenate   ) [ 00000000000]
tmp_4             (bitconcatenate   ) [ 00000000000]
zext_ln81_2       (zext             ) [ 00000000000]
sub_ln81_1        (sub              ) [ 00000000000]
select_ln75_1     (select           ) [ 00111100000]
p_shl_cast        (bitconcatenate   ) [ 00000000000]
tmp_5             (bitconcatenate   ) [ 00000000000]
zext_ln81_3       (zext             ) [ 00000000000]
sub_ln81_2        (sub              ) [ 00000000000]
select_ln75_2     (select           ) [ 00000000000]
xor_ln75          (xor              ) [ 00000000000]
icmp_ln79         (icmp             ) [ 00000000000]
and_ln75          (and              ) [ 00000000000]
add_ln77          (add              ) [ 00000000000]
or_ln77           (or               ) [ 00000000000]
select_ln77       (select           ) [ 00000000000]
zext_ln81_4       (zext             ) [ 00000000000]
add_ln81_1        (add              ) [ 00000000000]
select_ln77_1     (select           ) [ 00000000000]
zext_ln81_5       (zext             ) [ 00000000000]
out_0_addr        (getelementptr    ) [ 00011000000]
out_1_addr        (getelementptr    ) [ 00011000000]
out_2_addr        (getelementptr    ) [ 00011000000]
out_3_addr        (getelementptr    ) [ 00011000000]
select_ln77_2     (select           ) [ 00111100000]
trunc_ln81        (trunc            ) [ 00011000000]
add_ln79          (add              ) [ 00111100000]
add_ln77_1        (add              ) [ 00000000000]
select_ln77_3     (select           ) [ 00111100000]
out_0_load        (load             ) [ 00000000000]
out_1_load        (load             ) [ 00000000000]
out_2_load        (load             ) [ 00000000000]
out_3_load        (load             ) [ 00000000000]
tmp               (mux              ) [ 00010100000]
specloopname_ln0  (specloopname     ) [ 00000000000]
empty_15          (speclooptripcount) [ 00000000000]
specpipeline_ln0  (specpipeline     ) [ 00000000000]
specloopname_ln0  (specloopname     ) [ 00000000000]
specpipeline_ln0  (specpipeline     ) [ 00000000000]
specloopname_ln79 (specloopname     ) [ 00000000000]
bitcast_ln81      (bitcast          ) [ 00000000000]
write_ln81        (write            ) [ 00000000000]
br_ln0            (br               ) [ 00111100000]
empty_16          (writeresp        ) [ 00000000000]
ret_ln184         (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="In_ddr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_ddr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="W_ddr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_ddr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Out_ddr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_ddr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTDATA_WRITE_VITIS_LOOP_77_1_VITIS_LOOP_79_2_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_77_1_VITIS_LOOP_79_2_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="out_0_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="out_1_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="out_2_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_2/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="out_3_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_3/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="w_0_0_0_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_0_0_0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="w_0_0_1_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_0_0_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="w_0_0_2_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_0_0_2/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="w_0_0_3_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_0_0_3/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="w_0_1_0_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_0_1_0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="w_0_1_1_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_0_1_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="w_0_1_2_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_0_1_2/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="w_0_1_3_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_0_1_3/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="w_0_2_0_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_0_2_0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="w_0_2_1_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_0_2_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="w_0_2_2_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_0_2_2/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="w_0_2_3_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_0_2_3/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="w_0_3_0_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_0_3_0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="w_0_3_1_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_0_3_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="w_0_3_2_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_0_3_2/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="w_0_3_3_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_0_3_3/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_writeresp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="11" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/1 empty_16/6 "/>
</bind>
</comp>

<comp id="188" class="1004" name="write_ln81_write_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="32" slack="0"/>
<pin id="192" dir="0" index="3" bw="1" slack="0"/>
<pin id="193" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="out_0_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="8" slack="0"/>
<pin id="202" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_addr/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_0_load/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="out_1_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="8" slack="0"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_1_addr/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_1_load/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="out_2_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="8" slack="0"/>
<pin id="226" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_2_addr/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_2_load/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="out_3_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="8" slack="0"/>
<pin id="238" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_3_addr/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_3_load/3 "/>
</bind>
</comp>

<comp id="246" class="1005" name="indvar_flatten33_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="1"/>
<pin id="248" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten33 (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="indvar_flatten33_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="10" slack="0"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten33/3 "/>
</bind>
</comp>

<comp id="257" class="1005" name="L_ro_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="1"/>
<pin id="259" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="L_ro (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="L_ro_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="4" slack="0"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="L_ro/3 "/>
</bind>
</comp>

<comp id="268" class="1005" name="indvar_flatten_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="1"/>
<pin id="270" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="indvar_flatten_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="7" slack="0"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="279" class="1005" name="L_co_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="1"/>
<pin id="281" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="L_co (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="L_co_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="4" slack="0"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="L_co/3 "/>
</bind>
</comp>

<comp id="290" class="1005" name="L_cho_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="3" slack="1"/>
<pin id="292" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="L_cho (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="L_cho_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="3" slack="0"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="L_cho/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_process_r_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="0" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="0" index="2" bw="32" slack="0"/>
<pin id="305" dir="0" index="3" bw="32" slack="0"/>
<pin id="306" dir="0" index="4" bw="32" slack="0"/>
<pin id="307" dir="0" index="5" bw="32" slack="0"/>
<pin id="308" dir="0" index="6" bw="32" slack="0"/>
<pin id="309" dir="0" index="7" bw="32" slack="0"/>
<pin id="310" dir="0" index="8" bw="32" slack="0"/>
<pin id="311" dir="0" index="9" bw="32" slack="0"/>
<pin id="312" dir="0" index="10" bw="32" slack="0"/>
<pin id="313" dir="0" index="11" bw="32" slack="0"/>
<pin id="314" dir="0" index="12" bw="32" slack="0"/>
<pin id="315" dir="0" index="13" bw="32" slack="0"/>
<pin id="316" dir="0" index="14" bw="32" slack="0"/>
<pin id="317" dir="0" index="15" bw="32" slack="0"/>
<pin id="318" dir="0" index="16" bw="32" slack="0"/>
<pin id="319" dir="0" index="17" bw="32" slack="0"/>
<pin id="320" dir="0" index="18" bw="32" slack="0"/>
<pin id="321" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln178/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln75_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_1/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="0" index="1" bw="4" slack="0"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="0"/>
<pin id="357" dir="0" index="1" bw="4" slack="0"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln81_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="5" slack="0"/>
<pin id="365" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sub_ln81_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="0" index="1" bw="5" slack="0"/>
<pin id="370" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln81/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln81_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="0"/>
<pin id="375" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_1/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln81_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="4" slack="0"/>
<pin id="380" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="icmp_ln75_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="10" slack="0"/>
<pin id="385" dir="0" index="1" bw="9" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln75_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="icmp_ln77_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="7" slack="0"/>
<pin id="397" dir="0" index="1" bw="7" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="select_ln75_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="0" index="2" bw="4" slack="0"/>
<pin id="405" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_3_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="0"/>
<pin id="411" dir="0" index="1" bw="4" slack="0"/>
<pin id="412" dir="0" index="2" bw="1" slack="0"/>
<pin id="413" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_4_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="0"/>
<pin id="419" dir="0" index="1" bw="4" slack="0"/>
<pin id="420" dir="0" index="2" bw="1" slack="0"/>
<pin id="421" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln81_2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="5" slack="0"/>
<pin id="427" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_2/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="sub_ln81_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="0"/>
<pin id="431" dir="0" index="1" bw="5" slack="0"/>
<pin id="432" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln81_1/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="select_ln75_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="4" slack="0"/>
<pin id="438" dir="0" index="2" bw="4" slack="0"/>
<pin id="439" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75_1/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="p_shl_cast_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="0" index="1" bw="4" slack="0"/>
<pin id="446" dir="0" index="2" bw="1" slack="0"/>
<pin id="447" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_5_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="5" slack="0"/>
<pin id="453" dir="0" index="1" bw="4" slack="0"/>
<pin id="454" dir="0" index="2" bw="1" slack="0"/>
<pin id="455" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln81_3_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="5" slack="0"/>
<pin id="461" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_3/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="sub_ln81_2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="0"/>
<pin id="465" dir="0" index="1" bw="5" slack="0"/>
<pin id="466" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln81_2/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="select_ln75_2_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="8" slack="0"/>
<pin id="472" dir="0" index="2" bw="8" slack="0"/>
<pin id="473" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75_2/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="xor_ln75_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln75/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="icmp_ln79_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="3" slack="0"/>
<pin id="485" dir="0" index="1" bw="3" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="and_ln75_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln75/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln77_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="4" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="or_ln77_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77/3 "/>
</bind>
</comp>

<comp id="507" class="1004" name="select_ln77_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="0" index="2" bw="3" slack="0"/>
<pin id="511" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="zext_ln81_4_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="4" slack="0"/>
<pin id="517" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_4/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln81_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="0"/>
<pin id="521" dir="0" index="1" bw="4" slack="0"/>
<pin id="522" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81_1/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="select_ln77_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="8" slack="0"/>
<pin id="528" dir="0" index="2" bw="8" slack="0"/>
<pin id="529" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_1/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln81_5_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="0"/>
<pin id="535" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_5/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="select_ln77_2_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="4" slack="0"/>
<pin id="544" dir="0" index="2" bw="4" slack="0"/>
<pin id="545" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_2/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="trunc_ln81_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="3" slack="0"/>
<pin id="551" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln81/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="add_ln79_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="3" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="add_ln77_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="7" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_1/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="select_ln77_3_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="0" index="2" bw="7" slack="0"/>
<pin id="569" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_3/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="0"/>
<pin id="575" dir="0" index="1" bw="32" slack="0"/>
<pin id="576" dir="0" index="2" bw="32" slack="0"/>
<pin id="577" dir="0" index="3" bw="32" slack="0"/>
<pin id="578" dir="0" index="4" bw="32" slack="0"/>
<pin id="579" dir="0" index="5" bw="2" slack="1"/>
<pin id="580" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="bitcast_ln81_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln81/5 "/>
</bind>
</comp>

<comp id="590" class="1005" name="add_ln75_1_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="10" slack="0"/>
<pin id="592" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln75_1 "/>
</bind>
</comp>

<comp id="595" class="1005" name="icmp_ln75_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="1"/>
<pin id="597" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln75 "/>
</bind>
</comp>

<comp id="599" class="1005" name="select_ln75_1_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="4" slack="0"/>
<pin id="601" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln75_1 "/>
</bind>
</comp>

<comp id="604" class="1005" name="out_0_addr_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="1"/>
<pin id="606" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_0_addr "/>
</bind>
</comp>

<comp id="609" class="1005" name="out_1_addr_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="1"/>
<pin id="611" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_1_addr "/>
</bind>
</comp>

<comp id="614" class="1005" name="out_2_addr_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="1"/>
<pin id="616" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_2_addr "/>
</bind>
</comp>

<comp id="619" class="1005" name="out_3_addr_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="1"/>
<pin id="621" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_3_addr "/>
</bind>
</comp>

<comp id="624" class="1005" name="select_ln77_2_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="4" slack="0"/>
<pin id="626" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln77_2 "/>
</bind>
</comp>

<comp id="629" class="1005" name="trunc_ln81_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="2" slack="1"/>
<pin id="631" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln81 "/>
</bind>
</comp>

<comp id="634" class="1005" name="add_ln79_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="3" slack="0"/>
<pin id="636" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln79 "/>
</bind>
</comp>

<comp id="639" class="1005" name="select_ln77_3_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="7" slack="0"/>
<pin id="641" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln77_3 "/>
</bind>
</comp>

<comp id="644" class="1005" name="tmp_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="6" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="6" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="4" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="194"><net_src comp="94" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="4" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="196"><net_src comp="96" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="197"><net_src comp="98" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="203"><net_src comp="74" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="74" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="210" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="74" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="222" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="74" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="234" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="40" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="42" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="44" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="42" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="46" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="322"><net_src comp="8" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="323"><net_src comp="0" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="324"><net_src comp="2" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="325"><net_src comp="116" pin="1"/><net_sink comp="301" pin=3"/></net>

<net id="326"><net_src comp="120" pin="1"/><net_sink comp="301" pin=4"/></net>

<net id="327"><net_src comp="124" pin="1"/><net_sink comp="301" pin=5"/></net>

<net id="328"><net_src comp="128" pin="1"/><net_sink comp="301" pin=6"/></net>

<net id="329"><net_src comp="132" pin="1"/><net_sink comp="301" pin=7"/></net>

<net id="330"><net_src comp="136" pin="1"/><net_sink comp="301" pin=8"/></net>

<net id="331"><net_src comp="140" pin="1"/><net_sink comp="301" pin=9"/></net>

<net id="332"><net_src comp="144" pin="1"/><net_sink comp="301" pin=10"/></net>

<net id="333"><net_src comp="148" pin="1"/><net_sink comp="301" pin=11"/></net>

<net id="334"><net_src comp="152" pin="1"/><net_sink comp="301" pin=12"/></net>

<net id="335"><net_src comp="156" pin="1"/><net_sink comp="301" pin=13"/></net>

<net id="336"><net_src comp="160" pin="1"/><net_sink comp="301" pin=14"/></net>

<net id="337"><net_src comp="164" pin="1"/><net_sink comp="301" pin=15"/></net>

<net id="338"><net_src comp="168" pin="1"/><net_sink comp="301" pin=16"/></net>

<net id="339"><net_src comp="172" pin="1"/><net_sink comp="301" pin=17"/></net>

<net id="340"><net_src comp="176" pin="1"/><net_sink comp="301" pin=18"/></net>

<net id="345"><net_src comp="250" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="48" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="352"><net_src comp="50" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="261" pin="4"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="42" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="360"><net_src comp="52" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="261" pin="4"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="54" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="366"><net_src comp="355" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="347" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="363" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="283" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="367" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="373" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="250" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="64" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="261" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="66" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="272" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="68" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="406"><net_src comp="395" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="42" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="283" pin="4"/><net_sink comp="401" pin=2"/></net>

<net id="414"><net_src comp="50" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="389" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="42" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="422"><net_src comp="52" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="389" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="54" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="428"><net_src comp="417" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="409" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="425" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="440"><net_src comp="395" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="389" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="261" pin="4"/><net_sink comp="435" pin=2"/></net>

<net id="448"><net_src comp="50" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="435" pin="3"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="42" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="456"><net_src comp="52" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="435" pin="3"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="54" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="462"><net_src comp="451" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="443" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="459" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="474"><net_src comp="395" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="429" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="377" pin="2"/><net_sink comp="469" pin=2"/></net>

<net id="481"><net_src comp="395" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="70" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="294" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="72" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="483" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="477" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="401" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="66" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="489" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="395" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="512"><net_src comp="501" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="46" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="294" pin="4"/><net_sink comp="507" pin=2"/></net>

<net id="518"><net_src comp="495" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="463" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="515" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="530"><net_src comp="489" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="519" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="469" pin="3"/><net_sink comp="525" pin=2"/></net>

<net id="536"><net_src comp="525" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="538"><net_src comp="533" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="539"><net_src comp="533" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="540"><net_src comp="533" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="546"><net_src comp="489" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="495" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="401" pin="3"/><net_sink comp="541" pin=2"/></net>

<net id="552"><net_src comp="507" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="507" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="76" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="272" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="78" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="570"><net_src comp="395" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="78" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="559" pin="2"/><net_sink comp="565" pin=2"/></net>

<net id="581"><net_src comp="80" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="582"><net_src comp="204" pin="3"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="216" pin="3"/><net_sink comp="573" pin=2"/></net>

<net id="584"><net_src comp="228" pin="3"/><net_sink comp="573" pin=3"/></net>

<net id="585"><net_src comp="240" pin="3"/><net_sink comp="573" pin=4"/></net>

<net id="589"><net_src comp="586" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="593"><net_src comp="341" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="598"><net_src comp="383" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="435" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="607"><net_src comp="198" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="612"><net_src comp="210" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="617"><net_src comp="222" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="622"><net_src comp="234" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="627"><net_src comp="541" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="632"><net_src comp="549" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="573" pin=5"/></net>

<net id="637"><net_src comp="553" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="642"><net_src comp="565" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="647"><net_src comp="573" pin="6"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="586" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Out_ddr | {1 5 6 7 8 9 10 }
 - Input state : 
	Port: conv_acc3t : In_ddr | {1 2 }
	Port: conv_acc3t : W_ddr | {1 2 }
  - Chain level:
	State 1
		call_ln178 : 1
	State 2
	State 3
		add_ln75_1 : 1
		tmp_1 : 1
		tmp_2 : 1
		zext_ln81 : 2
		sub_ln81 : 3
		zext_ln81_1 : 1
		add_ln81 : 4
		icmp_ln75 : 1
		br_ln75 : 2
		add_ln75 : 1
		icmp_ln77 : 1
		select_ln75 : 2
		tmp_3 : 2
		tmp_4 : 2
		zext_ln81_2 : 3
		sub_ln81_1 : 4
		select_ln75_1 : 2
		p_shl_cast : 3
		tmp_5 : 3
		zext_ln81_3 : 4
		sub_ln81_2 : 5
		select_ln75_2 : 5
		xor_ln75 : 2
		icmp_ln79 : 1
		and_ln75 : 2
		add_ln77 : 3
		or_ln77 : 2
		select_ln77 : 2
		zext_ln81_4 : 4
		add_ln81_1 : 6
		select_ln77_1 : 7
		zext_ln81_5 : 8
		out_0_addr : 9
		out_0_load : 10
		out_1_addr : 9
		out_1_load : 10
		out_2_addr : 9
		out_2_load : 10
		out_3_addr : 9
		out_3_load : 10
		select_ln77_2 : 2
		trunc_ln81 : 3
		add_ln79 : 3
		add_ln77_1 : 1
		select_ln77_3 : 2
	State 4
		tmp : 1
	State 5
		write_ln81 : 1
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   call   |   grp_process_r_fu_301  |   127   |   191   |
|----------|-------------------------|---------|---------|
|          |    add_ln75_1_fu_341    |    0    |    17   |
|          |     add_ln81_fu_377     |    0    |    19   |
|          |     add_ln75_fu_389     |    0    |    12   |
|    add   |     add_ln77_fu_495     |    0    |    12   |
|          |    add_ln81_1_fu_519    |    0    |    19   |
|          |     add_ln79_fu_553     |    0    |    10   |
|          |    add_ln77_1_fu_559    |    0    |    14   |
|----------|-------------------------|---------|---------|
|          |     sub_ln81_fu_367     |    0    |    19   |
|    sub   |    sub_ln81_1_fu_429    |    0    |    15   |
|          |    sub_ln81_2_fu_463    |    0    |    19   |
|----------|-------------------------|---------|---------|
|          |    select_ln75_fu_401   |    0    |    4    |
|          |   select_ln75_1_fu_435  |    0    |    4    |
|          |   select_ln75_2_fu_469  |    0    |    8    |
|  select  |    select_ln77_fu_507   |    0    |    3    |
|          |   select_ln77_1_fu_525  |    0    |    8    |
|          |   select_ln77_2_fu_541  |    0    |    4    |
|          |   select_ln77_3_fu_565  |    0    |    7    |
|----------|-------------------------|---------|---------|
|          |     icmp_ln75_fu_383    |    0    |    11   |
|   icmp   |     icmp_ln77_fu_395    |    0    |    10   |
|          |     icmp_ln79_fu_483    |    0    |    8    |
|----------|-------------------------|---------|---------|
|    mux   |        tmp_fu_573       |    0    |    20   |
|----------|-------------------------|---------|---------|
|    xor   |     xor_ln75_fu_477     |    0    |    2    |
|----------|-------------------------|---------|---------|
|    and   |     and_ln75_fu_489     |    0    |    2    |
|----------|-------------------------|---------|---------|
|    or    |      or_ln77_fu_501     |    0    |    2    |
|----------|-------------------------|---------|---------|
| writeresp|   grp_writeresp_fu_180  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln81_write_fu_188 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |       tmp_1_fu_347      |    0    |    0    |
|          |       tmp_2_fu_355      |    0    |    0    |
|bitconcatenate|       tmp_3_fu_409      |    0    |    0    |
|          |       tmp_4_fu_417      |    0    |    0    |
|          |    p_shl_cast_fu_443    |    0    |    0    |
|          |       tmp_5_fu_451      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     zext_ln81_fu_363    |    0    |    0    |
|          |    zext_ln81_1_fu_373   |    0    |    0    |
|   zext   |    zext_ln81_2_fu_425   |    0    |    0    |
|          |    zext_ln81_3_fu_459   |    0    |    0    |
|          |    zext_ln81_4_fu_515   |    0    |    0    |
|          |    zext_ln81_5_fu_533   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln81_fu_549    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |   127   |   440   |
|----------|-------------------------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
| out_0 |    1   |    0   |    0   |
| out_1 |    1   |    0   |    0   |
| out_2 |    1   |    0   |    0   |
| out_3 |    1   |    0   |    0   |
|w_0_0_0|    0   |   64   |    5   |
|w_0_0_1|    0   |   64   |    5   |
|w_0_0_2|    0   |   64   |    5   |
|w_0_0_3|    0   |   64   |    5   |
|w_0_1_0|    0   |   64   |    5   |
|w_0_1_1|    0   |   64   |    5   |
|w_0_1_2|    0   |   64   |    5   |
|w_0_1_3|    0   |   64   |    5   |
|w_0_2_0|    0   |   64   |    5   |
|w_0_2_1|    0   |   64   |    5   |
|w_0_2_2|    0   |   64   |    5   |
|w_0_2_3|    0   |   64   |    5   |
|w_0_3_0|    0   |   64   |    5   |
|w_0_3_1|    0   |   64   |    5   |
|w_0_3_2|    0   |   64   |    5   |
|w_0_3_3|    0   |   64   |    5   |
+-------+--------+--------+--------+
| Total |    4   |  1024  |   80   |
+-------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      L_cho_reg_290     |    3   |
|      L_co_reg_279      |    4   |
|      L_ro_reg_257      |    4   |
|   add_ln75_1_reg_590   |   10   |
|    add_ln79_reg_634    |    3   |
|    icmp_ln75_reg_595   |    1   |
|indvar_flatten33_reg_246|   10   |
| indvar_flatten_reg_268 |    7   |
|   out_0_addr_reg_604   |    8   |
|   out_1_addr_reg_609   |    8   |
|   out_2_addr_reg_614   |    8   |
|   out_3_addr_reg_619   |    8   |
|  select_ln75_1_reg_599 |    4   |
|  select_ln77_2_reg_624 |    4   |
|  select_ln77_3_reg_639 |    7   |
|       tmp_reg_644      |   32   |
|   trunc_ln81_reg_629   |    2   |
+------------------------+--------+
|          Total         |   123  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_180 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_204  |  p0  |   2  |   8  |   16   ||    9    |
|   grp_access_fu_216  |  p0  |   2  |   8  |   16   ||    9    |
|   grp_access_fu_228  |  p0  |   2  |   8  |   16   ||    9    |
|   grp_access_fu_240  |  p0  |   2  |   8  |   16   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   66   ||  2.135  ||    36   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |   127  |   440  |
|   Memory  |    4   |    -   |  1024  |   80   |
|Multiplexer|    -   |    2   |    -   |   36   |
|  Register |    -   |    -   |   123  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    2   |  1274  |   556  |
+-----------+--------+--------+--------+--------+
