    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; P1_D0
P1_D0__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
P1_D0__0__MASK EQU 0x01
P1_D0__0__PC EQU CYREG_PRT12_PC0
P1_D0__0__PORT EQU 12
P1_D0__0__SHIFT EQU 0
P1_D0__1__INTTYPE EQU CYREG_PICU12_INTTYPE1
P1_D0__1__MASK EQU 0x02
P1_D0__1__PC EQU CYREG_PRT12_PC1
P1_D0__1__PORT EQU 12
P1_D0__1__SHIFT EQU 1
P1_D0__AG EQU CYREG_PRT12_AG
P1_D0__BIE EQU CYREG_PRT12_BIE
P1_D0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
P1_D0__BYP EQU CYREG_PRT12_BYP
P1_D0__DM0 EQU CYREG_PRT12_DM0
P1_D0__DM1 EQU CYREG_PRT12_DM1
P1_D0__DM2 EQU CYREG_PRT12_DM2
P1_D0__DR EQU CYREG_PRT12_DR
P1_D0__INP_DIS EQU CYREG_PRT12_INP_DIS
P1_D0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
P1_D0__MASK EQU 0x03
P1_D0__PORT EQU 12
P1_D0__PRT EQU CYREG_PRT12_PRT
P1_D0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
P1_D0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
P1_D0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
P1_D0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
P1_D0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
P1_D0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
P1_D0__PS EQU CYREG_PRT12_PS
P1_D0__SHIFT EQU 0
P1_D0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
P1_D0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
P1_D0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
P1_D0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
P1_D0__SLW EQU CYREG_PRT12_SLW

; P1_D1
P1_D1__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
P1_D1__0__MASK EQU 0x04
P1_D1__0__PC EQU CYREG_PRT12_PC2
P1_D1__0__PORT EQU 12
P1_D1__0__SHIFT EQU 2
P1_D1__1__INTTYPE EQU CYREG_PICU12_INTTYPE3
P1_D1__1__MASK EQU 0x08
P1_D1__1__PC EQU CYREG_PRT12_PC3
P1_D1__1__PORT EQU 12
P1_D1__1__SHIFT EQU 3
P1_D1__AG EQU CYREG_PRT12_AG
P1_D1__BIE EQU CYREG_PRT12_BIE
P1_D1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
P1_D1__BYP EQU CYREG_PRT12_BYP
P1_D1__DM0 EQU CYREG_PRT12_DM0
P1_D1__DM1 EQU CYREG_PRT12_DM1
P1_D1__DM2 EQU CYREG_PRT12_DM2
P1_D1__DR EQU CYREG_PRT12_DR
P1_D1__INP_DIS EQU CYREG_PRT12_INP_DIS
P1_D1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
P1_D1__MASK EQU 0x0C
P1_D1__PORT EQU 12
P1_D1__PRT EQU CYREG_PRT12_PRT
P1_D1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
P1_D1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
P1_D1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
P1_D1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
P1_D1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
P1_D1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
P1_D1__PS EQU CYREG_PRT12_PS
P1_D1__SHIFT EQU 2
P1_D1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
P1_D1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
P1_D1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
P1_D1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
P1_D1__SLW EQU CYREG_PRT12_SLW

; P1_D2
P1_D2__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
P1_D2__0__MASK EQU 0x10
P1_D2__0__PC EQU CYREG_PRT12_PC4
P1_D2__0__PORT EQU 12
P1_D2__0__SHIFT EQU 4
P1_D2__1__INTTYPE EQU CYREG_PICU12_INTTYPE5
P1_D2__1__MASK EQU 0x20
P1_D2__1__PC EQU CYREG_PRT12_PC5
P1_D2__1__PORT EQU 12
P1_D2__1__SHIFT EQU 5
P1_D2__AG EQU CYREG_PRT12_AG
P1_D2__BIE EQU CYREG_PRT12_BIE
P1_D2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
P1_D2__BYP EQU CYREG_PRT12_BYP
P1_D2__DM0 EQU CYREG_PRT12_DM0
P1_D2__DM1 EQU CYREG_PRT12_DM1
P1_D2__DM2 EQU CYREG_PRT12_DM2
P1_D2__DR EQU CYREG_PRT12_DR
P1_D2__INP_DIS EQU CYREG_PRT12_INP_DIS
P1_D2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
P1_D2__MASK EQU 0x30
P1_D2__PORT EQU 12
P1_D2__PRT EQU CYREG_PRT12_PRT
P1_D2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
P1_D2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
P1_D2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
P1_D2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
P1_D2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
P1_D2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
P1_D2__PS EQU CYREG_PRT12_PS
P1_D2__SHIFT EQU 4
P1_D2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
P1_D2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
P1_D2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
P1_D2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
P1_D2__SLW EQU CYREG_PRT12_SLW

; P2_D0
P2_D0__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
P2_D0__0__MASK EQU 0x40
P2_D0__0__PC EQU CYREG_PRT12_PC6
P2_D0__0__PORT EQU 12
P2_D0__0__SHIFT EQU 6
P2_D0__1__INTTYPE EQU CYREG_PICU12_INTTYPE7
P2_D0__1__MASK EQU 0x80
P2_D0__1__PC EQU CYREG_PRT12_PC7
P2_D0__1__PORT EQU 12
P2_D0__1__SHIFT EQU 7
P2_D0__AG EQU CYREG_PRT12_AG
P2_D0__BIE EQU CYREG_PRT12_BIE
P2_D0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
P2_D0__BYP EQU CYREG_PRT12_BYP
P2_D0__DM0 EQU CYREG_PRT12_DM0
P2_D0__DM1 EQU CYREG_PRT12_DM1
P2_D0__DM2 EQU CYREG_PRT12_DM2
P2_D0__DR EQU CYREG_PRT12_DR
P2_D0__INP_DIS EQU CYREG_PRT12_INP_DIS
P2_D0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
P2_D0__MASK EQU 0xC0
P2_D0__PORT EQU 12
P2_D0__PRT EQU CYREG_PRT12_PRT
P2_D0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
P2_D0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
P2_D0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
P2_D0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
P2_D0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
P2_D0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
P2_D0__PS EQU CYREG_PRT12_PS
P2_D0__SHIFT EQU 6
P2_D0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
P2_D0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
P2_D0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
P2_D0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
P2_D0__SLW EQU CYREG_PRT12_SLW

; P2_D1
P2_D1__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
P2_D1__0__MASK EQU 0x40
P2_D1__0__PC EQU CYREG_PRT2_PC6
P2_D1__0__PORT EQU 2
P2_D1__0__SHIFT EQU 6
P2_D1__1__INTTYPE EQU CYREG_PICU2_INTTYPE7
P2_D1__1__MASK EQU 0x80
P2_D1__1__PC EQU CYREG_PRT2_PC7
P2_D1__1__PORT EQU 2
P2_D1__1__SHIFT EQU 7
P2_D1__AG EQU CYREG_PRT2_AG
P2_D1__AMUX EQU CYREG_PRT2_AMUX
P2_D1__BIE EQU CYREG_PRT2_BIE
P2_D1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P2_D1__BYP EQU CYREG_PRT2_BYP
P2_D1__CTL EQU CYREG_PRT2_CTL
P2_D1__DM0 EQU CYREG_PRT2_DM0
P2_D1__DM1 EQU CYREG_PRT2_DM1
P2_D1__DM2 EQU CYREG_PRT2_DM2
P2_D1__DR EQU CYREG_PRT2_DR
P2_D1__INP_DIS EQU CYREG_PRT2_INP_DIS
P2_D1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P2_D1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P2_D1__LCD_EN EQU CYREG_PRT2_LCD_EN
P2_D1__MASK EQU 0xC0
P2_D1__PORT EQU 2
P2_D1__PRT EQU CYREG_PRT2_PRT
P2_D1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P2_D1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P2_D1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P2_D1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P2_D1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P2_D1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P2_D1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P2_D1__PS EQU CYREG_PRT2_PS
P2_D1__SHIFT EQU 6
P2_D1__SLW EQU CYREG_PRT2_SLW

; P2_D2
P2_D2__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
P2_D2__0__MASK EQU 0x10
P2_D2__0__PC EQU CYREG_PRT2_PC4
P2_D2__0__PORT EQU 2
P2_D2__0__SHIFT EQU 4
P2_D2__1__INTTYPE EQU CYREG_PICU2_INTTYPE5
P2_D2__1__MASK EQU 0x20
P2_D2__1__PC EQU CYREG_PRT2_PC5
P2_D2__1__PORT EQU 2
P2_D2__1__SHIFT EQU 5
P2_D2__AG EQU CYREG_PRT2_AG
P2_D2__AMUX EQU CYREG_PRT2_AMUX
P2_D2__BIE EQU CYREG_PRT2_BIE
P2_D2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P2_D2__BYP EQU CYREG_PRT2_BYP
P2_D2__CTL EQU CYREG_PRT2_CTL
P2_D2__DM0 EQU CYREG_PRT2_DM0
P2_D2__DM1 EQU CYREG_PRT2_DM1
P2_D2__DM2 EQU CYREG_PRT2_DM2
P2_D2__DR EQU CYREG_PRT2_DR
P2_D2__INP_DIS EQU CYREG_PRT2_INP_DIS
P2_D2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P2_D2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P2_D2__LCD_EN EQU CYREG_PRT2_LCD_EN
P2_D2__MASK EQU 0x30
P2_D2__PORT EQU 2
P2_D2__PRT EQU CYREG_PRT2_PRT
P2_D2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P2_D2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P2_D2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P2_D2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P2_D2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P2_D2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P2_D2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P2_D2__PS EQU CYREG_PRT2_PS
P2_D2__SHIFT EQU 4
P2_D2__SLW EQU CYREG_PRT2_SLW

; Vis_H_1
Vis_H_1_Sync_ctrl_reg__0__MASK EQU 0x01
Vis_H_1_Sync_ctrl_reg__0__POS EQU 0
Vis_H_1_Sync_ctrl_reg__1__MASK EQU 0x02
Vis_H_1_Sync_ctrl_reg__1__POS EQU 1
Vis_H_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Vis_H_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Vis_H_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Vis_H_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Vis_H_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Vis_H_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Vis_H_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Vis_H_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Vis_H_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Vis_H_1_Sync_ctrl_reg__2__MASK EQU 0x04
Vis_H_1_Sync_ctrl_reg__2__POS EQU 2
Vis_H_1_Sync_ctrl_reg__3__MASK EQU 0x08
Vis_H_1_Sync_ctrl_reg__3__POS EQU 3
Vis_H_1_Sync_ctrl_reg__4__MASK EQU 0x10
Vis_H_1_Sync_ctrl_reg__4__POS EQU 4
Vis_H_1_Sync_ctrl_reg__5__MASK EQU 0x20
Vis_H_1_Sync_ctrl_reg__5__POS EQU 5
Vis_H_1_Sync_ctrl_reg__6__MASK EQU 0x40
Vis_H_1_Sync_ctrl_reg__6__POS EQU 6
Vis_H_1_Sync_ctrl_reg__7__MASK EQU 0x80
Vis_H_1_Sync_ctrl_reg__7__POS EQU 7
Vis_H_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Vis_H_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
Vis_H_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Vis_H_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB10_CTL
Vis_H_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Vis_H_1_Sync_ctrl_reg__MASK EQU 0xFF
Vis_H_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Vis_H_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Vis_H_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB10_MSK

; Vis_H_2
Vis_H_2_Sync_ctrl_reg__0__MASK EQU 0x01
Vis_H_2_Sync_ctrl_reg__0__POS EQU 0
Vis_H_2_Sync_ctrl_reg__1__MASK EQU 0x02
Vis_H_2_Sync_ctrl_reg__1__POS EQU 1
Vis_H_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Vis_H_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Vis_H_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Vis_H_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Vis_H_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Vis_H_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Vis_H_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Vis_H_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Vis_H_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Vis_H_2_Sync_ctrl_reg__2__MASK EQU 0x04
Vis_H_2_Sync_ctrl_reg__2__POS EQU 2
Vis_H_2_Sync_ctrl_reg__3__MASK EQU 0x08
Vis_H_2_Sync_ctrl_reg__3__POS EQU 3
Vis_H_2_Sync_ctrl_reg__4__MASK EQU 0x10
Vis_H_2_Sync_ctrl_reg__4__POS EQU 4
Vis_H_2_Sync_ctrl_reg__5__MASK EQU 0x20
Vis_H_2_Sync_ctrl_reg__5__POS EQU 5
Vis_H_2_Sync_ctrl_reg__6__MASK EQU 0x40
Vis_H_2_Sync_ctrl_reg__6__POS EQU 6
Vis_H_2_Sync_ctrl_reg__7__MASK EQU 0x80
Vis_H_2_Sync_ctrl_reg__7__POS EQU 7
Vis_H_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Vis_H_2_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
Vis_H_2_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Vis_H_2_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB08_CTL
Vis_H_2_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Vis_H_2_Sync_ctrl_reg__MASK EQU 0xFF
Vis_H_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Vis_H_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Vis_H_2_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB08_MSK

; Vis_H_3
Vis_H_3_Sync_ctrl_reg__0__MASK EQU 0x01
Vis_H_3_Sync_ctrl_reg__0__POS EQU 0
Vis_H_3_Sync_ctrl_reg__1__MASK EQU 0x02
Vis_H_3_Sync_ctrl_reg__1__POS EQU 1
Vis_H_3_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Vis_H_3_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Vis_H_3_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Vis_H_3_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Vis_H_3_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Vis_H_3_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Vis_H_3_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Vis_H_3_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Vis_H_3_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Vis_H_3_Sync_ctrl_reg__2__MASK EQU 0x04
Vis_H_3_Sync_ctrl_reg__2__POS EQU 2
Vis_H_3_Sync_ctrl_reg__3__MASK EQU 0x08
Vis_H_3_Sync_ctrl_reg__3__POS EQU 3
Vis_H_3_Sync_ctrl_reg__4__MASK EQU 0x10
Vis_H_3_Sync_ctrl_reg__4__POS EQU 4
Vis_H_3_Sync_ctrl_reg__5__MASK EQU 0x20
Vis_H_3_Sync_ctrl_reg__5__POS EQU 5
Vis_H_3_Sync_ctrl_reg__6__MASK EQU 0x40
Vis_H_3_Sync_ctrl_reg__6__POS EQU 6
Vis_H_3_Sync_ctrl_reg__7__MASK EQU 0x80
Vis_H_3_Sync_ctrl_reg__7__POS EQU 7
Vis_H_3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Vis_H_3_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
Vis_H_3_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Vis_H_3_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB06_CTL
Vis_H_3_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Vis_H_3_Sync_ctrl_reg__MASK EQU 0xFF
Vis_H_3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Vis_H_3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Vis_H_3_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
Vis_H_Sync_ctrl_reg__0__MASK EQU 0x01
Vis_H_Sync_ctrl_reg__0__POS EQU 0
Vis_H_Sync_ctrl_reg__1__MASK EQU 0x02
Vis_H_Sync_ctrl_reg__1__POS EQU 1
Vis_H_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Vis_H_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Vis_H_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Vis_H_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Vis_H_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Vis_H_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Vis_H_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Vis_H_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Vis_H_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Vis_H_Sync_ctrl_reg__2__MASK EQU 0x04
Vis_H_Sync_ctrl_reg__2__POS EQU 2
Vis_H_Sync_ctrl_reg__3__MASK EQU 0x08
Vis_H_Sync_ctrl_reg__3__POS EQU 3
Vis_H_Sync_ctrl_reg__4__MASK EQU 0x10
Vis_H_Sync_ctrl_reg__4__POS EQU 4
Vis_H_Sync_ctrl_reg__5__MASK EQU 0x20
Vis_H_Sync_ctrl_reg__5__POS EQU 5
Vis_H_Sync_ctrl_reg__6__MASK EQU 0x40
Vis_H_Sync_ctrl_reg__6__POS EQU 6
Vis_H_Sync_ctrl_reg__7__MASK EQU 0x80
Vis_H_Sync_ctrl_reg__7__POS EQU 7
Vis_H_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Vis_H_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
Vis_H_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Vis_H_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB03_CTL
Vis_H_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Vis_H_Sync_ctrl_reg__MASK EQU 0xFF
Vis_H_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Vis_H_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Vis_H_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB03_MSK

; Vis_L_1
Vis_L_1_Sync_ctrl_reg__0__MASK EQU 0x01
Vis_L_1_Sync_ctrl_reg__0__POS EQU 0
Vis_L_1_Sync_ctrl_reg__1__MASK EQU 0x02
Vis_L_1_Sync_ctrl_reg__1__POS EQU 1
Vis_L_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Vis_L_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Vis_L_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Vis_L_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Vis_L_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Vis_L_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Vis_L_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Vis_L_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Vis_L_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Vis_L_1_Sync_ctrl_reg__2__MASK EQU 0x04
Vis_L_1_Sync_ctrl_reg__2__POS EQU 2
Vis_L_1_Sync_ctrl_reg__3__MASK EQU 0x08
Vis_L_1_Sync_ctrl_reg__3__POS EQU 3
Vis_L_1_Sync_ctrl_reg__4__MASK EQU 0x10
Vis_L_1_Sync_ctrl_reg__4__POS EQU 4
Vis_L_1_Sync_ctrl_reg__5__MASK EQU 0x20
Vis_L_1_Sync_ctrl_reg__5__POS EQU 5
Vis_L_1_Sync_ctrl_reg__6__MASK EQU 0x40
Vis_L_1_Sync_ctrl_reg__6__POS EQU 6
Vis_L_1_Sync_ctrl_reg__7__MASK EQU 0x80
Vis_L_1_Sync_ctrl_reg__7__POS EQU 7
Vis_L_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Vis_L_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
Vis_L_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Vis_L_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB13_CTL
Vis_L_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Vis_L_1_Sync_ctrl_reg__MASK EQU 0xFF
Vis_L_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Vis_L_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Vis_L_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB13_MSK

; Vis_L_2
Vis_L_2_Sync_ctrl_reg__0__MASK EQU 0x01
Vis_L_2_Sync_ctrl_reg__0__POS EQU 0
Vis_L_2_Sync_ctrl_reg__1__MASK EQU 0x02
Vis_L_2_Sync_ctrl_reg__1__POS EQU 1
Vis_L_2_Sync_ctrl_reg__2__MASK EQU 0x04
Vis_L_2_Sync_ctrl_reg__2__POS EQU 2
Vis_L_2_Sync_ctrl_reg__3__MASK EQU 0x08
Vis_L_2_Sync_ctrl_reg__3__POS EQU 3
Vis_L_2_Sync_ctrl_reg__4__MASK EQU 0x10
Vis_L_2_Sync_ctrl_reg__4__POS EQU 4
Vis_L_2_Sync_ctrl_reg__5__MASK EQU 0x20
Vis_L_2_Sync_ctrl_reg__5__POS EQU 5
Vis_L_2_Sync_ctrl_reg__6__MASK EQU 0x40
Vis_L_2_Sync_ctrl_reg__6__POS EQU 6
Vis_L_2_Sync_ctrl_reg__7__MASK EQU 0x80
Vis_L_2_Sync_ctrl_reg__7__POS EQU 7
Vis_L_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Vis_L_2_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
Vis_L_2_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
Vis_L_2_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB15_CTL
Vis_L_2_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
Vis_L_2_Sync_ctrl_reg__MASK EQU 0xFF
Vis_L_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Vis_L_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Vis_L_2_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB15_MSK

; Vis_L_3
Vis_L_3_Sync_ctrl_reg__0__MASK EQU 0x01
Vis_L_3_Sync_ctrl_reg__0__POS EQU 0
Vis_L_3_Sync_ctrl_reg__1__MASK EQU 0x02
Vis_L_3_Sync_ctrl_reg__1__POS EQU 1
Vis_L_3_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Vis_L_3_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Vis_L_3_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Vis_L_3_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Vis_L_3_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Vis_L_3_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Vis_L_3_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Vis_L_3_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Vis_L_3_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Vis_L_3_Sync_ctrl_reg__2__MASK EQU 0x04
Vis_L_3_Sync_ctrl_reg__2__POS EQU 2
Vis_L_3_Sync_ctrl_reg__3__MASK EQU 0x08
Vis_L_3_Sync_ctrl_reg__3__POS EQU 3
Vis_L_3_Sync_ctrl_reg__4__MASK EQU 0x10
Vis_L_3_Sync_ctrl_reg__4__POS EQU 4
Vis_L_3_Sync_ctrl_reg__5__MASK EQU 0x20
Vis_L_3_Sync_ctrl_reg__5__POS EQU 5
Vis_L_3_Sync_ctrl_reg__6__MASK EQU 0x40
Vis_L_3_Sync_ctrl_reg__6__POS EQU 6
Vis_L_3_Sync_ctrl_reg__7__MASK EQU 0x80
Vis_L_3_Sync_ctrl_reg__7__POS EQU 7
Vis_L_3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Vis_L_3_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
Vis_L_3_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Vis_L_3_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB06_CTL
Vis_L_3_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Vis_L_3_Sync_ctrl_reg__MASK EQU 0xFF
Vis_L_3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Vis_L_3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Vis_L_3_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
Vis_L_Sync_ctrl_reg__0__MASK EQU 0x01
Vis_L_Sync_ctrl_reg__0__POS EQU 0
Vis_L_Sync_ctrl_reg__1__MASK EQU 0x02
Vis_L_Sync_ctrl_reg__1__POS EQU 1
Vis_L_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Vis_L_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Vis_L_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Vis_L_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Vis_L_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Vis_L_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Vis_L_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Vis_L_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Vis_L_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Vis_L_Sync_ctrl_reg__2__MASK EQU 0x04
Vis_L_Sync_ctrl_reg__2__POS EQU 2
Vis_L_Sync_ctrl_reg__3__MASK EQU 0x08
Vis_L_Sync_ctrl_reg__3__POS EQU 3
Vis_L_Sync_ctrl_reg__4__MASK EQU 0x10
Vis_L_Sync_ctrl_reg__4__POS EQU 4
Vis_L_Sync_ctrl_reg__5__MASK EQU 0x20
Vis_L_Sync_ctrl_reg__5__POS EQU 5
Vis_L_Sync_ctrl_reg__6__MASK EQU 0x40
Vis_L_Sync_ctrl_reg__6__POS EQU 6
Vis_L_Sync_ctrl_reg__7__MASK EQU 0x80
Vis_L_Sync_ctrl_reg__7__POS EQU 7
Vis_L_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Vis_L_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Vis_L_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Vis_L_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Vis_L_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Vis_L_Sync_ctrl_reg__MASK EQU 0xFF
Vis_L_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Vis_L_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Vis_L_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

; P1_IRQ
P1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
P1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
P1_IRQ__INTC_MASK EQU 0x02
P1_IRQ__INTC_NUMBER EQU 1
P1_IRQ__INTC_PRIOR_NUM EQU 1
P1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
P1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
P1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; P2_IRQ
P2_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
P2_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
P2_IRQ__INTC_MASK EQU 0x08
P2_IRQ__INTC_NUMBER EQU 3
P2_IRQ__INTC_PRIOR_NUM EQU 1
P2_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
P2_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
P2_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Vis_D0
Vis_D0__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Vis_D0__0__MASK EQU 0x20
Vis_D0__0__PC EQU CYREG_PRT1_PC5
Vis_D0__0__PORT EQU 1
Vis_D0__0__SHIFT EQU 5
Vis_D0__AG EQU CYREG_PRT1_AG
Vis_D0__AMUX EQU CYREG_PRT1_AMUX
Vis_D0__BIE EQU CYREG_PRT1_BIE
Vis_D0__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Vis_D0__BYP EQU CYREG_PRT1_BYP
Vis_D0__CTL EQU CYREG_PRT1_CTL
Vis_D0__DM0 EQU CYREG_PRT1_DM0
Vis_D0__DM1 EQU CYREG_PRT1_DM1
Vis_D0__DM2 EQU CYREG_PRT1_DM2
Vis_D0__DR EQU CYREG_PRT1_DR
Vis_D0__INP_DIS EQU CYREG_PRT1_INP_DIS
Vis_D0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Vis_D0__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Vis_D0__LCD_EN EQU CYREG_PRT1_LCD_EN
Vis_D0__MASK EQU 0x20
Vis_D0__PORT EQU 1
Vis_D0__PRT EQU CYREG_PRT1_PRT
Vis_D0__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Vis_D0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Vis_D0__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Vis_D0__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Vis_D0__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Vis_D0__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Vis_D0__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Vis_D0__PS EQU CYREG_PRT1_PS
Vis_D0__SHIFT EQU 5
Vis_D0__SLW EQU CYREG_PRT1_SLW

; Vis_D1
Vis_D1__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Vis_D1__0__MASK EQU 0x40
Vis_D1__0__PC EQU CYREG_PRT1_PC6
Vis_D1__0__PORT EQU 1
Vis_D1__0__SHIFT EQU 6
Vis_D1__AG EQU CYREG_PRT1_AG
Vis_D1__AMUX EQU CYREG_PRT1_AMUX
Vis_D1__BIE EQU CYREG_PRT1_BIE
Vis_D1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Vis_D1__BYP EQU CYREG_PRT1_BYP
Vis_D1__CTL EQU CYREG_PRT1_CTL
Vis_D1__DM0 EQU CYREG_PRT1_DM0
Vis_D1__DM1 EQU CYREG_PRT1_DM1
Vis_D1__DM2 EQU CYREG_PRT1_DM2
Vis_D1__DR EQU CYREG_PRT1_DR
Vis_D1__INP_DIS EQU CYREG_PRT1_INP_DIS
Vis_D1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Vis_D1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Vis_D1__LCD_EN EQU CYREG_PRT1_LCD_EN
Vis_D1__MASK EQU 0x40
Vis_D1__PORT EQU 1
Vis_D1__PRT EQU CYREG_PRT1_PRT
Vis_D1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Vis_D1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Vis_D1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Vis_D1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Vis_D1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Vis_D1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Vis_D1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Vis_D1__PS EQU CYREG_PRT1_PS
Vis_D1__SHIFT EQU 6
Vis_D1__SLW EQU CYREG_PRT1_SLW

; Vis_D2
Vis_D2__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Vis_D2__0__MASK EQU 0x80
Vis_D2__0__PC EQU CYREG_PRT1_PC7
Vis_D2__0__PORT EQU 1
Vis_D2__0__SHIFT EQU 7
Vis_D2__AG EQU CYREG_PRT1_AG
Vis_D2__AMUX EQU CYREG_PRT1_AMUX
Vis_D2__BIE EQU CYREG_PRT1_BIE
Vis_D2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Vis_D2__BYP EQU CYREG_PRT1_BYP
Vis_D2__CTL EQU CYREG_PRT1_CTL
Vis_D2__DM0 EQU CYREG_PRT1_DM0
Vis_D2__DM1 EQU CYREG_PRT1_DM1
Vis_D2__DM2 EQU CYREG_PRT1_DM2
Vis_D2__DR EQU CYREG_PRT1_DR
Vis_D2__INP_DIS EQU CYREG_PRT1_INP_DIS
Vis_D2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Vis_D2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Vis_D2__LCD_EN EQU CYREG_PRT1_LCD_EN
Vis_D2__MASK EQU 0x80
Vis_D2__PORT EQU 1
Vis_D2__PRT EQU CYREG_PRT1_PRT
Vis_D2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Vis_D2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Vis_D2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Vis_D2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Vis_D2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Vis_D2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Vis_D2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Vis_D2__PS EQU CYREG_PRT1_PS
Vis_D2__SHIFT EQU 7
Vis_D2__SLW EQU CYREG_PRT1_SLW

; Vis_D3
Vis_D3__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Vis_D3__0__MASK EQU 0x01
Vis_D3__0__PC EQU CYREG_PRT3_PC0
Vis_D3__0__PORT EQU 3
Vis_D3__0__SHIFT EQU 0
Vis_D3__AG EQU CYREG_PRT3_AG
Vis_D3__AMUX EQU CYREG_PRT3_AMUX
Vis_D3__BIE EQU CYREG_PRT3_BIE
Vis_D3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Vis_D3__BYP EQU CYREG_PRT3_BYP
Vis_D3__CTL EQU CYREG_PRT3_CTL
Vis_D3__DM0 EQU CYREG_PRT3_DM0
Vis_D3__DM1 EQU CYREG_PRT3_DM1
Vis_D3__DM2 EQU CYREG_PRT3_DM2
Vis_D3__DR EQU CYREG_PRT3_DR
Vis_D3__INP_DIS EQU CYREG_PRT3_INP_DIS
Vis_D3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Vis_D3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Vis_D3__LCD_EN EQU CYREG_PRT3_LCD_EN
Vis_D3__MASK EQU 0x01
Vis_D3__PORT EQU 3
Vis_D3__PRT EQU CYREG_PRT3_PRT
Vis_D3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Vis_D3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Vis_D3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Vis_D3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Vis_D3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Vis_D3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Vis_D3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Vis_D3__PS EQU CYREG_PRT3_PS
Vis_D3__SHIFT EQU 0
Vis_D3__SLW EQU CYREG_PRT3_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x02
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x04
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x04

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x01
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x02
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x02

; USBUART_arb_int
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_bus_reset
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_Dm
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW

; USBUART_Dp
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

; USBUART_dp_int
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_0
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_1
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x20
USBUART_ep_1__INTC_NUMBER EQU 5
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_2
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x40
USBUART_ep_2__INTC_NUMBER EQU 6
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_ep_3
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x80
USBUART_ep_3__INTC_NUMBER EQU 7
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_sof_int
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART_USB
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

; P1_Clock
P1_Clock__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
P1_Clock__0__MASK EQU 0x01
P1_Clock__0__PC EQU CYREG_PRT2_PC0
P1_Clock__0__PORT EQU 2
P1_Clock__0__SHIFT EQU 0
P1_Clock__AG EQU CYREG_PRT2_AG
P1_Clock__AMUX EQU CYREG_PRT2_AMUX
P1_Clock__BIE EQU CYREG_PRT2_BIE
P1_Clock__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P1_Clock__BYP EQU CYREG_PRT2_BYP
P1_Clock__CTL EQU CYREG_PRT2_CTL
P1_Clock__DM0 EQU CYREG_PRT2_DM0
P1_Clock__DM1 EQU CYREG_PRT2_DM1
P1_Clock__DM2 EQU CYREG_PRT2_DM2
P1_Clock__DR EQU CYREG_PRT2_DR
P1_Clock__INP_DIS EQU CYREG_PRT2_INP_DIS
P1_Clock__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P1_Clock__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P1_Clock__LCD_EN EQU CYREG_PRT2_LCD_EN
P1_Clock__MASK EQU 0x01
P1_Clock__PORT EQU 2
P1_Clock__PRT EQU CYREG_PRT2_PRT
P1_Clock__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P1_Clock__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P1_Clock__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P1_Clock__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P1_Clock__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P1_Clock__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P1_Clock__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P1_Clock__PS EQU CYREG_PRT2_PS
P1_Clock__SHIFT EQU 0
P1_Clock__SLW EQU CYREG_PRT2_SLW

; P1_Latch
P1_Latch__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
P1_Latch__0__MASK EQU 0x02
P1_Latch__0__PC EQU CYREG_PRT2_PC1
P1_Latch__0__PORT EQU 2
P1_Latch__0__SHIFT EQU 1
P1_Latch__AG EQU CYREG_PRT2_AG
P1_Latch__AMUX EQU CYREG_PRT2_AMUX
P1_Latch__BIE EQU CYREG_PRT2_BIE
P1_Latch__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P1_Latch__BYP EQU CYREG_PRT2_BYP
P1_Latch__CTL EQU CYREG_PRT2_CTL
P1_Latch__DM0 EQU CYREG_PRT2_DM0
P1_Latch__DM1 EQU CYREG_PRT2_DM1
P1_Latch__DM2 EQU CYREG_PRT2_DM2
P1_Latch__DR EQU CYREG_PRT2_DR
P1_Latch__INP_DIS EQU CYREG_PRT2_INP_DIS
P1_Latch__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P1_Latch__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P1_Latch__LCD_EN EQU CYREG_PRT2_LCD_EN
P1_Latch__MASK EQU 0x02
P1_Latch__PORT EQU 2
P1_Latch__PRT EQU CYREG_PRT2_PRT
P1_Latch__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P1_Latch__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P1_Latch__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P1_Latch__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P1_Latch__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P1_Latch__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P1_Latch__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P1_Latch__PS EQU CYREG_PRT2_PS
P1_Latch__SHIFT EQU 1
P1_Latch__SLW EQU CYREG_PRT2_SLW

; P2_Clock
P2_Clock__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
P2_Clock__0__MASK EQU 0x04
P2_Clock__0__PC EQU CYREG_PRT2_PC2
P2_Clock__0__PORT EQU 2
P2_Clock__0__SHIFT EQU 2
P2_Clock__AG EQU CYREG_PRT2_AG
P2_Clock__AMUX EQU CYREG_PRT2_AMUX
P2_Clock__BIE EQU CYREG_PRT2_BIE
P2_Clock__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P2_Clock__BYP EQU CYREG_PRT2_BYP
P2_Clock__CTL EQU CYREG_PRT2_CTL
P2_Clock__DM0 EQU CYREG_PRT2_DM0
P2_Clock__DM1 EQU CYREG_PRT2_DM1
P2_Clock__DM2 EQU CYREG_PRT2_DM2
P2_Clock__DR EQU CYREG_PRT2_DR
P2_Clock__INP_DIS EQU CYREG_PRT2_INP_DIS
P2_Clock__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P2_Clock__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P2_Clock__LCD_EN EQU CYREG_PRT2_LCD_EN
P2_Clock__MASK EQU 0x04
P2_Clock__PORT EQU 2
P2_Clock__PRT EQU CYREG_PRT2_PRT
P2_Clock__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P2_Clock__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P2_Clock__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P2_Clock__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P2_Clock__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P2_Clock__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P2_Clock__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P2_Clock__PS EQU CYREG_PRT2_PS
P2_Clock__SHIFT EQU 2
P2_Clock__SLW EQU CYREG_PRT2_SLW

; P2_Latch
P2_Latch__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
P2_Latch__0__MASK EQU 0x08
P2_Latch__0__PC EQU CYREG_PRT2_PC3
P2_Latch__0__PORT EQU 2
P2_Latch__0__SHIFT EQU 3
P2_Latch__AG EQU CYREG_PRT2_AG
P2_Latch__AMUX EQU CYREG_PRT2_AMUX
P2_Latch__BIE EQU CYREG_PRT2_BIE
P2_Latch__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P2_Latch__BYP EQU CYREG_PRT2_BYP
P2_Latch__CTL EQU CYREG_PRT2_CTL
P2_Latch__DM0 EQU CYREG_PRT2_DM0
P2_Latch__DM1 EQU CYREG_PRT2_DM1
P2_Latch__DM2 EQU CYREG_PRT2_DM2
P2_Latch__DR EQU CYREG_PRT2_DR
P2_Latch__INP_DIS EQU CYREG_PRT2_INP_DIS
P2_Latch__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P2_Latch__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P2_Latch__LCD_EN EQU CYREG_PRT2_LCD_EN
P2_Latch__MASK EQU 0x08
P2_Latch__PORT EQU 2
P2_Latch__PRT EQU CYREG_PRT2_PRT
P2_Latch__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P2_Latch__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P2_Latch__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P2_Latch__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P2_Latch__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P2_Latch__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P2_Latch__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P2_Latch__PS EQU CYREG_PRT2_PS
P2_Latch__SHIFT EQU 3
P2_Latch__SLW EQU CYREG_PRT2_SLW

; VisClock
VisClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
VisClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
VisClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
VisClock__CFG2_SRC_SEL_MASK EQU 0x07
VisClock__INDEX EQU 0x04
VisClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
VisClock__PM_ACT_MSK EQU 0x10
VisClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
VisClock__PM_STBY_MSK EQU 0x10

; Vis_Clock
Vis_Clock__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Vis_Clock__0__MASK EQU 0x10
Vis_Clock__0__PC EQU CYREG_PRT1_PC4
Vis_Clock__0__PORT EQU 1
Vis_Clock__0__SHIFT EQU 4
Vis_Clock__AG EQU CYREG_PRT1_AG
Vis_Clock__AMUX EQU CYREG_PRT1_AMUX
Vis_Clock__BIE EQU CYREG_PRT1_BIE
Vis_Clock__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Vis_Clock__BYP EQU CYREG_PRT1_BYP
Vis_Clock__CTL EQU CYREG_PRT1_CTL
Vis_Clock__DM0 EQU CYREG_PRT1_DM0
Vis_Clock__DM1 EQU CYREG_PRT1_DM1
Vis_Clock__DM2 EQU CYREG_PRT1_DM2
Vis_Clock__DR EQU CYREG_PRT1_DR
Vis_Clock__INP_DIS EQU CYREG_PRT1_INP_DIS
Vis_Clock__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Vis_Clock__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Vis_Clock__LCD_EN EQU CYREG_PRT1_LCD_EN
Vis_Clock__MASK EQU 0x10
Vis_Clock__PORT EQU 1
Vis_Clock__PRT EQU CYREG_PRT1_PRT
Vis_Clock__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Vis_Clock__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Vis_Clock__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Vis_Clock__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Vis_Clock__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Vis_Clock__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Vis_Clock__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Vis_Clock__PS EQU CYREG_PRT1_PS
Vis_Clock__SHIFT EQU 4
Vis_Clock__SLW EQU CYREG_PRT1_SLW

; Vis_Latch
Vis_Latch__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
Vis_Latch__0__MASK EQU 0x10
Vis_Latch__0__PC EQU CYREG_IO_PC_PRT15_PC4
Vis_Latch__0__PORT EQU 15
Vis_Latch__0__SHIFT EQU 4
Vis_Latch__AG EQU CYREG_PRT15_AG
Vis_Latch__AMUX EQU CYREG_PRT15_AMUX
Vis_Latch__BIE EQU CYREG_PRT15_BIE
Vis_Latch__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Vis_Latch__BYP EQU CYREG_PRT15_BYP
Vis_Latch__CTL EQU CYREG_PRT15_CTL
Vis_Latch__DM0 EQU CYREG_PRT15_DM0
Vis_Latch__DM1 EQU CYREG_PRT15_DM1
Vis_Latch__DM2 EQU CYREG_PRT15_DM2
Vis_Latch__DR EQU CYREG_PRT15_DR
Vis_Latch__INP_DIS EQU CYREG_PRT15_INP_DIS
Vis_Latch__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Vis_Latch__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Vis_Latch__LCD_EN EQU CYREG_PRT15_LCD_EN
Vis_Latch__MASK EQU 0x10
Vis_Latch__PORT EQU 15
Vis_Latch__PRT EQU CYREG_PRT15_PRT
Vis_Latch__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Vis_Latch__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Vis_Latch__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Vis_Latch__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Vis_Latch__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Vis_Latch__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Vis_Latch__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Vis_Latch__PS EQU CYREG_PRT15_PS
Vis_Latch__SHIFT EQU 4
Vis_Latch__SLW EQU CYREG_PRT15_SLW

; P1_TimerIRQ
P1_TimerIRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
P1_TimerIRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
P1_TimerIRQ__INTC_MASK EQU 0x04
P1_TimerIRQ__INTC_NUMBER EQU 2
P1_TimerIRQ__INTC_PRIOR_NUM EQU 2
P1_TimerIRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
P1_TimerIRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
P1_TimerIRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; P2_TimerIRQ
P2_TimerIRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
P2_TimerIRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
P2_TimerIRQ__INTC_MASK EQU 0x10
P2_TimerIRQ__INTC_NUMBER EQU 4
P2_TimerIRQ__INTC_PRIOR_NUM EQU 3
P2_TimerIRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
P2_TimerIRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
P2_TimerIRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ClockCounter_CounterUDB
ClockCounter_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
ClockCounter_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
ClockCounter_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
ClockCounter_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
ClockCounter_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
ClockCounter_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
ClockCounter_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
ClockCounter_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
ClockCounter_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB05_A0
ClockCounter_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB05_A1
ClockCounter_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
ClockCounter_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB05_D0
ClockCounter_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB05_D1
ClockCounter_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
ClockCounter_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
ClockCounter_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB05_F0
ClockCounter_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB05_F1
ClockCounter_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ClockCounter_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ClockCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
ClockCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
ClockCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
ClockCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
ClockCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
ClockCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
ClockCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
ClockCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
ClockCounter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
ClockCounter_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
ClockCounter_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
ClockCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
ClockCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
ClockCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
ClockCounter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB12_CTL
ClockCounter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
ClockCounter_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
ClockCounter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
ClockCounter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
ClockCounter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
ClockCounter_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
ClockCounter_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
ClockCounter_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
ClockCounter_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
ClockCounter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
ClockCounter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
ClockCounter_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
ClockCounter_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
ClockCounter_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
ClockCounter_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
ClockCounter_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
ClockCounter_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
ClockCounter_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6B
ClockCounter_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
ClockCounter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
ClockCounter_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST

; ClockCounter_IRQ
ClockCounter_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ClockCounter_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ClockCounter_IRQ__INTC_MASK EQU 0x01
ClockCounter_IRQ__INTC_NUMBER EQU 0
ClockCounter_IRQ__INTC_PRIOR_NUM EQU 0
ClockCounter_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ClockCounter_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ClockCounter_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ClockCountSel
ClockCountSel_Sync_ctrl_reg__0__MASK EQU 0x01
ClockCountSel_Sync_ctrl_reg__0__POS EQU 0
ClockCountSel_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
ClockCountSel_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
ClockCountSel_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
ClockCountSel_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
ClockCountSel_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
ClockCountSel_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
ClockCountSel_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
ClockCountSel_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
ClockCountSel_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
ClockCountSel_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
ClockCountSel_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
ClockCountSel_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
ClockCountSel_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB05_CTL
ClockCountSel_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
ClockCountSel_Sync_ctrl_reg__MASK EQU 0x01
ClockCountSel_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ClockCountSel_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
ClockCountSel_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

; ConsolePort_1_Clock_1
ConsolePort_1_Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
ConsolePort_1_Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
ConsolePort_1_Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
ConsolePort_1_Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
ConsolePort_1_Clock_1__INDEX EQU 0x03
ConsolePort_1_Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ConsolePort_1_Clock_1__PM_ACT_MSK EQU 0x08
ConsolePort_1_Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ConsolePort_1_Clock_1__PM_STBY_MSK EQU 0x08

; ConsolePort_1_ClockTimer_TimerUDB
ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB04_MSK
ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB04_ST
ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL

; ConsolePort_1_RegD0_bSR
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB06_A0
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB06_A1
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB06_D0
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB06_D1
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB06_F0
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB06_F1
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__A0_REG EQU CYREG_B0_UDB07_A0
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__A1_REG EQU CYREG_B0_UDB07_A1
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__D0_REG EQU CYREG_B0_UDB07_D0
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__D1_REG EQU CYREG_B0_UDB07_D1
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__F0_REG EQU CYREG_B0_UDB07_F0
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__F1_REG EQU CYREG_B0_UDB07_F1
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
ConsolePort_1_RegD0_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
ConsolePort_1_RegD0_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
ConsolePort_1_RegD0_bSR_StsReg__3__MASK EQU 0x08
ConsolePort_1_RegD0_bSR_StsReg__3__POS EQU 3
ConsolePort_1_RegD0_bSR_StsReg__4__MASK EQU 0x10
ConsolePort_1_RegD0_bSR_StsReg__4__POS EQU 4
ConsolePort_1_RegD0_bSR_StsReg__5__MASK EQU 0x20
ConsolePort_1_RegD0_bSR_StsReg__5__POS EQU 5
ConsolePort_1_RegD0_bSR_StsReg__6__MASK EQU 0x40
ConsolePort_1_RegD0_bSR_StsReg__6__POS EQU 6
ConsolePort_1_RegD0_bSR_StsReg__MASK EQU 0x78
ConsolePort_1_RegD0_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB03_MSK
ConsolePort_1_RegD0_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
ConsolePort_1_RegD0_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
ConsolePort_1_RegD0_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
ConsolePort_1_RegD0_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
ConsolePort_1_RegD0_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
ConsolePort_1_RegD0_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB03_ST
ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__0__POS EQU 0
ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB07_CTL
ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB07_MSK

; ConsolePort_1_RegD1_bSR
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB12_A0
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB12_A1
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB12_D0
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB12_D1
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB12_F0
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB12_F1
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__A0_REG EQU CYREG_B0_UDB13_A0
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__A1_REG EQU CYREG_B0_UDB13_A1
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__D0_REG EQU CYREG_B0_UDB13_D0
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__D1_REG EQU CYREG_B0_UDB13_D1
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__F0_REG EQU CYREG_B0_UDB13_F0
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__F1_REG EQU CYREG_B0_UDB13_F1
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
ConsolePort_1_RegD1_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
ConsolePort_1_RegD1_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
ConsolePort_1_RegD1_bSR_StsReg__3__MASK EQU 0x08
ConsolePort_1_RegD1_bSR_StsReg__3__POS EQU 3
ConsolePort_1_RegD1_bSR_StsReg__4__MASK EQU 0x10
ConsolePort_1_RegD1_bSR_StsReg__4__POS EQU 4
ConsolePort_1_RegD1_bSR_StsReg__5__MASK EQU 0x20
ConsolePort_1_RegD1_bSR_StsReg__5__POS EQU 5
ConsolePort_1_RegD1_bSR_StsReg__6__MASK EQU 0x40
ConsolePort_1_RegD1_bSR_StsReg__6__POS EQU 6
ConsolePort_1_RegD1_bSR_StsReg__MASK EQU 0x78
ConsolePort_1_RegD1_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB13_MSK
ConsolePort_1_RegD1_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
ConsolePort_1_RegD1_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
ConsolePort_1_RegD1_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
ConsolePort_1_RegD1_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
ConsolePort_1_RegD1_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
ConsolePort_1_RegD1_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB13_ST
ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__0__POS EQU 0
ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB14_CTL
ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB14_MSK

; ConsolePort_1_RegD2_bSR
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB02_A0
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB02_A1
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB02_D0
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB02_D1
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB02_F0
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB02_F1
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u1__A0_REG EQU CYREG_B0_UDB03_A0
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u1__A1_REG EQU CYREG_B0_UDB03_A1
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u1__D0_REG EQU CYREG_B0_UDB03_D0
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u1__D1_REG EQU CYREG_B0_UDB03_D1
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u1__F0_REG EQU CYREG_B0_UDB03_F0
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u1__F1_REG EQU CYREG_B0_UDB03_F1
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
ConsolePort_1_RegD2_bSR_sC16_BShiftRegDp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
ConsolePort_1_RegD2_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
ConsolePort_1_RegD2_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
ConsolePort_1_RegD2_bSR_StsReg__3__MASK EQU 0x08
ConsolePort_1_RegD2_bSR_StsReg__3__POS EQU 3
ConsolePort_1_RegD2_bSR_StsReg__4__MASK EQU 0x10
ConsolePort_1_RegD2_bSR_StsReg__4__POS EQU 4
ConsolePort_1_RegD2_bSR_StsReg__5__MASK EQU 0x20
ConsolePort_1_RegD2_bSR_StsReg__5__POS EQU 5
ConsolePort_1_RegD2_bSR_StsReg__6__MASK EQU 0x40
ConsolePort_1_RegD2_bSR_StsReg__6__POS EQU 6
ConsolePort_1_RegD2_bSR_StsReg__MASK EQU 0x78
ConsolePort_1_RegD2_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB00_MSK
ConsolePort_1_RegD2_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
ConsolePort_1_RegD2_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
ConsolePort_1_RegD2_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
ConsolePort_1_RegD2_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
ConsolePort_1_RegD2_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
ConsolePort_1_RegD2_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB00_ST
ConsolePort_1_RegD2_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
ConsolePort_1_RegD2_bSR_SyncCtl_CtrlReg__0__POS EQU 0
ConsolePort_1_RegD2_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
ConsolePort_1_RegD2_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
ConsolePort_1_RegD2_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
ConsolePort_1_RegD2_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
ConsolePort_1_RegD2_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
ConsolePort_1_RegD2_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
ConsolePort_1_RegD2_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
ConsolePort_1_RegD2_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
ConsolePort_1_RegD2_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
ConsolePort_1_RegD2_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
ConsolePort_1_RegD2_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
ConsolePort_1_RegD2_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
ConsolePort_1_RegD2_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB00_CTL
ConsolePort_1_RegD2_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
ConsolePort_1_RegD2_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
ConsolePort_1_RegD2_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
ConsolePort_1_RegD2_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
ConsolePort_1_RegD2_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB00_MSK

; ConsolePort_1_WinTimer_TimerUDB
ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST
ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB09_F1

; ConsolePort_2_Clock_1
ConsolePort_2_Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ConsolePort_2_Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ConsolePort_2_Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ConsolePort_2_Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
ConsolePort_2_Clock_1__INDEX EQU 0x00
ConsolePort_2_Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ConsolePort_2_Clock_1__PM_ACT_MSK EQU 0x01
ConsolePort_2_Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ConsolePort_2_Clock_1__PM_STBY_MSK EQU 0x01

; ConsolePort_2_ClockTimer_TimerUDB
ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_B1_UDB07_A0
ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_B1_UDB07_A1
ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_B1_UDB07_D0
ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_B1_UDB07_D1
ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_B1_UDB07_F0
ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_B1_UDB07_F1

; ConsolePort_2_RegD0_bSR
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB00_A0
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB00_A1
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB00_D0
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB00_D1
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB00_F0
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB00_F1
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__A0_REG EQU CYREG_B0_UDB01_A0
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__A1_REG EQU CYREG_B0_UDB01_A1
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__D0_REG EQU CYREG_B0_UDB01_D0
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__D1_REG EQU CYREG_B0_UDB01_D1
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__F0_REG EQU CYREG_B0_UDB01_F0
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__F1_REG EQU CYREG_B0_UDB01_F1
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
ConsolePort_2_RegD0_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
ConsolePort_2_RegD0_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
ConsolePort_2_RegD0_bSR_StsReg__3__MASK EQU 0x08
ConsolePort_2_RegD0_bSR_StsReg__3__POS EQU 3
ConsolePort_2_RegD0_bSR_StsReg__4__MASK EQU 0x10
ConsolePort_2_RegD0_bSR_StsReg__4__POS EQU 4
ConsolePort_2_RegD0_bSR_StsReg__5__MASK EQU 0x20
ConsolePort_2_RegD0_bSR_StsReg__5__POS EQU 5
ConsolePort_2_RegD0_bSR_StsReg__6__MASK EQU 0x40
ConsolePort_2_RegD0_bSR_StsReg__6__POS EQU 6
ConsolePort_2_RegD0_bSR_StsReg__MASK EQU 0x78
ConsolePort_2_RegD0_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB01_MSK
ConsolePort_2_RegD0_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
ConsolePort_2_RegD0_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
ConsolePort_2_RegD0_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
ConsolePort_2_RegD0_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
ConsolePort_2_RegD0_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
ConsolePort_2_RegD0_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB01_ST
ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__0__POS EQU 0
ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB01_CTL
ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB01_MSK

; ConsolePort_2_RegD1_bSR
ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB14_A0
ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB14_A1
ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB14_D0
ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB14_D1
ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB14_F0
ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB14_F1
ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__A0_REG EQU CYREG_B0_UDB15_A0
ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__A1_REG EQU CYREG_B0_UDB15_A1
ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__D0_REG EQU CYREG_B0_UDB15_D0
ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__D1_REG EQU CYREG_B0_UDB15_D1
ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__F0_REG EQU CYREG_B0_UDB15_F0
ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__F1_REG EQU CYREG_B0_UDB15_F1
ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
ConsolePort_2_RegD1_bSR_StsReg__3__MASK EQU 0x08
ConsolePort_2_RegD1_bSR_StsReg__3__POS EQU 3
ConsolePort_2_RegD1_bSR_StsReg__4__MASK EQU 0x10
ConsolePort_2_RegD1_bSR_StsReg__4__POS EQU 4
ConsolePort_2_RegD1_bSR_StsReg__5__MASK EQU 0x20
ConsolePort_2_RegD1_bSR_StsReg__5__POS EQU 5
ConsolePort_2_RegD1_bSR_StsReg__6__MASK EQU 0x40
ConsolePort_2_RegD1_bSR_StsReg__6__POS EQU 6
ConsolePort_2_RegD1_bSR_StsReg__MASK EQU 0x78
ConsolePort_2_RegD1_bSR_StsReg__MASK_REG EQU CYREG_B0_UDB15_MSK
ConsolePort_2_RegD1_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
ConsolePort_2_RegD1_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
ConsolePort_2_RegD1_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
ConsolePort_2_RegD1_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
ConsolePort_2_RegD1_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
ConsolePort_2_RegD1_bSR_StsReg__STATUS_REG EQU CYREG_B0_UDB15_ST
ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__0__POS EQU 0
ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB09_CTL
ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

; ConsolePort_2_RegD2_bSR
ConsolePort_2_RegD2_bSR_sC16_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
ConsolePort_2_RegD2_bSR_sC16_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
ConsolePort_2_RegD2_bSR_sC16_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
ConsolePort_2_RegD2_bSR_sC16_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
ConsolePort_2_RegD2_bSR_sC16_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
ConsolePort_2_RegD2_bSR_sC16_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
ConsolePort_2_RegD2_bSR_sC16_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
ConsolePort_2_RegD2_bSR_sC16_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
ConsolePort_2_RegD2_bSR_sC16_BShiftRegDp_u0__A0_REG EQU CYREG_B1_UDB10_A0
ConsolePort_2_RegD2_bSR_sC16_BShiftRegDp_u0__A1_REG EQU CYREG_B1_UDB10_A1
ConsolePort_2_RegD2_bSR_sC16_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
ConsolePort_2_RegD2_bSR_sC16_BShiftRegDp_u0__D0_REG EQU CYREG_B1_UDB10_D0
ConsolePort_2_RegD2_bSR_sC16_BShiftRegDp_u0__D1_REG EQU CYREG_B1_UDB10_D1
ConsolePort_2_RegD2_bSR_sC16_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
ConsolePort_2_RegD2_bSR_sC16_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
ConsolePort_2_RegD2_bSR_sC16_BShiftRegDp_u0__F0_REG EQU CYREG_B1_UDB10_F0
ConsolePort_2_RegD2_bSR_sC16_BShiftRegDp_u0__F1_REG EQU CYREG_B1_UDB10_F1
ConsolePort_2_RegD2_bSR_sC16_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
ConsolePort_2_RegD2_bSR_sC16_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
ConsolePort_2_RegD2_bSR_sC16_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
ConsolePort_2_RegD2_bSR_sC16_BShiftRegDp_u1__A0_REG EQU CYREG_B1_UDB11_A0
ConsolePort_2_RegD2_bSR_sC16_BShiftRegDp_u1__A1_REG EQU CYREG_B1_UDB11_A1
ConsolePort_2_RegD2_bSR_sC16_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
ConsolePort_2_RegD2_bSR_sC16_BShiftRegDp_u1__D0_REG EQU CYREG_B1_UDB11_D0
ConsolePort_2_RegD2_bSR_sC16_BShiftRegDp_u1__D1_REG EQU CYREG_B1_UDB11_D1
ConsolePort_2_RegD2_bSR_sC16_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
ConsolePort_2_RegD2_bSR_sC16_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
ConsolePort_2_RegD2_bSR_sC16_BShiftRegDp_u1__F0_REG EQU CYREG_B1_UDB11_F0
ConsolePort_2_RegD2_bSR_sC16_BShiftRegDp_u1__F1_REG EQU CYREG_B1_UDB11_F1
ConsolePort_2_RegD2_bSR_sC16_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
ConsolePort_2_RegD2_bSR_sC16_BShiftRegDp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
ConsolePort_2_RegD2_bSR_StsReg__3__MASK EQU 0x08
ConsolePort_2_RegD2_bSR_StsReg__3__POS EQU 3
ConsolePort_2_RegD2_bSR_StsReg__4__MASK EQU 0x10
ConsolePort_2_RegD2_bSR_StsReg__4__POS EQU 4
ConsolePort_2_RegD2_bSR_StsReg__5__MASK EQU 0x20
ConsolePort_2_RegD2_bSR_StsReg__5__POS EQU 5
ConsolePort_2_RegD2_bSR_StsReg__6__MASK EQU 0x40
ConsolePort_2_RegD2_bSR_StsReg__6__POS EQU 6
ConsolePort_2_RegD2_bSR_StsReg__MASK EQU 0x78
ConsolePort_2_RegD2_bSR_StsReg__MASK_REG EQU CYREG_B1_UDB11_MSK
ConsolePort_2_RegD2_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
ConsolePort_2_RegD2_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
ConsolePort_2_RegD2_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
ConsolePort_2_RegD2_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
ConsolePort_2_RegD2_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
ConsolePort_2_RegD2_bSR_StsReg__STATUS_REG EQU CYREG_B1_UDB11_ST
ConsolePort_2_RegD2_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
ConsolePort_2_RegD2_bSR_SyncCtl_CtrlReg__0__POS EQU 0
ConsolePort_2_RegD2_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
ConsolePort_2_RegD2_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
ConsolePort_2_RegD2_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
ConsolePort_2_RegD2_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB11_CTL
ConsolePort_2_RegD2_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
ConsolePort_2_RegD2_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
ConsolePort_2_RegD2_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
ConsolePort_2_RegD2_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
ConsolePort_2_RegD2_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB11_MSK

; ConsolePort_2_WinTimer_TimerUDB
ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 72000000
BCLK__BUS_CLK__KHZ EQU 72000
BCLK__BUS_CLK__MHZ EQU 72
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000001F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
