$date
	Thu May 19 16:22:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module PRPG_tb $end
$var wire 3 ! Qout [2:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module prpg $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 3 $ Qout [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110 $
1#
1"
b110 !
$end
#10000
0"
0#
#20000
b101 !
b101 $
1"
#30000
0"
#40000
b10 !
b10 $
1"
#50000
0"
#60000
b100 !
b100 $
1"
#70000
0"
#80000
b1 !
b1 $
1"
#90000
0"
#100000
b11 !
b11 $
1"
#110000
0"
#120000
b111 !
b111 $
1"
#130000
0"
#140000
b110 !
b110 $
1"
#150000
0"
#160000
b101 !
b101 $
1"
#170000
0"
#180000
b10 !
b10 $
1"
#190000
0"
#200000
b100 !
b100 $
1"
#210000
0"
#220000
b1 !
b1 $
1"
#230000
0"
#240000
b11 !
b11 $
1"
#250000
0"
#260000
b111 !
b111 $
1"
#270000
0"
#280000
b110 !
b110 $
1"
#290000
0"
#300000
b101 !
b101 $
1"
#310000
0"
