Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Sat Jan 07 19:29:05 2017
| Host         : allanko running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file labkit_timing_summary_routed.rpt -rpx labkit_timing_summary_routed.rpx
| Design       : labkit
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 313 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.385        0.000                      0                  830        0.046        0.000                      0                  830        3.000        0.000                       0                   319  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
CLK100MHZ                    {0.000 5.000}      10.000          100.000         
  clk_out_65mhz_clk_wiz_0    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0         {0.000 25.000}     50.000          20.000          
sys_clk_pin                  {0.000 5.000}      10.000          100.000         
  clk_out_65mhz_clk_wiz_0_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0_1       {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out_65mhz_clk_wiz_0          4.385        0.000                      0                  830        0.179        0.000                      0                  830        6.642        0.000                       0                   315  
  clkfbout_clk_wiz_0                                                                                                                                                          48.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out_65mhz_clk_wiz_0_1        4.387        0.000                      0                  830        0.179        0.000                      0                  830        6.642        0.000                       0                   315  
  clkfbout_clk_wiz_0_1                                                                                                                                                        48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_65mhz_clk_wiz_0_1  clk_out_65mhz_clk_wiz_0          4.385        0.000                      0                  830        0.046        0.000                      0                  830  
clk_out_65mhz_clk_wiz_0    clk_out_65mhz_clk_wiz_0_1        4.385        0.000                      0                  830        0.046        0.000                      0                  830  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0
  To Clock:  clk_out_65mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.385ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.800ns  (logic 1.428ns (13.223%)  route 9.372ns (86.777%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.393     0.028 f  xvga1/hcount_reg[3]/Q
                         net (fo=97, routed)          2.494     2.522    xvga1/hcount_reg[10]_0[3]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.097     2.619 r  xvga1/font_addr0_carry_i_13__4/O
                         net (fo=1, routed)           0.000     2.619    xvga1/font_addr0_carry_i_13__4_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     2.807 r  xvga1/font_addr0_carry_i_8__4/O[2]
                         net (fo=1, routed)           0.492     3.299    face/cd_out5/hcount_reg[0][1]
    SLICE_X62Y59         MUXF8 (Prop_muxf8_S_O)       0.326     3.625 r  face/cd_out5/rgb_reg[2]_i_54/O
                         net (fo=1, routed)           1.806     5.431    xvga1/hcount_reg[0]_0
    SLICE_X15Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.661 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.410     6.071    xvga1/rgb[2]_i_16_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.097     6.168 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.315     6.483    xvga1/rgb[2]_i_4_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.097     6.580 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.854    10.434    rgb[2]
    SLICE_X88Y145        FDRE                                         r  rgb_reg[2]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y145        FDRE                                         r  rgb_reg[2]_lopt_replica_5/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y145        FDRE (Setup_fdre_C_D)       -0.021    14.819    rgb_reg[2]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                  4.385    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.680ns  (logic 1.428ns (13.371%)  route 9.252ns (86.629%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.393     0.028 f  xvga1/hcount_reg[3]/Q
                         net (fo=97, routed)          2.494     2.522    xvga1/hcount_reg[10]_0[3]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.097     2.619 r  xvga1/font_addr0_carry_i_13__4/O
                         net (fo=1, routed)           0.000     2.619    xvga1/font_addr0_carry_i_13__4_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     2.807 r  xvga1/font_addr0_carry_i_8__4/O[2]
                         net (fo=1, routed)           0.492     3.299    face/cd_out5/hcount_reg[0][1]
    SLICE_X62Y59         MUXF8 (Prop_muxf8_S_O)       0.326     3.625 r  face/cd_out5/rgb_reg[2]_i_54/O
                         net (fo=1, routed)           1.806     5.431    xvga1/hcount_reg[0]_0
    SLICE_X15Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.661 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.410     6.071    xvga1/rgb[2]_i_16_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.097     6.168 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.315     6.483    xvga1/rgb[2]_i_4_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.097     6.580 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.735    10.315    rgb[2]
    SLICE_X88Y145        FDRE                                         r  rgb_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y145        FDRE                                         r  rgb_reg[2]_lopt_replica/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y145        FDRE (Setup_fdre_C_D)       -0.010    14.830    rgb_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -10.315    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.657ns  (logic 1.428ns (13.400%)  route 9.229ns (86.600%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.393     0.028 f  xvga1/hcount_reg[3]/Q
                         net (fo=97, routed)          2.494     2.522    xvga1/hcount_reg[10]_0[3]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.097     2.619 r  xvga1/font_addr0_carry_i_13__4/O
                         net (fo=1, routed)           0.000     2.619    xvga1/font_addr0_carry_i_13__4_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     2.807 r  xvga1/font_addr0_carry_i_8__4/O[2]
                         net (fo=1, routed)           0.492     3.299    face/cd_out5/hcount_reg[0][1]
    SLICE_X62Y59         MUXF8 (Prop_muxf8_S_O)       0.326     3.625 r  face/cd_out5/rgb_reg[2]_i_54/O
                         net (fo=1, routed)           1.806     5.431    xvga1/hcount_reg[0]_0
    SLICE_X15Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.661 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.410     6.071    xvga1/rgb[2]_i_16_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.097     6.168 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.315     6.483    xvga1/rgb[2]_i_4_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.097     6.580 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.711    10.291    rgb[2]
    SLICE_X88Y145        FDRE                                         r  rgb_reg[2]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y145        FDRE                                         r  rgb_reg[2]_lopt_replica_7/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y145        FDRE (Setup_fdre_C_D)       -0.007    14.833    rgb_reg[2]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.619ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.565ns  (logic 1.428ns (13.516%)  route 9.137ns (86.484%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.393     0.028 f  xvga1/hcount_reg[3]/Q
                         net (fo=97, routed)          2.494     2.522    xvga1/hcount_reg[10]_0[3]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.097     2.619 r  xvga1/font_addr0_carry_i_13__4/O
                         net (fo=1, routed)           0.000     2.619    xvga1/font_addr0_carry_i_13__4_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     2.807 r  xvga1/font_addr0_carry_i_8__4/O[2]
                         net (fo=1, routed)           0.492     3.299    face/cd_out5/hcount_reg[0][1]
    SLICE_X62Y59         MUXF8 (Prop_muxf8_S_O)       0.326     3.625 r  face/cd_out5/rgb_reg[2]_i_54/O
                         net (fo=1, routed)           1.806     5.431    xvga1/hcount_reg[0]_0
    SLICE_X15Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.661 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.410     6.071    xvga1/rgb[2]_i_16_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.097     6.168 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.315     6.483    xvga1/rgb[2]_i_4_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.097     6.580 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.620    10.200    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.021    14.819    rgb_reg[2]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                  4.619    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.445ns  (logic 1.428ns (13.672%)  route 9.017ns (86.328%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.393     0.028 f  xvga1/hcount_reg[3]/Q
                         net (fo=97, routed)          2.494     2.522    xvga1/hcount_reg[10]_0[3]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.097     2.619 r  xvga1/font_addr0_carry_i_13__4/O
                         net (fo=1, routed)           0.000     2.619    xvga1/font_addr0_carry_i_13__4_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     2.807 r  xvga1/font_addr0_carry_i_8__4/O[2]
                         net (fo=1, routed)           0.492     3.299    face/cd_out5/hcount_reg[0][1]
    SLICE_X62Y59         MUXF8 (Prop_muxf8_S_O)       0.326     3.625 r  face/cd_out5/rgb_reg[2]_i_54/O
                         net (fo=1, routed)           1.806     5.431    xvga1/hcount_reg[0]_0
    SLICE_X15Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.661 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.410     6.071    xvga1/rgb[2]_i_16_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.097     6.168 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.315     6.483    xvga1/rgb[2]_i_4_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.097     6.580 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.499    10.079    rgb[2]
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.203    14.684    clock_65mhz
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/C
                         clock pessimism              0.287    14.971    
                         clock uncertainty           -0.132    14.839    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.021    14.818    rgb_reg[2]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.446ns  (logic 1.428ns (13.671%)  route 9.018ns (86.329%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.393     0.028 f  xvga1/hcount_reg[3]/Q
                         net (fo=97, routed)          2.494     2.522    xvga1/hcount_reg[10]_0[3]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.097     2.619 r  xvga1/font_addr0_carry_i_13__4/O
                         net (fo=1, routed)           0.000     2.619    xvga1/font_addr0_carry_i_13__4_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     2.807 r  xvga1/font_addr0_carry_i_8__4/O[2]
                         net (fo=1, routed)           0.492     3.299    face/cd_out5/hcount_reg[0][1]
    SLICE_X62Y59         MUXF8 (Prop_muxf8_S_O)       0.326     3.625 r  face/cd_out5/rgb_reg[2]_i_54/O
                         net (fo=1, routed)           1.806     5.431    xvga1/hcount_reg[0]_0
    SLICE_X15Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.661 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.410     6.071    xvga1/rgb[2]_i_16_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.097     6.168 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.315     6.483    xvga1/rgb[2]_i_4_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.097     6.580 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.501    10.080    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.010    14.830    rgb_reg[2]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.750ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.445ns  (logic 1.428ns (13.672%)  route 9.017ns (86.328%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.393     0.028 f  xvga1/hcount_reg[3]/Q
                         net (fo=97, routed)          2.494     2.522    xvga1/hcount_reg[10]_0[3]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.097     2.619 r  xvga1/font_addr0_carry_i_13__4/O
                         net (fo=1, routed)           0.000     2.619    xvga1/font_addr0_carry_i_13__4_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     2.807 r  xvga1/font_addr0_carry_i_8__4/O[2]
                         net (fo=1, routed)           0.492     3.299    face/cd_out5/hcount_reg[0][1]
    SLICE_X62Y59         MUXF8 (Prop_muxf8_S_O)       0.326     3.625 r  face/cd_out5/rgb_reg[2]_i_54/O
                         net (fo=1, routed)           1.806     5.431    xvga1/hcount_reg[0]_0
    SLICE_X15Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.661 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.410     6.071    xvga1/rgb[2]_i_16_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.097     6.168 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.315     6.483    xvga1/rgb[2]_i_4_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.097     6.580 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.499    10.079    rgb[2]
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.203    14.684    clock_65mhz
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/C
                         clock pessimism              0.287    14.971    
                         clock uncertainty           -0.132    14.839    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.010    14.829    rgb_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  4.750    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.276ns  (logic 1.428ns (13.897%)  route 8.848ns (86.103%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 14.682 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.393     0.028 f  xvga1/hcount_reg[3]/Q
                         net (fo=97, routed)          2.494     2.522    xvga1/hcount_reg[10]_0[3]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.097     2.619 r  xvga1/font_addr0_carry_i_13__4/O
                         net (fo=1, routed)           0.000     2.619    xvga1/font_addr0_carry_i_13__4_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     2.807 r  xvga1/font_addr0_carry_i_8__4/O[2]
                         net (fo=1, routed)           0.492     3.299    face/cd_out5/hcount_reg[0][1]
    SLICE_X62Y59         MUXF8 (Prop_muxf8_S_O)       0.326     3.625 r  face/cd_out5/rgb_reg[2]_i_54/O
                         net (fo=1, routed)           1.806     5.431    xvga1/hcount_reg[0]_0
    SLICE_X15Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.661 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.410     6.071    xvga1/rgb[2]_i_16_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.097     6.168 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.315     6.483    xvga1/rgb[2]_i_4_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.097     6.580 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.331     9.910    rgb[2]
    SLICE_X88Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.201    14.682    clock_65mhz
    SLICE_X88Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/C
                         clock pessimism              0.287    14.969    
                         clock uncertainty           -0.132    14.837    
    SLICE_X88Y137        FDRE (Setup_fdre_C_D)       -0.010    14.827    rgb_reg[2]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            face/cd_out5/f/B6/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.632ns  (logic 2.605ns (34.131%)  route 5.027ns (65.869%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 14.660 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.361    -0.004 f  xvga1/hcount_reg[4]/Q
                         net (fo=111, routed)         3.047     3.042    xvga1/hcount_reg[10]_0[4]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.199     3.241 r  xvga1/font_addr0_carry_i_12__5/O
                         net (fo=1, routed)           0.000     3.241    xvga1/font_addr0_carry_i_12__5_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.525 r  xvga1/font_addr0_carry_i_8__4/CO[3]
                         net (fo=1, routed)           0.000     3.525    xvga1/font_addr0_carry_i_8__4_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.748 r  xvga1/font_addr0_carry_i_7__4/O[1]
                         net (fo=15, routed)          0.959     4.707    face/cd_out5/sel0_3[2]
    SLICE_X60Y54         LUT4 (Prop_lut4_I2_O)        0.216     4.923 r  face/cd_out5/font_addr0_carry_i_5__4/O
                         net (fo=1, routed)           0.000     4.923    face/cd_out5/font_addr0_carry_i_5__4_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.325 r  face/cd_out5/font_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.325    face/cd_out5/font_addr0_carry_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.482 r  face/cd_out5/font_addr0_carry__0/O[0]
                         net (fo=1, routed)           0.439     5.921    face/cd_out5/font_addr0[6]
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604     6.525 r  face/cd_out5/f_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.525    face/cd_out5/f_i_2__4_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.684 r  face/cd_out5/f_i_1__4/O[0]
                         net (fo=1, routed)           0.583     7.267    face/cd_out5/f/addr[10]
    RAMB18_X1Y23         RAMB18E1                                     r  face/cd_out5/f/B6/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.180    14.660    face/cd_out5/f/clk
    RAMB18_X1Y23         RAMB18E1                                     r  face/cd_out5/f/B6/CLKARDCLK
                         clock pessimism              0.293    14.954    
                         clock uncertainty           -0.132    14.821    
    RAMB18_X1Y23         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.569    14.252    face/cd_out5/f/B6
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            face/cd_out5/f/B6/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.539ns  (logic 2.519ns (33.412%)  route 5.020ns (66.588%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 14.660 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.361    -0.004 f  xvga1/hcount_reg[4]/Q
                         net (fo=111, routed)         3.047     3.042    xvga1/hcount_reg[10]_0[4]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.199     3.241 r  xvga1/font_addr0_carry_i_12__5/O
                         net (fo=1, routed)           0.000     3.241    xvga1/font_addr0_carry_i_12__5_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.525 r  xvga1/font_addr0_carry_i_8__4/CO[3]
                         net (fo=1, routed)           0.000     3.525    xvga1/font_addr0_carry_i_8__4_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.748 r  xvga1/font_addr0_carry_i_7__4/O[1]
                         net (fo=15, routed)          0.959     4.707    face/cd_out5/sel0_3[2]
    SLICE_X60Y54         LUT4 (Prop_lut4_I2_O)        0.216     4.923 r  face/cd_out5/font_addr0_carry_i_5__4/O
                         net (fo=1, routed)           0.000     4.923    face/cd_out5/font_addr0_carry_i_5__4_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     5.404 r  face/cd_out5/font_addr0_carry/O[3]
                         net (fo=1, routed)           0.441     5.845    face/cd_out5/font_addr0[5]
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.521     6.366 r  face/cd_out5/f_i_3__4/CO[3]
                         net (fo=1, routed)           0.000     6.366    face/cd_out5/f_i_3__4_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.600 r  face/cd_out5/f_i_2__4/O[3]
                         net (fo=1, routed)           0.573     7.174    face/cd_out5/f/addr[9]
    RAMB18_X1Y23         RAMB18E1                                     r  face/cd_out5/f/B6/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.180    14.660    face/cd_out5/f/clk
    RAMB18_X1Y23         RAMB18E1                                     r  face/cd_out5/f/B6/CLKARDCLK
                         clock pessimism              0.293    14.954    
                         clock uncertainty           -0.132    14.821    
    RAMB18_X1Y23         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.579    14.242    face/cd_out5/f/B6
  -------------------------------------------------------------------
                         required time                         14.242    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                  7.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 kbdexport1/last_ascii_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/cstring_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.303%)  route 0.119ns (45.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.568    -0.596    kbdexport1/clk_out_65mhz
    SLICE_X9Y68          FDRE                                         r  kbdexport1/last_ascii_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  kbdexport1/last_ascii_reg[6]/Q
                         net (fo=16, routed)          0.119    -0.337    kbdexport1/last_ascii[6]
    SLICE_X9Y67          FDRE                                         r  kbdexport1/cstring_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.838    -0.835    kbdexport1/clk_out_65mhz
    SLICE_X9Y67          FDRE                                         r  kbdexport1/cstring_reg[70]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X9Y67          FDRE (Hold_fdre_C_D)         0.066    -0.515    kbdexport1/cstring_reg[70]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 kbdexport1/kbd/curkey_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/kbd/lastkey_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.209ns (69.663%)  route 0.091ns (30.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.570    -0.594    kbdexport1/kbd/clk_out_65mhz
    SLICE_X8Y66          FDRE                                         r  kbdexport1/kbd/curkey_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  kbdexport1/kbd/curkey_reg[7]/Q
                         net (fo=2, routed)           0.091    -0.339    kbdexport1/kbd/myps2/p_1_in
    SLICE_X9Y66          LUT3 (Prop_lut3_I0_O)        0.045    -0.294 r  kbdexport1/kbd/myps2/lastkey[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    kbdexport1/kbd/myps2_n_1
    SLICE_X9Y66          FDRE                                         r  kbdexport1/kbd/lastkey_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.839    -0.834    kbdexport1/kbd/clk_out_65mhz
    SLICE_X9Y66          FDRE                                         r  kbdexport1/kbd/lastkey_reg[7]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X9Y66          FDRE (Hold_fdre_C_D)         0.091    -0.490    kbdexport1/kbd/lastkey_reg[7]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 kbdexport1/last_ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/cstring_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.515%)  route 0.142ns (46.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.567    -0.597    kbdexport1/clk_out_65mhz
    SLICE_X8Y69          FDRE                                         r  kbdexport1/last_ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  kbdexport1/last_ascii_reg[5]/Q
                         net (fo=16, routed)          0.142    -0.291    kbdexport1/last_ascii[5]
    SLICE_X11Y69         FDRE                                         r  kbdexport1/cstring_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.836    -0.837    kbdexport1/clk_out_65mhz
    SLICE_X11Y69         FDRE                                         r  kbdexport1/cstring_reg[93]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X11Y69         FDRE (Hold_fdre_C_D)         0.070    -0.492    kbdexport1/cstring_reg[93]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 s2/sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            s2/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.997%)  route 0.172ns (55.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.596    -0.568    s2/clk_out_65mhz
    SLICE_X1Y69          FDRE                                         r  s2/sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  s2/sync_reg[0]/Q
                         net (fo=1, routed)           0.172    -0.255    s2/sync_reg_n_0_[0]
    SLICE_X0Y72          FDRE                                         r  s2/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.864    -0.809    s2/clk_out_65mhz
    SLICE_X0Y72          FDRE                                         r  s2/out_reg/C
                         clock pessimism              0.252    -0.557    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.075    -0.482    s2/out_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.183ns (52.389%)  route 0.166ns (47.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.565    -0.599    xvga1/clk_out_65mhz
    SLICE_X13Y77         FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  xvga1/vsync_reg/Q
                         net (fo=2, routed)           0.166    -0.292    xvga1/vsync
    SLICE_X13Y77         LUT5 (Prop_lut5_I0_O)        0.042    -0.250 r  xvga1/vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.250    xvga1/vsync_i_1_n_0
    SLICE_X13Y77         FDRE                                         r  xvga1/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.833    -0.840    xvga1/clk_out_65mhz
    SLICE_X13Y77         FDRE                                         r  xvga1/vsync_reg/C
                         clock pessimism              0.241    -0.599    
    SLICE_X13Y77         FDRE (Hold_fdre_C_D)         0.105    -0.494    xvga1/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 kbdexport1/last_ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/cstring_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.576%)  route 0.206ns (59.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.571    -0.593    kbdexport1/clk_out_65mhz
    SLICE_X9Y65          FDRE                                         r  kbdexport1/last_ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  kbdexport1/last_ascii_reg[1]/Q
                         net (fo=16, routed)          0.206    -0.246    kbdexport1/last_ascii[1]
    SLICE_X13Y65         FDRE                                         r  kbdexport1/cstring_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.840    -0.833    kbdexport1/clk_out_65mhz
    SLICE_X13Y65         FDRE                                         r  kbdexport1/cstring_reg[17]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X13Y65         FDRE (Hold_fdre_C_D)         0.066    -0.492    kbdexport1/cstring_reg[17]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 display/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.722%)  route 0.167ns (47.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.594    -0.570    display/clk_out_65mhz
    SLICE_X0Y72          FDRE                                         r  display/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  display/counter_reg[13]/Q
                         net (fo=15, routed)          0.167    -0.262    display/p_0_in[2]
    SLICE_X1Y72          LUT2 (Prop_lut2_I0_O)        0.045    -0.217 r  display/strobe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    display/strobe[1]_i_1_n_0
    SLICE_X1Y72          FDSE                                         r  display/strobe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.864    -0.809    display/clk_out_65mhz
    SLICE_X1Y72          FDSE                                         r  display/strobe_reg[1]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X1Y72          FDSE (Hold_fdse_C_D)         0.092    -0.465    display/strobe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 kbdexport1/last_ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/cstring_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.210%)  route 0.210ns (59.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.571    -0.593    kbdexport1/clk_out_65mhz
    SLICE_X9Y65          FDRE                                         r  kbdexport1/last_ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  kbdexport1/last_ascii_reg[1]/Q
                         net (fo=16, routed)          0.210    -0.243    kbdexport1/last_ascii[1]
    SLICE_X11Y63         FDRE                                         r  kbdexport1/cstring_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.841    -0.832    kbdexport1/clk_out_65mhz
    SLICE_X11Y63         FDRE                                         r  kbdexport1/cstring_reg[73]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X11Y63         FDRE (Hold_fdre_C_D)         0.066    -0.491    kbdexport1/cstring_reg[73]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 kbdexport1/last_ascii_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/cstring_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.596%)  route 0.181ns (52.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.572    -0.592    kbdexport1/clk_out_65mhz
    SLICE_X8Y62          FDRE                                         r  kbdexport1/last_ascii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  kbdexport1/last_ascii_reg[0]/Q
                         net (fo=16, routed)          0.181    -0.248    kbdexport1/last_ascii[0]
    SLICE_X10Y62         FDRE                                         r  kbdexport1/cstring_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.842    -0.831    kbdexport1/clk_out_65mhz
    SLICE_X10Y62         FDRE                                         r  kbdexport1/cstring_reg[80]/C
                         clock pessimism              0.275    -0.556    
    SLICE_X10Y62         FDRE (Hold_fdre_C_D)         0.059    -0.497    kbdexport1/cstring_reg[80]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 kbdexport1/kbd/myps2/shift_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/kbd/myps2/shift_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.452%)  route 0.169ns (54.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.571    -0.593    kbdexport1/kbd/myps2/clk_out_65mhz
    SLICE_X9Y63          FDRE                                         r  kbdexport1/kbd/myps2/shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  kbdexport1/kbd/myps2/shift_reg[9]/Q
                         net (fo=2, routed)           0.169    -0.283    kbdexport1/kbd/myps2/p_0_in[8]
    SLICE_X9Y63          FDRE                                         r  kbdexport1/kbd/myps2/shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.841    -0.832    kbdexport1/kbd/myps2/clk_out_65mhz
    SLICE_X9Y63          FDRE                                         r  kbdexport1/kbd/myps2/shift_reg[8]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X9Y63          FDRE (Hold_fdre_C_D)         0.060    -0.533    kbdexport1/kbd/myps2/shift_reg[8]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_65mhz_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clock65/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y22     face/cd_in4/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y28     face/cd_out4/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y33     face/cd_in1/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y34     face/cd_in3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y25     face/cd_incoming/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y31     face/cd_out1/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y35     face/cd_out3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y28     face/cd_outgoing/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y30     face/cd_in5/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y23     face/cd_out5/f/B6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock65/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   clock65/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0_1
  To Clock:  clk_out_65mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.387ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.800ns  (logic 1.428ns (13.223%)  route 9.372ns (86.777%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.393     0.028 f  xvga1/hcount_reg[3]/Q
                         net (fo=97, routed)          2.494     2.522    xvga1/hcount_reg[10]_0[3]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.097     2.619 r  xvga1/font_addr0_carry_i_13__4/O
                         net (fo=1, routed)           0.000     2.619    xvga1/font_addr0_carry_i_13__4_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     2.807 r  xvga1/font_addr0_carry_i_8__4/O[2]
                         net (fo=1, routed)           0.492     3.299    face/cd_out5/hcount_reg[0][1]
    SLICE_X62Y59         MUXF8 (Prop_muxf8_S_O)       0.326     3.625 r  face/cd_out5/rgb_reg[2]_i_54/O
                         net (fo=1, routed)           1.806     5.431    xvga1/hcount_reg[0]_0
    SLICE_X15Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.661 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.410     6.071    xvga1/rgb[2]_i_16_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.097     6.168 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.315     6.483    xvga1/rgb[2]_i_4_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.097     6.580 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.854    10.434    rgb[2]
    SLICE_X88Y145        FDRE                                         r  rgb_reg[2]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y145        FDRE                                         r  rgb_reg[2]_lopt_replica_5/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.130    14.842    
    SLICE_X88Y145        FDRE (Setup_fdre_C_D)       -0.021    14.821    rgb_reg[2]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                  4.387    

Slack (MET) :             4.517ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.680ns  (logic 1.428ns (13.371%)  route 9.252ns (86.629%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.393     0.028 f  xvga1/hcount_reg[3]/Q
                         net (fo=97, routed)          2.494     2.522    xvga1/hcount_reg[10]_0[3]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.097     2.619 r  xvga1/font_addr0_carry_i_13__4/O
                         net (fo=1, routed)           0.000     2.619    xvga1/font_addr0_carry_i_13__4_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     2.807 r  xvga1/font_addr0_carry_i_8__4/O[2]
                         net (fo=1, routed)           0.492     3.299    face/cd_out5/hcount_reg[0][1]
    SLICE_X62Y59         MUXF8 (Prop_muxf8_S_O)       0.326     3.625 r  face/cd_out5/rgb_reg[2]_i_54/O
                         net (fo=1, routed)           1.806     5.431    xvga1/hcount_reg[0]_0
    SLICE_X15Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.661 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.410     6.071    xvga1/rgb[2]_i_16_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.097     6.168 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.315     6.483    xvga1/rgb[2]_i_4_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.097     6.580 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.735    10.315    rgb[2]
    SLICE_X88Y145        FDRE                                         r  rgb_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y145        FDRE                                         r  rgb_reg[2]_lopt_replica/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.130    14.842    
    SLICE_X88Y145        FDRE (Setup_fdre_C_D)       -0.010    14.832    rgb_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -10.315    
  -------------------------------------------------------------------
                         slack                                  4.517    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.657ns  (logic 1.428ns (13.400%)  route 9.229ns (86.600%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.393     0.028 f  xvga1/hcount_reg[3]/Q
                         net (fo=97, routed)          2.494     2.522    xvga1/hcount_reg[10]_0[3]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.097     2.619 r  xvga1/font_addr0_carry_i_13__4/O
                         net (fo=1, routed)           0.000     2.619    xvga1/font_addr0_carry_i_13__4_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     2.807 r  xvga1/font_addr0_carry_i_8__4/O[2]
                         net (fo=1, routed)           0.492     3.299    face/cd_out5/hcount_reg[0][1]
    SLICE_X62Y59         MUXF8 (Prop_muxf8_S_O)       0.326     3.625 r  face/cd_out5/rgb_reg[2]_i_54/O
                         net (fo=1, routed)           1.806     5.431    xvga1/hcount_reg[0]_0
    SLICE_X15Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.661 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.410     6.071    xvga1/rgb[2]_i_16_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.097     6.168 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.315     6.483    xvga1/rgb[2]_i_4_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.097     6.580 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.711    10.291    rgb[2]
    SLICE_X88Y145        FDRE                                         r  rgb_reg[2]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y145        FDRE                                         r  rgb_reg[2]_lopt_replica_7/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.130    14.842    
    SLICE_X88Y145        FDRE (Setup_fdre_C_D)       -0.007    14.835    rgb_reg[2]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.565ns  (logic 1.428ns (13.516%)  route 9.137ns (86.484%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.393     0.028 f  xvga1/hcount_reg[3]/Q
                         net (fo=97, routed)          2.494     2.522    xvga1/hcount_reg[10]_0[3]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.097     2.619 r  xvga1/font_addr0_carry_i_13__4/O
                         net (fo=1, routed)           0.000     2.619    xvga1/font_addr0_carry_i_13__4_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     2.807 r  xvga1/font_addr0_carry_i_8__4/O[2]
                         net (fo=1, routed)           0.492     3.299    face/cd_out5/hcount_reg[0][1]
    SLICE_X62Y59         MUXF8 (Prop_muxf8_S_O)       0.326     3.625 r  face/cd_out5/rgb_reg[2]_i_54/O
                         net (fo=1, routed)           1.806     5.431    xvga1/hcount_reg[0]_0
    SLICE_X15Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.661 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.410     6.071    xvga1/rgb[2]_i_16_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.097     6.168 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.315     6.483    xvga1/rgb[2]_i_4_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.097     6.580 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.620    10.200    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.130    14.842    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.021    14.821    rgb_reg[2]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.740ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.445ns  (logic 1.428ns (13.672%)  route 9.017ns (86.328%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.393     0.028 f  xvga1/hcount_reg[3]/Q
                         net (fo=97, routed)          2.494     2.522    xvga1/hcount_reg[10]_0[3]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.097     2.619 r  xvga1/font_addr0_carry_i_13__4/O
                         net (fo=1, routed)           0.000     2.619    xvga1/font_addr0_carry_i_13__4_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     2.807 r  xvga1/font_addr0_carry_i_8__4/O[2]
                         net (fo=1, routed)           0.492     3.299    face/cd_out5/hcount_reg[0][1]
    SLICE_X62Y59         MUXF8 (Prop_muxf8_S_O)       0.326     3.625 r  face/cd_out5/rgb_reg[2]_i_54/O
                         net (fo=1, routed)           1.806     5.431    xvga1/hcount_reg[0]_0
    SLICE_X15Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.661 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.410     6.071    xvga1/rgb[2]_i_16_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.097     6.168 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.315     6.483    xvga1/rgb[2]_i_4_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.097     6.580 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.499    10.079    rgb[2]
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.203    14.684    clock_65mhz
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/C
                         clock pessimism              0.287    14.971    
                         clock uncertainty           -0.130    14.841    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.021    14.820    rgb_reg[2]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  4.740    

Slack (MET) :             4.751ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.446ns  (logic 1.428ns (13.671%)  route 9.018ns (86.329%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.393     0.028 f  xvga1/hcount_reg[3]/Q
                         net (fo=97, routed)          2.494     2.522    xvga1/hcount_reg[10]_0[3]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.097     2.619 r  xvga1/font_addr0_carry_i_13__4/O
                         net (fo=1, routed)           0.000     2.619    xvga1/font_addr0_carry_i_13__4_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     2.807 r  xvga1/font_addr0_carry_i_8__4/O[2]
                         net (fo=1, routed)           0.492     3.299    face/cd_out5/hcount_reg[0][1]
    SLICE_X62Y59         MUXF8 (Prop_muxf8_S_O)       0.326     3.625 r  face/cd_out5/rgb_reg[2]_i_54/O
                         net (fo=1, routed)           1.806     5.431    xvga1/hcount_reg[0]_0
    SLICE_X15Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.661 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.410     6.071    xvga1/rgb[2]_i_16_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.097     6.168 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.315     6.483    xvga1/rgb[2]_i_4_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.097     6.580 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.501    10.080    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.130    14.842    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.010    14.832    rgb_reg[2]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  4.751    

Slack (MET) :             4.751ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.445ns  (logic 1.428ns (13.672%)  route 9.017ns (86.328%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.393     0.028 f  xvga1/hcount_reg[3]/Q
                         net (fo=97, routed)          2.494     2.522    xvga1/hcount_reg[10]_0[3]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.097     2.619 r  xvga1/font_addr0_carry_i_13__4/O
                         net (fo=1, routed)           0.000     2.619    xvga1/font_addr0_carry_i_13__4_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     2.807 r  xvga1/font_addr0_carry_i_8__4/O[2]
                         net (fo=1, routed)           0.492     3.299    face/cd_out5/hcount_reg[0][1]
    SLICE_X62Y59         MUXF8 (Prop_muxf8_S_O)       0.326     3.625 r  face/cd_out5/rgb_reg[2]_i_54/O
                         net (fo=1, routed)           1.806     5.431    xvga1/hcount_reg[0]_0
    SLICE_X15Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.661 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.410     6.071    xvga1/rgb[2]_i_16_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.097     6.168 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.315     6.483    xvga1/rgb[2]_i_4_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.097     6.580 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.499    10.079    rgb[2]
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.203    14.684    clock_65mhz
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/C
                         clock pessimism              0.287    14.971    
                         clock uncertainty           -0.130    14.841    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.010    14.831    rgb_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  4.751    

Slack (MET) :             4.918ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.276ns  (logic 1.428ns (13.897%)  route 8.848ns (86.103%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 14.682 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.393     0.028 f  xvga1/hcount_reg[3]/Q
                         net (fo=97, routed)          2.494     2.522    xvga1/hcount_reg[10]_0[3]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.097     2.619 r  xvga1/font_addr0_carry_i_13__4/O
                         net (fo=1, routed)           0.000     2.619    xvga1/font_addr0_carry_i_13__4_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     2.807 r  xvga1/font_addr0_carry_i_8__4/O[2]
                         net (fo=1, routed)           0.492     3.299    face/cd_out5/hcount_reg[0][1]
    SLICE_X62Y59         MUXF8 (Prop_muxf8_S_O)       0.326     3.625 r  face/cd_out5/rgb_reg[2]_i_54/O
                         net (fo=1, routed)           1.806     5.431    xvga1/hcount_reg[0]_0
    SLICE_X15Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.661 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.410     6.071    xvga1/rgb[2]_i_16_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.097     6.168 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.315     6.483    xvga1/rgb[2]_i_4_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.097     6.580 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.331     9.910    rgb[2]
    SLICE_X88Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.201    14.682    clock_65mhz
    SLICE_X88Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/C
                         clock pessimism              0.287    14.969    
                         clock uncertainty           -0.130    14.839    
    SLICE_X88Y137        FDRE (Setup_fdre_C_D)       -0.010    14.829    rgb_reg[2]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  4.918    

Slack (MET) :             6.987ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            face/cd_out5/f/B6/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.632ns  (logic 2.605ns (34.131%)  route 5.027ns (65.869%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 14.660 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.361    -0.004 f  xvga1/hcount_reg[4]/Q
                         net (fo=111, routed)         3.047     3.042    xvga1/hcount_reg[10]_0[4]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.199     3.241 r  xvga1/font_addr0_carry_i_12__5/O
                         net (fo=1, routed)           0.000     3.241    xvga1/font_addr0_carry_i_12__5_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.525 r  xvga1/font_addr0_carry_i_8__4/CO[3]
                         net (fo=1, routed)           0.000     3.525    xvga1/font_addr0_carry_i_8__4_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.748 r  xvga1/font_addr0_carry_i_7__4/O[1]
                         net (fo=15, routed)          0.959     4.707    face/cd_out5/sel0_3[2]
    SLICE_X60Y54         LUT4 (Prop_lut4_I2_O)        0.216     4.923 r  face/cd_out5/font_addr0_carry_i_5__4/O
                         net (fo=1, routed)           0.000     4.923    face/cd_out5/font_addr0_carry_i_5__4_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.325 r  face/cd_out5/font_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.325    face/cd_out5/font_addr0_carry_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.482 r  face/cd_out5/font_addr0_carry__0/O[0]
                         net (fo=1, routed)           0.439     5.921    face/cd_out5/font_addr0[6]
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604     6.525 r  face/cd_out5/f_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.525    face/cd_out5/f_i_2__4_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.684 r  face/cd_out5/f_i_1__4/O[0]
                         net (fo=1, routed)           0.583     7.267    face/cd_out5/f/addr[10]
    RAMB18_X1Y23         RAMB18E1                                     r  face/cd_out5/f/B6/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.180    14.660    face/cd_out5/f/clk
    RAMB18_X1Y23         RAMB18E1                                     r  face/cd_out5/f/B6/CLKARDCLK
                         clock pessimism              0.293    14.954    
                         clock uncertainty           -0.130    14.823    
    RAMB18_X1Y23         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.569    14.254    face/cd_out5/f/B6
  -------------------------------------------------------------------
                         required time                         14.254    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  6.987    

Slack (MET) :             7.071ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            face/cd_out5/f/B6/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.539ns  (logic 2.519ns (33.412%)  route 5.020ns (66.588%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 14.660 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.361    -0.004 f  xvga1/hcount_reg[4]/Q
                         net (fo=111, routed)         3.047     3.042    xvga1/hcount_reg[10]_0[4]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.199     3.241 r  xvga1/font_addr0_carry_i_12__5/O
                         net (fo=1, routed)           0.000     3.241    xvga1/font_addr0_carry_i_12__5_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.525 r  xvga1/font_addr0_carry_i_8__4/CO[3]
                         net (fo=1, routed)           0.000     3.525    xvga1/font_addr0_carry_i_8__4_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.748 r  xvga1/font_addr0_carry_i_7__4/O[1]
                         net (fo=15, routed)          0.959     4.707    face/cd_out5/sel0_3[2]
    SLICE_X60Y54         LUT4 (Prop_lut4_I2_O)        0.216     4.923 r  face/cd_out5/font_addr0_carry_i_5__4/O
                         net (fo=1, routed)           0.000     4.923    face/cd_out5/font_addr0_carry_i_5__4_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     5.404 r  face/cd_out5/font_addr0_carry/O[3]
                         net (fo=1, routed)           0.441     5.845    face/cd_out5/font_addr0[5]
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.521     6.366 r  face/cd_out5/f_i_3__4/CO[3]
                         net (fo=1, routed)           0.000     6.366    face/cd_out5/f_i_3__4_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.600 r  face/cd_out5/f_i_2__4/O[3]
                         net (fo=1, routed)           0.573     7.174    face/cd_out5/f/addr[9]
    RAMB18_X1Y23         RAMB18E1                                     r  face/cd_out5/f/B6/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.180    14.660    face/cd_out5/f/clk
    RAMB18_X1Y23         RAMB18E1                                     r  face/cd_out5/f/B6/CLKARDCLK
                         clock pessimism              0.293    14.954    
                         clock uncertainty           -0.130    14.823    
    RAMB18_X1Y23         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.579    14.244    face/cd_out5/f/B6
  -------------------------------------------------------------------
                         required time                         14.244    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                  7.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 kbdexport1/last_ascii_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/cstring_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.303%)  route 0.119ns (45.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.568    -0.596    kbdexport1/clk_out_65mhz
    SLICE_X9Y68          FDRE                                         r  kbdexport1/last_ascii_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  kbdexport1/last_ascii_reg[6]/Q
                         net (fo=16, routed)          0.119    -0.337    kbdexport1/last_ascii[6]
    SLICE_X9Y67          FDRE                                         r  kbdexport1/cstring_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.838    -0.835    kbdexport1/clk_out_65mhz
    SLICE_X9Y67          FDRE                                         r  kbdexport1/cstring_reg[70]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X9Y67          FDRE (Hold_fdre_C_D)         0.066    -0.515    kbdexport1/cstring_reg[70]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 kbdexport1/kbd/curkey_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/kbd/lastkey_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.209ns (69.663%)  route 0.091ns (30.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.570    -0.594    kbdexport1/kbd/clk_out_65mhz
    SLICE_X8Y66          FDRE                                         r  kbdexport1/kbd/curkey_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  kbdexport1/kbd/curkey_reg[7]/Q
                         net (fo=2, routed)           0.091    -0.339    kbdexport1/kbd/myps2/p_1_in
    SLICE_X9Y66          LUT3 (Prop_lut3_I0_O)        0.045    -0.294 r  kbdexport1/kbd/myps2/lastkey[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    kbdexport1/kbd/myps2_n_1
    SLICE_X9Y66          FDRE                                         r  kbdexport1/kbd/lastkey_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.839    -0.834    kbdexport1/kbd/clk_out_65mhz
    SLICE_X9Y66          FDRE                                         r  kbdexport1/kbd/lastkey_reg[7]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X9Y66          FDRE (Hold_fdre_C_D)         0.091    -0.490    kbdexport1/kbd/lastkey_reg[7]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 kbdexport1/last_ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/cstring_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.515%)  route 0.142ns (46.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.567    -0.597    kbdexport1/clk_out_65mhz
    SLICE_X8Y69          FDRE                                         r  kbdexport1/last_ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  kbdexport1/last_ascii_reg[5]/Q
                         net (fo=16, routed)          0.142    -0.291    kbdexport1/last_ascii[5]
    SLICE_X11Y69         FDRE                                         r  kbdexport1/cstring_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.836    -0.837    kbdexport1/clk_out_65mhz
    SLICE_X11Y69         FDRE                                         r  kbdexport1/cstring_reg[93]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X11Y69         FDRE (Hold_fdre_C_D)         0.070    -0.492    kbdexport1/cstring_reg[93]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 s2/sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            s2/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.997%)  route 0.172ns (55.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.596    -0.568    s2/clk_out_65mhz
    SLICE_X1Y69          FDRE                                         r  s2/sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  s2/sync_reg[0]/Q
                         net (fo=1, routed)           0.172    -0.255    s2/sync_reg_n_0_[0]
    SLICE_X0Y72          FDRE                                         r  s2/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.864    -0.809    s2/clk_out_65mhz
    SLICE_X0Y72          FDRE                                         r  s2/out_reg/C
                         clock pessimism              0.252    -0.557    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.075    -0.482    s2/out_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.183ns (52.389%)  route 0.166ns (47.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.565    -0.599    xvga1/clk_out_65mhz
    SLICE_X13Y77         FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  xvga1/vsync_reg/Q
                         net (fo=2, routed)           0.166    -0.292    xvga1/vsync
    SLICE_X13Y77         LUT5 (Prop_lut5_I0_O)        0.042    -0.250 r  xvga1/vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.250    xvga1/vsync_i_1_n_0
    SLICE_X13Y77         FDRE                                         r  xvga1/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.833    -0.840    xvga1/clk_out_65mhz
    SLICE_X13Y77         FDRE                                         r  xvga1/vsync_reg/C
                         clock pessimism              0.241    -0.599    
    SLICE_X13Y77         FDRE (Hold_fdre_C_D)         0.105    -0.494    xvga1/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 kbdexport1/last_ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/cstring_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.576%)  route 0.206ns (59.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.571    -0.593    kbdexport1/clk_out_65mhz
    SLICE_X9Y65          FDRE                                         r  kbdexport1/last_ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  kbdexport1/last_ascii_reg[1]/Q
                         net (fo=16, routed)          0.206    -0.246    kbdexport1/last_ascii[1]
    SLICE_X13Y65         FDRE                                         r  kbdexport1/cstring_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.840    -0.833    kbdexport1/clk_out_65mhz
    SLICE_X13Y65         FDRE                                         r  kbdexport1/cstring_reg[17]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X13Y65         FDRE (Hold_fdre_C_D)         0.066    -0.492    kbdexport1/cstring_reg[17]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 display/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.722%)  route 0.167ns (47.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.594    -0.570    display/clk_out_65mhz
    SLICE_X0Y72          FDRE                                         r  display/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  display/counter_reg[13]/Q
                         net (fo=15, routed)          0.167    -0.262    display/p_0_in[2]
    SLICE_X1Y72          LUT2 (Prop_lut2_I0_O)        0.045    -0.217 r  display/strobe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    display/strobe[1]_i_1_n_0
    SLICE_X1Y72          FDSE                                         r  display/strobe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.864    -0.809    display/clk_out_65mhz
    SLICE_X1Y72          FDSE                                         r  display/strobe_reg[1]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X1Y72          FDSE (Hold_fdse_C_D)         0.092    -0.465    display/strobe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 kbdexport1/last_ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/cstring_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.210%)  route 0.210ns (59.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.571    -0.593    kbdexport1/clk_out_65mhz
    SLICE_X9Y65          FDRE                                         r  kbdexport1/last_ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  kbdexport1/last_ascii_reg[1]/Q
                         net (fo=16, routed)          0.210    -0.243    kbdexport1/last_ascii[1]
    SLICE_X11Y63         FDRE                                         r  kbdexport1/cstring_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.841    -0.832    kbdexport1/clk_out_65mhz
    SLICE_X11Y63         FDRE                                         r  kbdexport1/cstring_reg[73]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X11Y63         FDRE (Hold_fdre_C_D)         0.066    -0.491    kbdexport1/cstring_reg[73]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 kbdexport1/last_ascii_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/cstring_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.596%)  route 0.181ns (52.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.572    -0.592    kbdexport1/clk_out_65mhz
    SLICE_X8Y62          FDRE                                         r  kbdexport1/last_ascii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  kbdexport1/last_ascii_reg[0]/Q
                         net (fo=16, routed)          0.181    -0.248    kbdexport1/last_ascii[0]
    SLICE_X10Y62         FDRE                                         r  kbdexport1/cstring_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.842    -0.831    kbdexport1/clk_out_65mhz
    SLICE_X10Y62         FDRE                                         r  kbdexport1/cstring_reg[80]/C
                         clock pessimism              0.275    -0.556    
    SLICE_X10Y62         FDRE (Hold_fdre_C_D)         0.059    -0.497    kbdexport1/cstring_reg[80]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 kbdexport1/kbd/myps2/shift_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/kbd/myps2/shift_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.452%)  route 0.169ns (54.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.571    -0.593    kbdexport1/kbd/myps2/clk_out_65mhz
    SLICE_X9Y63          FDRE                                         r  kbdexport1/kbd/myps2/shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  kbdexport1/kbd/myps2/shift_reg[9]/Q
                         net (fo=2, routed)           0.169    -0.283    kbdexport1/kbd/myps2/p_0_in[8]
    SLICE_X9Y63          FDRE                                         r  kbdexport1/kbd/myps2/shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.841    -0.832    kbdexport1/kbd/myps2/clk_out_65mhz
    SLICE_X9Y63          FDRE                                         r  kbdexport1/kbd/myps2/shift_reg[8]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X9Y63          FDRE (Hold_fdre_C_D)         0.060    -0.533    kbdexport1/kbd/myps2/shift_reg[8]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_65mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clock65/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y22     face/cd_in4/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y28     face/cd_out4/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y33     face/cd_in1/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y34     face/cd_in3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y25     face/cd_incoming/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y31     face/cd_out1/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y35     face/cd_out3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y28     face/cd_outgoing/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y30     face/cd_in5/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y23     face/cd_out5/f/B6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y65     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock65/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   clock65/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0_1
  To Clock:  clk_out_65mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.385ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.800ns  (logic 1.428ns (13.223%)  route 9.372ns (86.777%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.393     0.028 f  xvga1/hcount_reg[3]/Q
                         net (fo=97, routed)          2.494     2.522    xvga1/hcount_reg[10]_0[3]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.097     2.619 r  xvga1/font_addr0_carry_i_13__4/O
                         net (fo=1, routed)           0.000     2.619    xvga1/font_addr0_carry_i_13__4_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     2.807 r  xvga1/font_addr0_carry_i_8__4/O[2]
                         net (fo=1, routed)           0.492     3.299    face/cd_out5/hcount_reg[0][1]
    SLICE_X62Y59         MUXF8 (Prop_muxf8_S_O)       0.326     3.625 r  face/cd_out5/rgb_reg[2]_i_54/O
                         net (fo=1, routed)           1.806     5.431    xvga1/hcount_reg[0]_0
    SLICE_X15Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.661 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.410     6.071    xvga1/rgb[2]_i_16_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.097     6.168 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.315     6.483    xvga1/rgb[2]_i_4_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.097     6.580 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.854    10.434    rgb[2]
    SLICE_X88Y145        FDRE                                         r  rgb_reg[2]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y145        FDRE                                         r  rgb_reg[2]_lopt_replica_5/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y145        FDRE (Setup_fdre_C_D)       -0.021    14.819    rgb_reg[2]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                  4.385    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.680ns  (logic 1.428ns (13.371%)  route 9.252ns (86.629%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.393     0.028 f  xvga1/hcount_reg[3]/Q
                         net (fo=97, routed)          2.494     2.522    xvga1/hcount_reg[10]_0[3]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.097     2.619 r  xvga1/font_addr0_carry_i_13__4/O
                         net (fo=1, routed)           0.000     2.619    xvga1/font_addr0_carry_i_13__4_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     2.807 r  xvga1/font_addr0_carry_i_8__4/O[2]
                         net (fo=1, routed)           0.492     3.299    face/cd_out5/hcount_reg[0][1]
    SLICE_X62Y59         MUXF8 (Prop_muxf8_S_O)       0.326     3.625 r  face/cd_out5/rgb_reg[2]_i_54/O
                         net (fo=1, routed)           1.806     5.431    xvga1/hcount_reg[0]_0
    SLICE_X15Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.661 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.410     6.071    xvga1/rgb[2]_i_16_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.097     6.168 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.315     6.483    xvga1/rgb[2]_i_4_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.097     6.580 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.735    10.315    rgb[2]
    SLICE_X88Y145        FDRE                                         r  rgb_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y145        FDRE                                         r  rgb_reg[2]_lopt_replica/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y145        FDRE (Setup_fdre_C_D)       -0.010    14.830    rgb_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -10.315    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.657ns  (logic 1.428ns (13.400%)  route 9.229ns (86.600%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.393     0.028 f  xvga1/hcount_reg[3]/Q
                         net (fo=97, routed)          2.494     2.522    xvga1/hcount_reg[10]_0[3]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.097     2.619 r  xvga1/font_addr0_carry_i_13__4/O
                         net (fo=1, routed)           0.000     2.619    xvga1/font_addr0_carry_i_13__4_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     2.807 r  xvga1/font_addr0_carry_i_8__4/O[2]
                         net (fo=1, routed)           0.492     3.299    face/cd_out5/hcount_reg[0][1]
    SLICE_X62Y59         MUXF8 (Prop_muxf8_S_O)       0.326     3.625 r  face/cd_out5/rgb_reg[2]_i_54/O
                         net (fo=1, routed)           1.806     5.431    xvga1/hcount_reg[0]_0
    SLICE_X15Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.661 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.410     6.071    xvga1/rgb[2]_i_16_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.097     6.168 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.315     6.483    xvga1/rgb[2]_i_4_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.097     6.580 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.711    10.291    rgb[2]
    SLICE_X88Y145        FDRE                                         r  rgb_reg[2]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y145        FDRE                                         r  rgb_reg[2]_lopt_replica_7/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y145        FDRE (Setup_fdre_C_D)       -0.007    14.833    rgb_reg[2]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.619ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.565ns  (logic 1.428ns (13.516%)  route 9.137ns (86.484%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.393     0.028 f  xvga1/hcount_reg[3]/Q
                         net (fo=97, routed)          2.494     2.522    xvga1/hcount_reg[10]_0[3]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.097     2.619 r  xvga1/font_addr0_carry_i_13__4/O
                         net (fo=1, routed)           0.000     2.619    xvga1/font_addr0_carry_i_13__4_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     2.807 r  xvga1/font_addr0_carry_i_8__4/O[2]
                         net (fo=1, routed)           0.492     3.299    face/cd_out5/hcount_reg[0][1]
    SLICE_X62Y59         MUXF8 (Prop_muxf8_S_O)       0.326     3.625 r  face/cd_out5/rgb_reg[2]_i_54/O
                         net (fo=1, routed)           1.806     5.431    xvga1/hcount_reg[0]_0
    SLICE_X15Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.661 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.410     6.071    xvga1/rgb[2]_i_16_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.097     6.168 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.315     6.483    xvga1/rgb[2]_i_4_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.097     6.580 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.620    10.200    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.021    14.819    rgb_reg[2]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                  4.619    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.445ns  (logic 1.428ns (13.672%)  route 9.017ns (86.328%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.393     0.028 f  xvga1/hcount_reg[3]/Q
                         net (fo=97, routed)          2.494     2.522    xvga1/hcount_reg[10]_0[3]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.097     2.619 r  xvga1/font_addr0_carry_i_13__4/O
                         net (fo=1, routed)           0.000     2.619    xvga1/font_addr0_carry_i_13__4_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     2.807 r  xvga1/font_addr0_carry_i_8__4/O[2]
                         net (fo=1, routed)           0.492     3.299    face/cd_out5/hcount_reg[0][1]
    SLICE_X62Y59         MUXF8 (Prop_muxf8_S_O)       0.326     3.625 r  face/cd_out5/rgb_reg[2]_i_54/O
                         net (fo=1, routed)           1.806     5.431    xvga1/hcount_reg[0]_0
    SLICE_X15Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.661 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.410     6.071    xvga1/rgb[2]_i_16_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.097     6.168 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.315     6.483    xvga1/rgb[2]_i_4_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.097     6.580 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.499    10.079    rgb[2]
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.203    14.684    clock_65mhz
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/C
                         clock pessimism              0.287    14.971    
                         clock uncertainty           -0.132    14.839    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.021    14.818    rgb_reg[2]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.446ns  (logic 1.428ns (13.671%)  route 9.018ns (86.329%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.393     0.028 f  xvga1/hcount_reg[3]/Q
                         net (fo=97, routed)          2.494     2.522    xvga1/hcount_reg[10]_0[3]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.097     2.619 r  xvga1/font_addr0_carry_i_13__4/O
                         net (fo=1, routed)           0.000     2.619    xvga1/font_addr0_carry_i_13__4_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     2.807 r  xvga1/font_addr0_carry_i_8__4/O[2]
                         net (fo=1, routed)           0.492     3.299    face/cd_out5/hcount_reg[0][1]
    SLICE_X62Y59         MUXF8 (Prop_muxf8_S_O)       0.326     3.625 r  face/cd_out5/rgb_reg[2]_i_54/O
                         net (fo=1, routed)           1.806     5.431    xvga1/hcount_reg[0]_0
    SLICE_X15Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.661 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.410     6.071    xvga1/rgb[2]_i_16_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.097     6.168 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.315     6.483    xvga1/rgb[2]_i_4_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.097     6.580 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.501    10.080    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.010    14.830    rgb_reg[2]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.750ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.445ns  (logic 1.428ns (13.672%)  route 9.017ns (86.328%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.393     0.028 f  xvga1/hcount_reg[3]/Q
                         net (fo=97, routed)          2.494     2.522    xvga1/hcount_reg[10]_0[3]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.097     2.619 r  xvga1/font_addr0_carry_i_13__4/O
                         net (fo=1, routed)           0.000     2.619    xvga1/font_addr0_carry_i_13__4_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     2.807 r  xvga1/font_addr0_carry_i_8__4/O[2]
                         net (fo=1, routed)           0.492     3.299    face/cd_out5/hcount_reg[0][1]
    SLICE_X62Y59         MUXF8 (Prop_muxf8_S_O)       0.326     3.625 r  face/cd_out5/rgb_reg[2]_i_54/O
                         net (fo=1, routed)           1.806     5.431    xvga1/hcount_reg[0]_0
    SLICE_X15Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.661 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.410     6.071    xvga1/rgb[2]_i_16_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.097     6.168 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.315     6.483    xvga1/rgb[2]_i_4_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.097     6.580 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.499    10.079    rgb[2]
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.203    14.684    clock_65mhz
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/C
                         clock pessimism              0.287    14.971    
                         clock uncertainty           -0.132    14.839    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.010    14.829    rgb_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  4.750    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.276ns  (logic 1.428ns (13.897%)  route 8.848ns (86.103%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 14.682 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.393     0.028 f  xvga1/hcount_reg[3]/Q
                         net (fo=97, routed)          2.494     2.522    xvga1/hcount_reg[10]_0[3]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.097     2.619 r  xvga1/font_addr0_carry_i_13__4/O
                         net (fo=1, routed)           0.000     2.619    xvga1/font_addr0_carry_i_13__4_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     2.807 r  xvga1/font_addr0_carry_i_8__4/O[2]
                         net (fo=1, routed)           0.492     3.299    face/cd_out5/hcount_reg[0][1]
    SLICE_X62Y59         MUXF8 (Prop_muxf8_S_O)       0.326     3.625 r  face/cd_out5/rgb_reg[2]_i_54/O
                         net (fo=1, routed)           1.806     5.431    xvga1/hcount_reg[0]_0
    SLICE_X15Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.661 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.410     6.071    xvga1/rgb[2]_i_16_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.097     6.168 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.315     6.483    xvga1/rgb[2]_i_4_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.097     6.580 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.331     9.910    rgb[2]
    SLICE_X88Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.201    14.682    clock_65mhz
    SLICE_X88Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/C
                         clock pessimism              0.287    14.969    
                         clock uncertainty           -0.132    14.837    
    SLICE_X88Y137        FDRE (Setup_fdre_C_D)       -0.010    14.827    rgb_reg[2]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            face/cd_out5/f/B6/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.632ns  (logic 2.605ns (34.131%)  route 5.027ns (65.869%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 14.660 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.361    -0.004 f  xvga1/hcount_reg[4]/Q
                         net (fo=111, routed)         3.047     3.042    xvga1/hcount_reg[10]_0[4]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.199     3.241 r  xvga1/font_addr0_carry_i_12__5/O
                         net (fo=1, routed)           0.000     3.241    xvga1/font_addr0_carry_i_12__5_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.525 r  xvga1/font_addr0_carry_i_8__4/CO[3]
                         net (fo=1, routed)           0.000     3.525    xvga1/font_addr0_carry_i_8__4_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.748 r  xvga1/font_addr0_carry_i_7__4/O[1]
                         net (fo=15, routed)          0.959     4.707    face/cd_out5/sel0_3[2]
    SLICE_X60Y54         LUT4 (Prop_lut4_I2_O)        0.216     4.923 r  face/cd_out5/font_addr0_carry_i_5__4/O
                         net (fo=1, routed)           0.000     4.923    face/cd_out5/font_addr0_carry_i_5__4_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.325 r  face/cd_out5/font_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.325    face/cd_out5/font_addr0_carry_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.482 r  face/cd_out5/font_addr0_carry__0/O[0]
                         net (fo=1, routed)           0.439     5.921    face/cd_out5/font_addr0[6]
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604     6.525 r  face/cd_out5/f_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.525    face/cd_out5/f_i_2__4_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.684 r  face/cd_out5/f_i_1__4/O[0]
                         net (fo=1, routed)           0.583     7.267    face/cd_out5/f/addr[10]
    RAMB18_X1Y23         RAMB18E1                                     r  face/cd_out5/f/B6/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.180    14.660    face/cd_out5/f/clk
    RAMB18_X1Y23         RAMB18E1                                     r  face/cd_out5/f/B6/CLKARDCLK
                         clock pessimism              0.293    14.954    
                         clock uncertainty           -0.132    14.821    
    RAMB18_X1Y23         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.569    14.252    face/cd_out5/f/B6
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            face/cd_out5/f/B6/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.539ns  (logic 2.519ns (33.412%)  route 5.020ns (66.588%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 14.660 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.361    -0.004 f  xvga1/hcount_reg[4]/Q
                         net (fo=111, routed)         3.047     3.042    xvga1/hcount_reg[10]_0[4]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.199     3.241 r  xvga1/font_addr0_carry_i_12__5/O
                         net (fo=1, routed)           0.000     3.241    xvga1/font_addr0_carry_i_12__5_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.525 r  xvga1/font_addr0_carry_i_8__4/CO[3]
                         net (fo=1, routed)           0.000     3.525    xvga1/font_addr0_carry_i_8__4_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.748 r  xvga1/font_addr0_carry_i_7__4/O[1]
                         net (fo=15, routed)          0.959     4.707    face/cd_out5/sel0_3[2]
    SLICE_X60Y54         LUT4 (Prop_lut4_I2_O)        0.216     4.923 r  face/cd_out5/font_addr0_carry_i_5__4/O
                         net (fo=1, routed)           0.000     4.923    face/cd_out5/font_addr0_carry_i_5__4_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     5.404 r  face/cd_out5/font_addr0_carry/O[3]
                         net (fo=1, routed)           0.441     5.845    face/cd_out5/font_addr0[5]
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.521     6.366 r  face/cd_out5/f_i_3__4/CO[3]
                         net (fo=1, routed)           0.000     6.366    face/cd_out5/f_i_3__4_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.600 r  face/cd_out5/f_i_2__4/O[3]
                         net (fo=1, routed)           0.573     7.174    face/cd_out5/f/addr[9]
    RAMB18_X1Y23         RAMB18E1                                     r  face/cd_out5/f/B6/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.180    14.660    face/cd_out5/f/clk
    RAMB18_X1Y23         RAMB18E1                                     r  face/cd_out5/f/B6/CLKARDCLK
                         clock pessimism              0.293    14.954    
                         clock uncertainty           -0.132    14.821    
    RAMB18_X1Y23         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.579    14.242    face/cd_out5/f/B6
  -------------------------------------------------------------------
                         required time                         14.242    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                  7.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 kbdexport1/last_ascii_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/cstring_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.303%)  route 0.119ns (45.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.568    -0.596    kbdexport1/clk_out_65mhz
    SLICE_X9Y68          FDRE                                         r  kbdexport1/last_ascii_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  kbdexport1/last_ascii_reg[6]/Q
                         net (fo=16, routed)          0.119    -0.337    kbdexport1/last_ascii[6]
    SLICE_X9Y67          FDRE                                         r  kbdexport1/cstring_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.838    -0.835    kbdexport1/clk_out_65mhz
    SLICE_X9Y67          FDRE                                         r  kbdexport1/cstring_reg[70]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.132    -0.449    
    SLICE_X9Y67          FDRE (Hold_fdre_C_D)         0.066    -0.383    kbdexport1/cstring_reg[70]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 kbdexport1/kbd/curkey_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/kbd/lastkey_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.209ns (69.663%)  route 0.091ns (30.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.570    -0.594    kbdexport1/kbd/clk_out_65mhz
    SLICE_X8Y66          FDRE                                         r  kbdexport1/kbd/curkey_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  kbdexport1/kbd/curkey_reg[7]/Q
                         net (fo=2, routed)           0.091    -0.339    kbdexport1/kbd/myps2/p_1_in
    SLICE_X9Y66          LUT3 (Prop_lut3_I0_O)        0.045    -0.294 r  kbdexport1/kbd/myps2/lastkey[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    kbdexport1/kbd/myps2_n_1
    SLICE_X9Y66          FDRE                                         r  kbdexport1/kbd/lastkey_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.839    -0.834    kbdexport1/kbd/clk_out_65mhz
    SLICE_X9Y66          FDRE                                         r  kbdexport1/kbd/lastkey_reg[7]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.132    -0.449    
    SLICE_X9Y66          FDRE (Hold_fdre_C_D)         0.091    -0.358    kbdexport1/kbd/lastkey_reg[7]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 kbdexport1/last_ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/cstring_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.515%)  route 0.142ns (46.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.567    -0.597    kbdexport1/clk_out_65mhz
    SLICE_X8Y69          FDRE                                         r  kbdexport1/last_ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  kbdexport1/last_ascii_reg[5]/Q
                         net (fo=16, routed)          0.142    -0.291    kbdexport1/last_ascii[5]
    SLICE_X11Y69         FDRE                                         r  kbdexport1/cstring_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.836    -0.837    kbdexport1/clk_out_65mhz
    SLICE_X11Y69         FDRE                                         r  kbdexport1/cstring_reg[93]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.132    -0.430    
    SLICE_X11Y69         FDRE (Hold_fdre_C_D)         0.070    -0.360    kbdexport1/cstring_reg[93]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 s2/sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            s2/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.997%)  route 0.172ns (55.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.596    -0.568    s2/clk_out_65mhz
    SLICE_X1Y69          FDRE                                         r  s2/sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  s2/sync_reg[0]/Q
                         net (fo=1, routed)           0.172    -0.255    s2/sync_reg_n_0_[0]
    SLICE_X0Y72          FDRE                                         r  s2/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.864    -0.809    s2/clk_out_65mhz
    SLICE_X0Y72          FDRE                                         r  s2/out_reg/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.132    -0.425    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.075    -0.350    s2/out_reg
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.183ns (52.389%)  route 0.166ns (47.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.565    -0.599    xvga1/clk_out_65mhz
    SLICE_X13Y77         FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  xvga1/vsync_reg/Q
                         net (fo=2, routed)           0.166    -0.292    xvga1/vsync
    SLICE_X13Y77         LUT5 (Prop_lut5_I0_O)        0.042    -0.250 r  xvga1/vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.250    xvga1/vsync_i_1_n_0
    SLICE_X13Y77         FDRE                                         r  xvga1/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.833    -0.840    xvga1/clk_out_65mhz
    SLICE_X13Y77         FDRE                                         r  xvga1/vsync_reg/C
                         clock pessimism              0.241    -0.599    
                         clock uncertainty            0.132    -0.467    
    SLICE_X13Y77         FDRE (Hold_fdre_C_D)         0.105    -0.362    xvga1/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 kbdexport1/last_ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/cstring_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.576%)  route 0.206ns (59.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.571    -0.593    kbdexport1/clk_out_65mhz
    SLICE_X9Y65          FDRE                                         r  kbdexport1/last_ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  kbdexport1/last_ascii_reg[1]/Q
                         net (fo=16, routed)          0.206    -0.246    kbdexport1/last_ascii[1]
    SLICE_X13Y65         FDRE                                         r  kbdexport1/cstring_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.840    -0.833    kbdexport1/clk_out_65mhz
    SLICE_X13Y65         FDRE                                         r  kbdexport1/cstring_reg[17]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.132    -0.426    
    SLICE_X13Y65         FDRE (Hold_fdre_C_D)         0.066    -0.360    kbdexport1/cstring_reg[17]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 display/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.722%)  route 0.167ns (47.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.594    -0.570    display/clk_out_65mhz
    SLICE_X0Y72          FDRE                                         r  display/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  display/counter_reg[13]/Q
                         net (fo=15, routed)          0.167    -0.262    display/p_0_in[2]
    SLICE_X1Y72          LUT2 (Prop_lut2_I0_O)        0.045    -0.217 r  display/strobe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    display/strobe[1]_i_1_n_0
    SLICE_X1Y72          FDSE                                         r  display/strobe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.864    -0.809    display/clk_out_65mhz
    SLICE_X1Y72          FDSE                                         r  display/strobe_reg[1]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.132    -0.425    
    SLICE_X1Y72          FDSE (Hold_fdse_C_D)         0.092    -0.333    display/strobe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 kbdexport1/last_ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/cstring_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.210%)  route 0.210ns (59.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.571    -0.593    kbdexport1/clk_out_65mhz
    SLICE_X9Y65          FDRE                                         r  kbdexport1/last_ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  kbdexport1/last_ascii_reg[1]/Q
                         net (fo=16, routed)          0.210    -0.243    kbdexport1/last_ascii[1]
    SLICE_X11Y63         FDRE                                         r  kbdexport1/cstring_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.841    -0.832    kbdexport1/clk_out_65mhz
    SLICE_X11Y63         FDRE                                         r  kbdexport1/cstring_reg[73]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.132    -0.425    
    SLICE_X11Y63         FDRE (Hold_fdre_C_D)         0.066    -0.359    kbdexport1/cstring_reg[73]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 kbdexport1/last_ascii_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/cstring_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.596%)  route 0.181ns (52.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.572    -0.592    kbdexport1/clk_out_65mhz
    SLICE_X8Y62          FDRE                                         r  kbdexport1/last_ascii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  kbdexport1/last_ascii_reg[0]/Q
                         net (fo=16, routed)          0.181    -0.248    kbdexport1/last_ascii[0]
    SLICE_X10Y62         FDRE                                         r  kbdexport1/cstring_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.842    -0.831    kbdexport1/clk_out_65mhz
    SLICE_X10Y62         FDRE                                         r  kbdexport1/cstring_reg[80]/C
                         clock pessimism              0.275    -0.556    
                         clock uncertainty            0.132    -0.424    
    SLICE_X10Y62         FDRE (Hold_fdre_C_D)         0.059    -0.365    kbdexport1/cstring_reg[80]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 kbdexport1/kbd/myps2/shift_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/kbd/myps2/shift_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.452%)  route 0.169ns (54.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.571    -0.593    kbdexport1/kbd/myps2/clk_out_65mhz
    SLICE_X9Y63          FDRE                                         r  kbdexport1/kbd/myps2/shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  kbdexport1/kbd/myps2/shift_reg[9]/Q
                         net (fo=2, routed)           0.169    -0.283    kbdexport1/kbd/myps2/p_0_in[8]
    SLICE_X9Y63          FDRE                                         r  kbdexport1/kbd/myps2/shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.841    -0.832    kbdexport1/kbd/myps2/clk_out_65mhz
    SLICE_X9Y63          FDRE                                         r  kbdexport1/kbd/myps2/shift_reg[8]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.132    -0.461    
    SLICE_X9Y63          FDRE (Hold_fdre_C_D)         0.060    -0.401    kbdexport1/kbd/myps2/shift_reg[8]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.118    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0
  To Clock:  clk_out_65mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.385ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.800ns  (logic 1.428ns (13.223%)  route 9.372ns (86.777%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.393     0.028 f  xvga1/hcount_reg[3]/Q
                         net (fo=97, routed)          2.494     2.522    xvga1/hcount_reg[10]_0[3]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.097     2.619 r  xvga1/font_addr0_carry_i_13__4/O
                         net (fo=1, routed)           0.000     2.619    xvga1/font_addr0_carry_i_13__4_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     2.807 r  xvga1/font_addr0_carry_i_8__4/O[2]
                         net (fo=1, routed)           0.492     3.299    face/cd_out5/hcount_reg[0][1]
    SLICE_X62Y59         MUXF8 (Prop_muxf8_S_O)       0.326     3.625 r  face/cd_out5/rgb_reg[2]_i_54/O
                         net (fo=1, routed)           1.806     5.431    xvga1/hcount_reg[0]_0
    SLICE_X15Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.661 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.410     6.071    xvga1/rgb[2]_i_16_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.097     6.168 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.315     6.483    xvga1/rgb[2]_i_4_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.097     6.580 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.854    10.434    rgb[2]
    SLICE_X88Y145        FDRE                                         r  rgb_reg[2]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y145        FDRE                                         r  rgb_reg[2]_lopt_replica_5/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y145        FDRE (Setup_fdre_C_D)       -0.021    14.819    rgb_reg[2]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                  4.385    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.680ns  (logic 1.428ns (13.371%)  route 9.252ns (86.629%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.393     0.028 f  xvga1/hcount_reg[3]/Q
                         net (fo=97, routed)          2.494     2.522    xvga1/hcount_reg[10]_0[3]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.097     2.619 r  xvga1/font_addr0_carry_i_13__4/O
                         net (fo=1, routed)           0.000     2.619    xvga1/font_addr0_carry_i_13__4_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     2.807 r  xvga1/font_addr0_carry_i_8__4/O[2]
                         net (fo=1, routed)           0.492     3.299    face/cd_out5/hcount_reg[0][1]
    SLICE_X62Y59         MUXF8 (Prop_muxf8_S_O)       0.326     3.625 r  face/cd_out5/rgb_reg[2]_i_54/O
                         net (fo=1, routed)           1.806     5.431    xvga1/hcount_reg[0]_0
    SLICE_X15Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.661 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.410     6.071    xvga1/rgb[2]_i_16_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.097     6.168 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.315     6.483    xvga1/rgb[2]_i_4_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.097     6.580 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.735    10.315    rgb[2]
    SLICE_X88Y145        FDRE                                         r  rgb_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y145        FDRE                                         r  rgb_reg[2]_lopt_replica/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y145        FDRE (Setup_fdre_C_D)       -0.010    14.830    rgb_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -10.315    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.657ns  (logic 1.428ns (13.400%)  route 9.229ns (86.600%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.393     0.028 f  xvga1/hcount_reg[3]/Q
                         net (fo=97, routed)          2.494     2.522    xvga1/hcount_reg[10]_0[3]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.097     2.619 r  xvga1/font_addr0_carry_i_13__4/O
                         net (fo=1, routed)           0.000     2.619    xvga1/font_addr0_carry_i_13__4_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     2.807 r  xvga1/font_addr0_carry_i_8__4/O[2]
                         net (fo=1, routed)           0.492     3.299    face/cd_out5/hcount_reg[0][1]
    SLICE_X62Y59         MUXF8 (Prop_muxf8_S_O)       0.326     3.625 r  face/cd_out5/rgb_reg[2]_i_54/O
                         net (fo=1, routed)           1.806     5.431    xvga1/hcount_reg[0]_0
    SLICE_X15Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.661 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.410     6.071    xvga1/rgb[2]_i_16_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.097     6.168 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.315     6.483    xvga1/rgb[2]_i_4_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.097     6.580 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.711    10.291    rgb[2]
    SLICE_X88Y145        FDRE                                         r  rgb_reg[2]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y145        FDRE                                         r  rgb_reg[2]_lopt_replica_7/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y145        FDRE (Setup_fdre_C_D)       -0.007    14.833    rgb_reg[2]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.619ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.565ns  (logic 1.428ns (13.516%)  route 9.137ns (86.484%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.393     0.028 f  xvga1/hcount_reg[3]/Q
                         net (fo=97, routed)          2.494     2.522    xvga1/hcount_reg[10]_0[3]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.097     2.619 r  xvga1/font_addr0_carry_i_13__4/O
                         net (fo=1, routed)           0.000     2.619    xvga1/font_addr0_carry_i_13__4_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     2.807 r  xvga1/font_addr0_carry_i_8__4/O[2]
                         net (fo=1, routed)           0.492     3.299    face/cd_out5/hcount_reg[0][1]
    SLICE_X62Y59         MUXF8 (Prop_muxf8_S_O)       0.326     3.625 r  face/cd_out5/rgb_reg[2]_i_54/O
                         net (fo=1, routed)           1.806     5.431    xvga1/hcount_reg[0]_0
    SLICE_X15Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.661 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.410     6.071    xvga1/rgb[2]_i_16_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.097     6.168 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.315     6.483    xvga1/rgb[2]_i_4_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.097     6.580 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.620    10.200    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.021    14.819    rgb_reg[2]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                  4.619    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.445ns  (logic 1.428ns (13.672%)  route 9.017ns (86.328%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.393     0.028 f  xvga1/hcount_reg[3]/Q
                         net (fo=97, routed)          2.494     2.522    xvga1/hcount_reg[10]_0[3]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.097     2.619 r  xvga1/font_addr0_carry_i_13__4/O
                         net (fo=1, routed)           0.000     2.619    xvga1/font_addr0_carry_i_13__4_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     2.807 r  xvga1/font_addr0_carry_i_8__4/O[2]
                         net (fo=1, routed)           0.492     3.299    face/cd_out5/hcount_reg[0][1]
    SLICE_X62Y59         MUXF8 (Prop_muxf8_S_O)       0.326     3.625 r  face/cd_out5/rgb_reg[2]_i_54/O
                         net (fo=1, routed)           1.806     5.431    xvga1/hcount_reg[0]_0
    SLICE_X15Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.661 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.410     6.071    xvga1/rgb[2]_i_16_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.097     6.168 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.315     6.483    xvga1/rgb[2]_i_4_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.097     6.580 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.499    10.079    rgb[2]
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.203    14.684    clock_65mhz
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/C
                         clock pessimism              0.287    14.971    
                         clock uncertainty           -0.132    14.839    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.021    14.818    rgb_reg[2]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.446ns  (logic 1.428ns (13.671%)  route 9.018ns (86.329%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.393     0.028 f  xvga1/hcount_reg[3]/Q
                         net (fo=97, routed)          2.494     2.522    xvga1/hcount_reg[10]_0[3]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.097     2.619 r  xvga1/font_addr0_carry_i_13__4/O
                         net (fo=1, routed)           0.000     2.619    xvga1/font_addr0_carry_i_13__4_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     2.807 r  xvga1/font_addr0_carry_i_8__4/O[2]
                         net (fo=1, routed)           0.492     3.299    face/cd_out5/hcount_reg[0][1]
    SLICE_X62Y59         MUXF8 (Prop_muxf8_S_O)       0.326     3.625 r  face/cd_out5/rgb_reg[2]_i_54/O
                         net (fo=1, routed)           1.806     5.431    xvga1/hcount_reg[0]_0
    SLICE_X15Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.661 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.410     6.071    xvga1/rgb[2]_i_16_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.097     6.168 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.315     6.483    xvga1/rgb[2]_i_4_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.097     6.580 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.501    10.080    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.010    14.830    rgb_reg[2]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.750ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.445ns  (logic 1.428ns (13.672%)  route 9.017ns (86.328%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.393     0.028 f  xvga1/hcount_reg[3]/Q
                         net (fo=97, routed)          2.494     2.522    xvga1/hcount_reg[10]_0[3]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.097     2.619 r  xvga1/font_addr0_carry_i_13__4/O
                         net (fo=1, routed)           0.000     2.619    xvga1/font_addr0_carry_i_13__4_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     2.807 r  xvga1/font_addr0_carry_i_8__4/O[2]
                         net (fo=1, routed)           0.492     3.299    face/cd_out5/hcount_reg[0][1]
    SLICE_X62Y59         MUXF8 (Prop_muxf8_S_O)       0.326     3.625 r  face/cd_out5/rgb_reg[2]_i_54/O
                         net (fo=1, routed)           1.806     5.431    xvga1/hcount_reg[0]_0
    SLICE_X15Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.661 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.410     6.071    xvga1/rgb[2]_i_16_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.097     6.168 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.315     6.483    xvga1/rgb[2]_i_4_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.097     6.580 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.499    10.079    rgb[2]
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.203    14.684    clock_65mhz
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/C
                         clock pessimism              0.287    14.971    
                         clock uncertainty           -0.132    14.839    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.010    14.829    rgb_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  4.750    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.276ns  (logic 1.428ns (13.897%)  route 8.848ns (86.103%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 14.682 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.393     0.028 f  xvga1/hcount_reg[3]/Q
                         net (fo=97, routed)          2.494     2.522    xvga1/hcount_reg[10]_0[3]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.097     2.619 r  xvga1/font_addr0_carry_i_13__4/O
                         net (fo=1, routed)           0.000     2.619    xvga1/font_addr0_carry_i_13__4_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.188     2.807 r  xvga1/font_addr0_carry_i_8__4/O[2]
                         net (fo=1, routed)           0.492     3.299    face/cd_out5/hcount_reg[0][1]
    SLICE_X62Y59         MUXF8 (Prop_muxf8_S_O)       0.326     3.625 r  face/cd_out5/rgb_reg[2]_i_54/O
                         net (fo=1, routed)           1.806     5.431    xvga1/hcount_reg[0]_0
    SLICE_X15Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.661 r  xvga1/rgb[2]_i_16/O
                         net (fo=1, routed)           0.410     6.071    xvga1/rgb[2]_i_16_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I2_O)        0.097     6.168 r  xvga1/rgb[2]_i_4/O
                         net (fo=1, routed)           0.315     6.483    xvga1/rgb[2]_i_4_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.097     6.580 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.331     9.910    rgb[2]
    SLICE_X88Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.201    14.682    clock_65mhz
    SLICE_X88Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/C
                         clock pessimism              0.287    14.969    
                         clock uncertainty           -0.132    14.837    
    SLICE_X88Y137        FDRE (Setup_fdre_C_D)       -0.010    14.827    rgb_reg[2]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            face/cd_out5/f/B6/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.632ns  (logic 2.605ns (34.131%)  route 5.027ns (65.869%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 14.660 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.361    -0.004 f  xvga1/hcount_reg[4]/Q
                         net (fo=111, routed)         3.047     3.042    xvga1/hcount_reg[10]_0[4]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.199     3.241 r  xvga1/font_addr0_carry_i_12__5/O
                         net (fo=1, routed)           0.000     3.241    xvga1/font_addr0_carry_i_12__5_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.525 r  xvga1/font_addr0_carry_i_8__4/CO[3]
                         net (fo=1, routed)           0.000     3.525    xvga1/font_addr0_carry_i_8__4_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.748 r  xvga1/font_addr0_carry_i_7__4/O[1]
                         net (fo=15, routed)          0.959     4.707    face/cd_out5/sel0_3[2]
    SLICE_X60Y54         LUT4 (Prop_lut4_I2_O)        0.216     4.923 r  face/cd_out5/font_addr0_carry_i_5__4/O
                         net (fo=1, routed)           0.000     4.923    face/cd_out5/font_addr0_carry_i_5__4_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.325 r  face/cd_out5/font_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.325    face/cd_out5/font_addr0_carry_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     5.482 r  face/cd_out5/font_addr0_carry__0/O[0]
                         net (fo=1, routed)           0.439     5.921    face/cd_out5/font_addr0[6]
    SLICE_X61Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.604     6.525 r  face/cd_out5/f_i_2__4/CO[3]
                         net (fo=1, routed)           0.000     6.525    face/cd_out5/f_i_2__4_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.684 r  face/cd_out5/f_i_1__4/O[0]
                         net (fo=1, routed)           0.583     7.267    face/cd_out5/f/addr[10]
    RAMB18_X1Y23         RAMB18E1                                     r  face/cd_out5/f/B6/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.180    14.660    face/cd_out5/f/clk
    RAMB18_X1Y23         RAMB18E1                                     r  face/cd_out5/f/B6/CLKARDCLK
                         clock pessimism              0.293    14.954    
                         clock uncertainty           -0.132    14.821    
    RAMB18_X1Y23         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.569    14.252    face/cd_out5/f/B6
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            face/cd_out5/f/B6/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.539ns  (logic 2.519ns (33.412%)  route 5.020ns (66.588%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 14.660 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.252    -0.365    xvga1/clk_out_65mhz
    SLICE_X8Y82          FDRE                                         r  xvga1/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.361    -0.004 f  xvga1/hcount_reg[4]/Q
                         net (fo=111, routed)         3.047     3.042    xvga1/hcount_reg[10]_0[4]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.199     3.241 r  xvga1/font_addr0_carry_i_12__5/O
                         net (fo=1, routed)           0.000     3.241    xvga1/font_addr0_carry_i_12__5_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.525 r  xvga1/font_addr0_carry_i_8__4/CO[3]
                         net (fo=1, routed)           0.000     3.525    xvga1/font_addr0_carry_i_8__4_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     3.748 r  xvga1/font_addr0_carry_i_7__4/O[1]
                         net (fo=15, routed)          0.959     4.707    face/cd_out5/sel0_3[2]
    SLICE_X60Y54         LUT4 (Prop_lut4_I2_O)        0.216     4.923 r  face/cd_out5/font_addr0_carry_i_5__4/O
                         net (fo=1, routed)           0.000     4.923    face/cd_out5/font_addr0_carry_i_5__4_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     5.404 r  face/cd_out5/font_addr0_carry/O[3]
                         net (fo=1, routed)           0.441     5.845    face/cd_out5/font_addr0[5]
    SLICE_X61Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.521     6.366 r  face/cd_out5/f_i_3__4/CO[3]
                         net (fo=1, routed)           0.000     6.366    face/cd_out5/f_i_3__4_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.600 r  face/cd_out5/f_i_2__4/O[3]
                         net (fo=1, routed)           0.573     7.174    face/cd_out5/f/addr[9]
    RAMB18_X1Y23         RAMB18E1                                     r  face/cd_out5/f/B6/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         1.180    14.660    face/cd_out5/f/clk
    RAMB18_X1Y23         RAMB18E1                                     r  face/cd_out5/f/B6/CLKARDCLK
                         clock pessimism              0.293    14.954    
                         clock uncertainty           -0.132    14.821    
    RAMB18_X1Y23         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.579    14.242    face/cd_out5/f/B6
  -------------------------------------------------------------------
                         required time                         14.242    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                  7.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 kbdexport1/last_ascii_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/cstring_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.303%)  route 0.119ns (45.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.568    -0.596    kbdexport1/clk_out_65mhz
    SLICE_X9Y68          FDRE                                         r  kbdexport1/last_ascii_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  kbdexport1/last_ascii_reg[6]/Q
                         net (fo=16, routed)          0.119    -0.337    kbdexport1/last_ascii[6]
    SLICE_X9Y67          FDRE                                         r  kbdexport1/cstring_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.838    -0.835    kbdexport1/clk_out_65mhz
    SLICE_X9Y67          FDRE                                         r  kbdexport1/cstring_reg[70]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.132    -0.449    
    SLICE_X9Y67          FDRE (Hold_fdre_C_D)         0.066    -0.383    kbdexport1/cstring_reg[70]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 kbdexport1/kbd/curkey_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/kbd/lastkey_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.209ns (69.663%)  route 0.091ns (30.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.570    -0.594    kbdexport1/kbd/clk_out_65mhz
    SLICE_X8Y66          FDRE                                         r  kbdexport1/kbd/curkey_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  kbdexport1/kbd/curkey_reg[7]/Q
                         net (fo=2, routed)           0.091    -0.339    kbdexport1/kbd/myps2/p_1_in
    SLICE_X9Y66          LUT3 (Prop_lut3_I0_O)        0.045    -0.294 r  kbdexport1/kbd/myps2/lastkey[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    kbdexport1/kbd/myps2_n_1
    SLICE_X9Y66          FDRE                                         r  kbdexport1/kbd/lastkey_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.839    -0.834    kbdexport1/kbd/clk_out_65mhz
    SLICE_X9Y66          FDRE                                         r  kbdexport1/kbd/lastkey_reg[7]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.132    -0.449    
    SLICE_X9Y66          FDRE (Hold_fdre_C_D)         0.091    -0.358    kbdexport1/kbd/lastkey_reg[7]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 kbdexport1/last_ascii_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/cstring_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.515%)  route 0.142ns (46.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.567    -0.597    kbdexport1/clk_out_65mhz
    SLICE_X8Y69          FDRE                                         r  kbdexport1/last_ascii_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  kbdexport1/last_ascii_reg[5]/Q
                         net (fo=16, routed)          0.142    -0.291    kbdexport1/last_ascii[5]
    SLICE_X11Y69         FDRE                                         r  kbdexport1/cstring_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.836    -0.837    kbdexport1/clk_out_65mhz
    SLICE_X11Y69         FDRE                                         r  kbdexport1/cstring_reg[93]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.132    -0.430    
    SLICE_X11Y69         FDRE (Hold_fdre_C_D)         0.070    -0.360    kbdexport1/cstring_reg[93]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 s2/sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            s2/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.997%)  route 0.172ns (55.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.596    -0.568    s2/clk_out_65mhz
    SLICE_X1Y69          FDRE                                         r  s2/sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  s2/sync_reg[0]/Q
                         net (fo=1, routed)           0.172    -0.255    s2/sync_reg_n_0_[0]
    SLICE_X0Y72          FDRE                                         r  s2/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.864    -0.809    s2/clk_out_65mhz
    SLICE_X0Y72          FDRE                                         r  s2/out_reg/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.132    -0.425    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.075    -0.350    s2/out_reg
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.183ns (52.389%)  route 0.166ns (47.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.565    -0.599    xvga1/clk_out_65mhz
    SLICE_X13Y77         FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  xvga1/vsync_reg/Q
                         net (fo=2, routed)           0.166    -0.292    xvga1/vsync
    SLICE_X13Y77         LUT5 (Prop_lut5_I0_O)        0.042    -0.250 r  xvga1/vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.250    xvga1/vsync_i_1_n_0
    SLICE_X13Y77         FDRE                                         r  xvga1/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.833    -0.840    xvga1/clk_out_65mhz
    SLICE_X13Y77         FDRE                                         r  xvga1/vsync_reg/C
                         clock pessimism              0.241    -0.599    
                         clock uncertainty            0.132    -0.467    
    SLICE_X13Y77         FDRE (Hold_fdre_C_D)         0.105    -0.362    xvga1/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 kbdexport1/last_ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/cstring_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.576%)  route 0.206ns (59.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.571    -0.593    kbdexport1/clk_out_65mhz
    SLICE_X9Y65          FDRE                                         r  kbdexport1/last_ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  kbdexport1/last_ascii_reg[1]/Q
                         net (fo=16, routed)          0.206    -0.246    kbdexport1/last_ascii[1]
    SLICE_X13Y65         FDRE                                         r  kbdexport1/cstring_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.840    -0.833    kbdexport1/clk_out_65mhz
    SLICE_X13Y65         FDRE                                         r  kbdexport1/cstring_reg[17]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.132    -0.426    
    SLICE_X13Y65         FDRE (Hold_fdre_C_D)         0.066    -0.360    kbdexport1/cstring_reg[17]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 display/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.722%)  route 0.167ns (47.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.594    -0.570    display/clk_out_65mhz
    SLICE_X0Y72          FDRE                                         r  display/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  display/counter_reg[13]/Q
                         net (fo=15, routed)          0.167    -0.262    display/p_0_in[2]
    SLICE_X1Y72          LUT2 (Prop_lut2_I0_O)        0.045    -0.217 r  display/strobe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    display/strobe[1]_i_1_n_0
    SLICE_X1Y72          FDSE                                         r  display/strobe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.864    -0.809    display/clk_out_65mhz
    SLICE_X1Y72          FDSE                                         r  display/strobe_reg[1]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.132    -0.425    
    SLICE_X1Y72          FDSE (Hold_fdse_C_D)         0.092    -0.333    display/strobe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 kbdexport1/last_ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/cstring_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.210%)  route 0.210ns (59.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.571    -0.593    kbdexport1/clk_out_65mhz
    SLICE_X9Y65          FDRE                                         r  kbdexport1/last_ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  kbdexport1/last_ascii_reg[1]/Q
                         net (fo=16, routed)          0.210    -0.243    kbdexport1/last_ascii[1]
    SLICE_X11Y63         FDRE                                         r  kbdexport1/cstring_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.841    -0.832    kbdexport1/clk_out_65mhz
    SLICE_X11Y63         FDRE                                         r  kbdexport1/cstring_reg[73]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.132    -0.425    
    SLICE_X11Y63         FDRE (Hold_fdre_C_D)         0.066    -0.359    kbdexport1/cstring_reg[73]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 kbdexport1/last_ascii_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/cstring_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.596%)  route 0.181ns (52.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.572    -0.592    kbdexport1/clk_out_65mhz
    SLICE_X8Y62          FDRE                                         r  kbdexport1/last_ascii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  kbdexport1/last_ascii_reg[0]/Q
                         net (fo=16, routed)          0.181    -0.248    kbdexport1/last_ascii[0]
    SLICE_X10Y62         FDRE                                         r  kbdexport1/cstring_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.842    -0.831    kbdexport1/clk_out_65mhz
    SLICE_X10Y62         FDRE                                         r  kbdexport1/cstring_reg[80]/C
                         clock pessimism              0.275    -0.556    
                         clock uncertainty            0.132    -0.424    
    SLICE_X10Y62         FDRE (Hold_fdre_C_D)         0.059    -0.365    kbdexport1/cstring_reg[80]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 kbdexport1/kbd/myps2/shift_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/kbd/myps2/shift_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.452%)  route 0.169ns (54.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.571    -0.593    kbdexport1/kbd/myps2/clk_out_65mhz
    SLICE_X9Y63          FDRE                                         r  kbdexport1/kbd/myps2/shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  kbdexport1/kbd/myps2/shift_reg[9]/Q
                         net (fo=2, routed)           0.169    -0.283    kbdexport1/kbd/myps2/p_0_in[8]
    SLICE_X9Y63          FDRE                                         r  kbdexport1/kbd/myps2/shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=313, routed)         0.841    -0.832    kbdexport1/kbd/myps2/clk_out_65mhz
    SLICE_X9Y63          FDRE                                         r  kbdexport1/kbd/myps2/shift_reg[8]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.132    -0.461    
    SLICE_X9Y63          FDRE (Hold_fdre_C_D)         0.060    -0.401    kbdexport1/kbd/myps2/shift_reg[8]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.118    





