# RISC-V
A 32 Bit ( 5 Stage Pipelined ) RISC-V Processor Implementation in Verilog
### Processor Architecture :
![Screenshot 2024-06-22 233054](https://github.com/SaiManojGubbala/RISC-V/assets/171187843/a12e9001-813d-4f0d-ad2c-8a9f485b867e)
