#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov  9 21:45:51 2023
# Process ID: 6908
# Current directory: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18900 D:\_Code\verilog\interface_lab\RVfpga_SoC_lab5\RVfpga_SoC.xpr
# Log file: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5/vivado.log
# Journal file: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/_Code/verilog/interface_lab/RVfpga_SoC_lab5/RVfpga_SoC.xpr
update_compile_order -fileset sources_1
update_module_reference swerv_soc_syscon_wrapper_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
validate_bd_design
delete_bd_objs [get_bd_nets PWM_w_Int_v1_0_0_LEDs] [get_bd_intf_nets axi_interconnect_0_M01_AXI] [get_bd_cells PWM_w_Int_v1_0_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:PWM_w_Int:1.0 PWM_w_Int_0
endgroup
delete_bd_objs [get_bd_cells PWM_w_Int_0]
undo
undo
undo
