// Seed: 1407884778
module module_0 (
    input wire id_0,
    output wand id_1,
    input uwire id_2,
    input uwire id_3,
    output supply0 id_4,
    input wire id_5,
    input tri0 id_6,
    input wand id_7
);
  tri0 id_9 = 1;
  assign id_1 = id_2;
  wor id_10 = id_9;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    input wor id_2,
    input tri0 id_3,
    input tri id_4,
    input supply1 id_5,
    input tri0 id_6,
    input wor id_7,
    input tri0 id_8,
    input wand id_9,
    input uwire id_10,
    input supply1 id_11,
    output tri id_12,
    input supply1 id_13,
    inout tri id_14,
    input supply0 id_15,
    input uwire id_16,
    output supply0 id_17,
    input tri1 id_18,
    output supply0 id_19,
    input tri0 id_20,
    output wand id_21,
    input wire id_22
);
  assign id_21 = {1, id_5 ^ id_3, id_8, id_20, -1, id_3};
  always id_21 = -1;
  wire id_24;
  module_0 modCall_1 (
      id_2,
      id_12,
      id_13,
      id_13,
      id_12,
      id_16,
      id_18,
      id_20
  );
  assign modCall_1.id_4 = 0;
endmodule
