{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 15 10:04:34 2012 " "Info: Processing started: Wed Aug 15 10:04:34 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MainController -c MainController " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MainController -c MainController" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../vhdl/ConvolutionHV.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../vhdl/ConvolutionHV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConvolutionHV-rtl " "Info: Found design unit 1: ConvolutionHV-rtl" {  } { { "../../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 ConvolutionHV " "Info: Found entity 1: ConvolutionHV" {  } { { "../../vhdl/ConvolutionHV.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../vhdl/ConvolutionN.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../vhdl/ConvolutionN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConvolutionN-rtl " "Info: Found design unit 1: ConvolutionN-rtl" {  } { { "../../vhdl/ConvolutionN.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionN.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 ConvolutionN " "Info: Found entity 1: ConvolutionN" {  } { { "../../vhdl/ConvolutionN.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionN.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../vhdl/MAC_signed.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../vhdl/MAC_signed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAC_signed-rtl " "Info: Found design unit 1: MAC_signed-rtl" {  } { { "../../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 MAC_signed " "Info: Found entity 1: MAC_signed" {  } { { "../../vhdl/MAC_signed.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MAC_signed.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../vhdl/MainController.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../vhdl/MainController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MainController-rtl " "Info: Found design unit 1: MainController-rtl" {  } { { "../../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 MainController " "Info: Found entity 1: MainController" {  } { { "../../vhdl/MainController.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../vhdl/MemImgROM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../vhdl/MemImgROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemImgROM-rtl " "Info: Found design unit 1: MemImgROM-rtl" {  } { { "../../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 MemImgROM " "Info: Found entity 1: MemImgROM" {  } { { "../../vhdl/MemImgROM.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../vhdl/Saturator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../vhdl/Saturator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Saturator-sature " "Info: Found design unit 1: Saturator-sature" {  } { { "../../vhdl/Saturator.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/Saturator.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Saturator " "Info: Found entity 1: Saturator" {  } { { "../../vhdl/Saturator.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/Saturator.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../vhdl/SelectAC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../vhdl/SelectAC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SelectAC-conv " "Info: Found design unit 1: SelectAC-conv" {  } { { "../../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 SelectAC " "Info: Found entity 1: SelectAC" {  } { { "../../vhdl/SelectAC.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/SelectAC.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "matrix_types work ConvolutionN.vhd(5) " "Error (10481): VHDL Use Clause error at ConvolutionN.vhd(5): design library \"work\" does not contain primary unit \"matrix_types\"" {  } { { "../../vhdl/ConvolutionN.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionN.vhd" 5 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\"" 0 0 "" 0}
{ "Error" "EVRFX_VHDL_2031_UNCONVERTED" "ConvolutionN.vhd(5) " "Error (10800): VHDL error at ConvolutionN.vhd(5): selected name in use clause is not an expanded name" {  } { { "../../vhdl/ConvolutionN.vhd" "" { Text "D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionN.vhd" 5 0 0 } }  } 0 10800 "VHDL error at %1!s!: selected name in use clause is not an expanded name" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Allocated 200 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 15 10:04:35 2012 " "Error: Processing ended: Wed Aug 15 10:04:35 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 2 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 2 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
