<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2680504-A1" country="EP" doc-number="2680504" kind="A1" date="20140101" family-id="47912816" file-reference-id="318314" date-produced="20180824" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146549184" ucid="EP-2680504-A1"><document-id><country>EP</country><doc-number>2680504</doc-number><kind>A1</kind><date>20140101</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-13000455-A" is-representative="YES"><document-id mxw-id="PAPP154823107" load-source="docdb" format="epo"><country>EP</country><doc-number>13000455</doc-number><kind>A</kind><date>20130130</date><lang>EN</lang></document-id><document-id mxw-id="PAPP168045530" load-source="docdb" format="original"><country>EP</country><doc-number>13000455.9</doc-number><date>20130130</date></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140446001" ucid="TW-101122782-A" load-source="docdb"><document-id format="epo"><country>TW</country><doc-number>101122782</doc-number><kind>A</kind><date>20120626</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL-2085585915" load-source="docdb">H04L  12/947       20130101ALI20150310BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-2085585916" load-source="docdb">H04L  12/939       20130101AFI20150310BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-2085585917" load-source="docdb">G01R  31/3185      20060101ALI20150310BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-2085585918" load-source="docdb">H04L   1/18        20060101ALI20150310BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-2085585919" load-source="docdb">H04L  12/933       20130101ALI20150310BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL1988924341" load-source="docdb" scheme="CPC">H04L   1/1809      20130101 FI20131219BHEP        </classification-cpc><classification-cpc mxw-id="PCL2100271833" load-source="docdb" scheme="CPC">H04L  49/15        20130101 LA20140723BHEP        </classification-cpc><classification-cpc mxw-id="PCL2100273311" load-source="docdb" scheme="CPC">H04L  49/25        20130101 LI20140723BHEP        </classification-cpc><classification-cpc mxw-id="PCL2100273778" load-source="docdb" scheme="CPC">H04L  49/552       20130101 LI20140724BHEP        </classification-cpc><classification-cpc mxw-id="PCL2100278464" load-source="docdb" scheme="CPC">G01R  31/318505    20130101 LA20140723BHEP        </classification-cpc><classification-cpc mxw-id="PCL2100279599" load-source="docdb" scheme="CPC">G01R  31/318541    20130101 LI20140723BHEP        </classification-cpc><classification-cpc mxw-id="PCL2100280662" load-source="docdb" scheme="CPC">H04L  49/109       20130101 LA20140724BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132180036" lang="DE" load-source="patent-office">Auf ein Serienübertragungssystem aufgebrachter Chip und zugehöriges betriebssicheres Verfahren</invention-title><invention-title mxw-id="PT132180037" lang="EN" load-source="patent-office">Chip applied to serial transmission system and associated fail safe method</invention-title><invention-title mxw-id="PT132180038" lang="FR" load-source="patent-office">Puce appliquée à un système de transmission en série et procédé de sécurité associé</invention-title><citations><patent-citations><patcit mxw-id="PCIT242652026" load-source="docdb" ucid="DE-102007044820-A1"><document-id format="epo"><country>DE</country><doc-number>102007044820</doc-number><kind>A1</kind><date>20090402</date></document-id><sources><source name="SEA" category="I" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT242652025" load-source="docdb" ucid="JP-2008309741-A"><document-id format="epo"><country>JP</country><doc-number>2008309741</doc-number><kind>A</kind><date>20081225</date></document-id><sources><source name="SEA" category="A" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT242652024" load-source="docdb" ucid="US-20050097255-A1"><document-id format="epo"><country>US</country><doc-number>20050097255</doc-number><kind>A1</kind><date>20050505</date></document-id><sources><source name="SEA" category="A" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT242652027" load-source="docdb" ucid="US-20090121776-A1"><document-id format="epo"><country>US</country><doc-number>20090121776</doc-number><kind>A1</kind><date>20090514</date></document-id><sources><source name="SEA" category="A" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT242652023" load-source="docdb" ucid="US-6448671-B1"><document-id format="epo"><country>US</country><doc-number>6448671</doc-number><kind>B1</kind><date>20020910</date></document-id><sources><source name="SEA" category="I" created-by-npl="N"/></sources></patcit></patent-citations><non-patent-citations><nplcit><text>None</text><sources><source mxw-id="PNPL45130818" load-source="docdb" name="APP"/></sources></nplcit></non-patent-citations></citations></technical-data><parties><applicants><applicant mxw-id="PPAR918153391" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>SILICON TOUCH TECH INC</last-name><address><country>TW</country></address></addressbook></applicant><applicant mxw-id="PPAR918147761" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>SILICON TOUCH TECHNOLOGY, INC.</last-name></addressbook></applicant><applicant mxw-id="PPAR918990130" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Silicon Touch Technology, Inc.</last-name><iid>100833226</iid><address><street>9-4F-3 Prosperity Road I Science-Based Industrial Park</street><city>Hsin-chu</city><country>TW</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR918162187" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>CHIN CHI-YUAN</last-name><address><country>TW</country></address></addressbook></inventor><inventor mxw-id="PPAR918159661" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>CHIN, CHI-YUAN</last-name></addressbook></inventor><inventor mxw-id="PPAR918990414" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>CHIN, CHI-YUAN</last-name><address><street>No.6, Ln. 50, Zhao'an St., Zhongzheng Dist.</street><city>Taipei City</city><country>TW</country></address></addressbook></inventor><inventor mxw-id="PPAR918158749" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>CHEN KUEI-JYUN</last-name><address><country>TW</country></address></addressbook></inventor><inventor mxw-id="PPAR918149172" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>CHEN, KUEI-JYUN</last-name></addressbook></inventor><inventor mxw-id="PPAR918982831" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>CHEN, KUEI-JYUN</last-name><address><street>No.10, Ln. 79, Sec. 2, Xinnong St., Taoyuan County</street><city>Yangmei City</city><country>TW</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR918990580" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Hoefer &amp; Partner</last-name><iid>101307873</iid><address><street>Pilgersheimer Straße 20</street><city>81543 München</city><country>DE</country></address></addressbook></agent></agents></parties><international-convention-data><designated-states><ep-contracting-states><country mxw-id="DS548854200" load-source="docdb">AL</country><country mxw-id="DS548837398" load-source="docdb">AT</country><country mxw-id="DS548801759" load-source="docdb">BE</country><country mxw-id="DS548867869" load-source="docdb">BG</country><country mxw-id="DS548854278" load-source="docdb">CH</country><country mxw-id="DS548801760" load-source="docdb">CY</country><country mxw-id="DS548848508" load-source="docdb">CZ</country><country mxw-id="DS548854202" load-source="docdb">DE</country><country mxw-id="DS548801761" load-source="docdb">DK</country><country mxw-id="DS548801762" load-source="docdb">EE</country><country mxw-id="DS548847913" load-source="docdb">ES</country><country mxw-id="DS548867870" load-source="docdb">FI</country><country mxw-id="DS548867871" load-source="docdb">FR</country><country mxw-id="DS548854203" load-source="docdb">GB</country><country mxw-id="DS548801763" load-source="docdb">GR</country><country mxw-id="DS548854204" load-source="docdb">HR</country><country mxw-id="DS548848509" load-source="docdb">HU</country><country mxw-id="DS548854279" load-source="docdb">IE</country><country mxw-id="DS548801764" load-source="docdb">IS</country><country mxw-id="DS548867872" load-source="docdb">IT</country><country mxw-id="DS548801765" load-source="docdb">LI</country><country mxw-id="DS548867873" load-source="docdb">LT</country><country mxw-id="DS548837399" load-source="docdb">LU</country><country mxw-id="DS548868218" load-source="docdb">LV</country><country mxw-id="DS548868219" load-source="docdb">MC</country><country mxw-id="DS548837400" load-source="docdb">MK</country><country mxw-id="DS548837401" load-source="docdb">MT</country><country mxw-id="DS548837402" load-source="docdb">NL</country><country mxw-id="DS548848510" load-source="docdb">NO</country><country mxw-id="DS548837403" load-source="docdb">PL</country><country mxw-id="DS548801766" load-source="docdb">PT</country><country mxw-id="DS548803004" load-source="docdb">RO</country><country mxw-id="DS548801767" load-source="docdb">RS</country><country mxw-id="DS548837404" load-source="docdb">SE</country><country mxw-id="DS548854206" load-source="docdb">SI</country><country mxw-id="DS548848511" load-source="docdb">SK</country><country mxw-id="DS548848512" load-source="docdb">SM</country><country mxw-id="DS548847914" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data></bibliographic-data><abstract mxw-id="PA128669854" lang="EN" load-source="patent-office"><p id="pa01" num="0001">A chip (110, 120, 130) applied to a serial transmission system includes an input terminal, a core circuit (114, 1 24, 1 34), an output terminal, a first transmission line, a second transmission line and a spare transmission line, where the input terminal is used to receive an input signal from a source outside the chip (110, 120, 130), the output terminal is used to output an output signal, the first transmission lines is coupled between the input terminal and the core circuit (114, 124, 134), the second transmission line is coupled between the core circuit (114, 124, 1 344) and the output terminal, and the spare transmission line is coupled between the input terminal and the output terminal. When the core circuit (114, 124, 1 34) cannot process the input terminal normally, the input signal is directly transmitted to the output terminal via the spare transmission line, and the input signal serves as the output signal to be outputted from the output terminal.
<img id="iaf01" file="imgaf001.tif" wi="153" he="97" img-content="drawing" img-format="tif"/></p></abstract><abstract mxw-id="PA128499227" lang="EN" source="EPO" load-source="docdb"><p>A chip (110, 120, 130) applied to a serial transmission system includes an input terminal, a core circuit (114, 1 24, 1 34), an output terminal, a first transmission line, a second transmission line and a spare transmission line, where the input terminal is used to receive an input signal from a source outside the chip (110, 120, 130), the output terminal is used to output an output signal, the first transmission lines is coupled between the input terminal and the core circuit (114, 124, 134), the second transmission line is coupled between the core circuit (114, 124, 1 344) and the output terminal, and the spare transmission line is coupled between the input terminal and the output terminal. When the core circuit (114, 124, 1 34) cannot process the input terminal normally, the input signal is directly transmitted to the output terminal via the spare transmission line, and the input signal serves as the output signal to be outputted from the output terminal.</p></abstract><description mxw-id="PDES63955284" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><p id="p0001" num="0001">The present invention relates to a serial transmission system and associated fail safe method according to the pre-characterizing clauses of claims 1 and 8.</p><p id="p0002" num="0002">In a typical serial transmission system including a plurality of chips, an input signal sequentially goes through the first chip, the second chip, ..., to the last chip. However, if one of the chips is failed, the input signal cannot be sent to a next chip from the failed chip, therefore, all the chips next to the failed chip cannot receive and process the input signal. Therefore, how to make the chips next to the failed chip be operated normally is an important topic.</p><p id="p0003" num="0003">This in mind, the present invention aims at providing a chip applied to a serial transmission system and associated fail safe method, to solve the above-mentioned problem.</p><p id="p0004" num="0004">This is achieved by a chip and a fail safe method thereof according to claims 1 and 8. The dependent claims pertain to corresponding further developments and improvements.</p><p id="p0005" num="0005">As will be seen more clearly from the detailed description following below, a claimed chip applied to a serial transmission system comprises<!-- EPO <DP n="2"> --> an input terminal for receiving an input signal from a source outside the chip, a core circuit, an output terminal for outputting an output signal, a first transmission line, coupled between the input terminal and the core circuit, a second transmission line coupled between the core circuit and the output terminal, a spare transmission line coupled between the input terminal and the output terminal, where the first transmission line is for selectively transmitting the input signal to the core circuit, the second transmission line is for selectively transmitting an output of the core circuit to the output terminal; and when the core circuit fails to be operated normally, the input signal is directly transmitted to the output terminal via the spare transmission line, and the input signal serves as the output signal to be outputted from the output terminal.</p><p id="p0006" num="0006">Besides, a claimed fail safe method of a chip applied to a serial transmission system is provided, where the chip comprises an input terminal for receiving an input signal from a source outside the chip, a core circuit, an output terminal for outputting an output signal, a first transmission line, a second transmission line and a spare transmission line, where the first transmission line is coupled between the input terminal and the core circuit, and is utilized for selectively transmitting the input signal to the core circuit; the second transmission line is coupled between the core circuit and the output terminal, and is utilized for selectively transmitting an output of the core circuit to the output terminal; and the spare transmission line is coupled between the input terminal and the output terminal; and the fail safe method comprises:<!-- EPO <DP n="3"> --> when the core circuit fails to be operated normally, directly transmitting the input signal to the output terminal via the spare transmission line, and the input signal serves as the output signal to be outputted from the output terminal.</p><p id="p0007" num="0007">In the following, the invention is further illustrated by way of example, taking reference to the accompanying drawings. Thereof
<ul><li><figref idrefs="f0001">FIG. 1</figref> is a diagram illustrating a serial transmission system according to one embodiment of the present invention,</li><li><figref idrefs="f0002">FIG. 2</figref> is a diagram illustrating a core circuit shown in <figref idrefs="f0001">FIG. 1</figref>,</li><li><figref idrefs="f0003">FIG. 3</figref> is a diagram illustrating a serial transmission system according to another embodiment of the present invention,</li><li><figref idrefs="f0004">FIG. 4</figref> is a diagram illustrating a core circuit shown in <figref idrefs="f0003">FIG. 3</figref>,</li><li><figref idrefs="f0005">FIG. 5</figref> is a flow chart of a fail safe method of a chip applied to a serial transmission system according to one embodiment of the present invention, and</li><li><figref idrefs="f0006">FIG. 6</figref> is a flow chart of a fail safe method of a chip applied to a serial transmission system according to another embodiment of the present invention.</li></ul></p><p id="p0008" num="0008">Please refer to <figref idrefs="f0001">FIG. 1</figref>, which is a diagram illustrating a serial transmission system 100 according to one embodiment of the present invention. As shown in <figref idrefs="f0001">FIG. 1</figref>, the serial transmission system 100 includes a plurality of chips (in this embodiment, there are three chips 110, 120 and 130), where the chip 110 includes input terminals N<sub>i1</sub> and<!-- EPO <DP n="4"> --> N<sub>i2</sub>, output terminals N<sub>O1</sub> and N<sub>O2</sub>, a core circuit 112, a switch module 114, first transmission lines L1_1 and L1_2, second transmission lines L2_1 and L2_2, and spare transmission lines LB1 and LB2, where the first transmission lines L1_1 and L1_2 are coupled between the input terminals N<sub>i1</sub> and N<sub>i2</sub> and the core circuit 112, respectively, and the first transmission lines L1_1 and L1_2 are used to transmit input signals (including data signal Sin and clock signal DCK) to the core circuit 112; the second transmission lines L2_1 and L2_2 are coupled between the output terminals N<sub>O1</sub> and N<sub>O2</sub> and the core circuit 112, respectively, and the second transmission lines L2_1 and L2_2 are used to transmit outputs of the core circuit 112 to the output terminals N<sub>O1</sub> and N<sub>O2</sub>, respectively; the spare transmission lines LB1 and LB2 is coupled to the input terminals N<sub>i1</sub> and N<sub>i2</sub> and the output terminals N<sub>O1</sub> and N<sub>O2</sub>, respectively, and the spare transmission lines LB1 and LB2 are used to directly transmit the input signals from the input terminals N<sub>i1</sub> and N<sub>i2</sub> to the output terminals N<sub>O1</sub> and N<sub>O2</sub>, respectively. In addition, the switch module 114 includes a switch SW1_1 positioned on the first transmission line L1_1, a switch SW1_2 positioned on the first transmission line L1_2, a switch SW2_1 positioned on the second transmission line L2_1, a switch SW2_2 positioned on the second transmission line L2_2, a switch SWB1 positioned on the spare transmission line LB1, and a switch SWB2 positioned on the spare transmission line LB2. In addition, the chip 120 includes input terminals N<sub>i1</sub> and N<sub>i2</sub>, output terminals N<sub>O1</sub> and N<sub>O2</sub>, a core circuit 122, a switch module 124, first transmission lines L1_1 and L1_2, second<!-- EPO <DP n="5"> --> transmission lines L2_1 and L2_2, and spare transmission lines LB1 and LB2; and the chip 130 includes input terminals N<sub>i1</sub> and N<sub>i2</sub>, output terminals N<sub>O1</sub> and N<sub>O2</sub>, a core circuit 132, a switch module 134, first transmission lines L1_1 and L1_2, second transmission lines L2_1 and L2_2, and spare transmission lines LB1 and LB2. In addition, in this embodiment, the chips 110, 120 and 130 are the same.</p><p id="p0009" num="0009">Please refer to <figref idrefs="f0002">FIG. 2</figref>, which is a diagram illustrating the core circuits 112, 122 and 132 shown in <figref idrefs="f0001">FIG. 1</figref>. As shown in <figref idrefs="f0002">FIG. 2</figref>, taking the core circuit 122 as an example, the core circuit 122 comprises at least a plurality of registers 210, a control signal generating unit 220 and a fault detection unit 230, where the registers 210 are used to receive the input signal from a source outside the chip 120, and to store the data carried on the input signal. The control signal generating unit 220 is used to generate control signals Vc1 and Vc2 to control the switch module 124. The fault detection unit 230 is used to detect whether the preceding chip (i.e., chip 110) is failed. In addition, in another embodiment of the present invention, the fault detection unit 230 can be positioned outside the core circuits 112, 122 and 132.</p><p id="p0010" num="0010">In addition, in this embodiment, the switches SWB1 and SWB2 of the switch modules 114, 124 and 134 can be implemented by depletion metal-oxide-semiconductor field-effect transistors (DMOSFETs), but it is not meant to be a limitation of the present invention.<!-- EPO <DP n="6"> --></p><p id="p0011" num="0011">In the operations of the serial transmission system 100, when all the chips 110, 120 and 130 can process the input signals (the input signals include the data signal Sin and the clock signal DCK) normally, the data signal Sin and the clock signal DCK are transmitted to the chip 130 via the chips 110 and 120. Taking the chip 120 as an example, the control signal generating unit 220 generates the control signal Vc1 to switch on the switches SW1_1, SW1_2, SW2_1 and SW2_2, to make the input signals be transmitted to the core circuit 122 via the first transmission lines L1_1 and L1_2, then the input signals are transmitted from the core circuit 122 to the output terminals N<sub>O1</sub> and N<sub>O2</sub> via the second transmission lines L2_1 and L2_2. In addition, the control signal generating unit 220 generates the control signal Vc2 to switch off the switches SWB1 and SWB2, to make the input signals not be transmitted to the output terminals N<sub>O1</sub> and N<sub>O2</sub> via the spare transmission lines LB1 and LB2. In other words, when all the chips 110, 120 and 130 can process the input signals normally, the input signals are transmitted to the output terminals N<sub>O1</sub> and N<sub>O2</sub> via the first transmission lines L1_1 and L1_2, the core circuit 122 and the second transmission lines L2_1 and L2_2, and no signal will be passed through the spare transmission lines LB1 and LB2.</p><p id="p0012" num="0012">Furthermore, when something is failed in the chip 120, such as the core circuit 122 is burned out, short circuit fault, or supply voltages V<sub>DD</sub> and Vss cannot be supplied to the core circuit 122, and the core circuit 122 of the chip 120 cannot process the received signal normally, the<!-- EPO <DP n="7"> --> control signal generating unit 220 cannot generate the control signals Vc1 and Vc2 to control the switches of the switch module 124. Therefore, the first transmission lines L1_1 and L1_2 and the second transmission lines L2_1 and L2_2 are open (i.e., the signals cannot pass through), and the switches SWB1 and SWB2 respectively positioned on the spare transmission lines LB1 and LB2 are switched on because the switches SWB1 and SWB2 are implemented by DMOSFETs. Therefore, the input signals of the chip 120 can be directly transmitted to the output terminals N<sub>O1</sub> and N<sub>O2</sub> via the spare transmission lines LB1 and LB2, that is, the chip 130 can receive the input signals even when the chip 120 is failed.</p><p id="p0013" num="0013">It is noted that, the quantity, species and design of the switches of the above-mentioned switch module 124 (or the switch modules 114 and 134) are for illustrative purposes only, and are not to be limitations of the present invention. As long as when the chip 120 is normally operated, the switch module 124 can make the first transmission lines L1_1 and L1_2 and the second transmission lines L2_1 and L2_2 be conducted, and make spare transmission lines LB1 and LB2 not be conducted; and when the chip 120 is failed, the switch module 124 can make the first transmission lines L1_1 and L1_2 and the second transmission lines L2_1 and L2_2 not be conducted, and make the spare transmission lines LB1 and LB2 be conducted, the switch module 124 can have other designs. These alternative designs shall fall within the scope of the present invention.<!-- EPO <DP n="8"> --></p><p id="p0014" num="0014">In addition, because the input signals are directly transmitted to the output terminals N<sub>O1</sub> and N<sub>O2</sub> via the spare transmission lines LB1 and LB2 when the chip 120 is failed, no data is stored in the core circuit 122 of the chip 120, a data transmission problem may occur in the serial transmission system 100. For example, assuming that the serial transmission system 100 includes only three chips 110, 120 and 130, the data signal Sin is 24 bits, registers of the core circuit of each of the chips 110, 120 and 130 requires to store 8 bits data, if one of the chips is failed, its next chip may not receive the correct data. To solve this problem, the registers 210 of the chips 110, 120 and 130 can store a plurality of bits, and when the fault detection unit 230 detects that the preceding chip is not failed, the chip uses M registers of the registers 210 to store the received data; and when the fault detection unit 230 detects that the preceding chip is failed, the chip uses N registers of the registers 210 to store the received data, where N is greater than M. For example, assuming that the serial transmission system 100 includes only three chips 110, 120 and 130 and the data signal Sin is 24 bits, the chips 110, 120 and 130 can be designed to include 16 registers. If the chip 120 can be operated normally, the chip 130 merely uses 8 registers to store the received data; and if the chip 120 is failed and the fault detection unit 230 of the chip 130 detects that the chip 120 is failed, the chip 130 uses 16 registers to store the received data. That is, when the chip 120 is failed, the chip 130 will store all the data which is originally designed to be stored in the chips 120 and 130.<!-- EPO <DP n="9"> --></p><p id="p0015" num="0015">In one embodiment of the present invention, the serial transmission system 100 is applied to a light-emitting diode (LED) driving circuit, that is the chips 110, 120 and 130 are connected to LED strings, respectively, and the data signal Sin includes driving data of the LED strings.</p><p id="p0016" num="0016">Please refer to <figref idrefs="f0003">FIG. 3</figref>, which is another diagram illustrating a serial transmission system 300 according to another embodiment of the present invention. As shown in <figref idrefs="f0003">FIG. 3</figref>, the serial transmission system 300 includes a plurality of chips (in this embodiment, there are three chips 310, 320 and 330), where the chip 310 includes input terminals N<sub>i1</sub>, N<sub>i2</sub>, N<sub>i1B</sub> and N<sub>i2B</sub>, output terminals N<sub>O1</sub>, N<sub>O2</sub>, N<sub>O1B</sub> and N<sub>O2B</sub>, a core circuit 312, a switch module 314, first transmission lines L1_1, L1_2, L1_3 and L1_4, second transmission lines L2_1 and L2_2, and spare transmission lines LB1 and LB2, where the first transmission lines L1_1, L1_2, L1_3 and L1_4 are coupled between the input terminals N<sub>i1</sub>, N<sub>i2</sub>, N<sub>i1B</sub> and N<sub>i2B</sub> and the core circuit 312, respectively, and the first transmission lines L1_1, L1_2, L1_3 and L1_4 are used to transmit input signals (including data signal Sin, clock signal DCK, spare data signal SinB, spare clock signal DCKB) to the core circuit 312; the second transmission lines L2_1 and L2_2 are coupled between the output terminals N<sub>O1</sub> and N<sub>O2</sub> and the core circuit 312, respectively, and the second transmission lines L2_1 and L2_2 are used to transmit outputs of the core circuit 312 to the output terminals N<sub>O1</sub> and N<sub>O2</sub>, respectively;<!-- EPO <DP n="10"> --> the spare transmission lines LB1 and LB2 is coupled to the input terminals N<sub>i1</sub> and N<sub>i2</sub> and the output terminals N<sub>O1B</sub> and N<sub>O2B</sub>, respectively, and the spare transmission lines LB1 and LB2 are used to directly transmit the input signals from the input terminals N<sub>i1</sub> and N<sub>i2</sub> to the output terminals N<sub>O1B</sub> and N<sub>O2B</sub>, respectively. In addition, the switch module 314 includes switches SW1 and SW2, where the switch SW1 is coupled between the input terminals N<sub>i1</sub>, N<sub>i1B</sub> and the core circuit 312, and the switch SW1 is used to selectively transmit the data signal Sin or the spare data signal SinB to the core circuit 312; and the switch SW2 is coupled between the input terminals N<sub>i2</sub>, N<sub>i2B</sub> and the core circuit 312, and the switch SW2 is used to selectively transmit the clock signal DCK or the spare clock signal DCKB to the core circuit 312. In addition, the chip 320 includes input terminals N<sub>i1</sub>, N<sub>i2</sub>, N<sub>i1B</sub> and N<sub>i2B</sub>, output terminals N<sub>O1</sub>, N<sub>O2</sub>, N<sub>O1B</sub> and N<sub>O2B</sub>, a core circuit 322, a switch module 324, first transmission lines L1_1, L1_2, L1_3 and L1_4, second transmission lines L2_1 and L2_2, and spare transmission lines LB1 and LB2; and the chip 330 includes input terminals N<sub>i1</sub>, N<sub>i2</sub>, N<sub>i1B</sub> and N<sub>i2B</sub>, output terminals N<sub>O1</sub>, N<sub>O2</sub>, N<sub>O1B</sub> and N<sub>O2B</sub>, a core circuit 332, a switch module 334, first transmission lines L1_1, L1_2, L1_3 and L1_4, second transmission lines L2_1 and L2_2, and spare transmission lines LB1 and LB2. In addition, in this embodiment, the chips 310, 320 and 330 are the same.</p><p id="p0017" num="0017">Please refer to <figref idrefs="f0004">FIG. 4</figref>, which is a diagram illustrating the core circuits 312, 322 and 332 shown in <figref idrefs="f0003">FIG. 3</figref>. As shown in <figref idrefs="f0004">FIG. 4</figref>, taking the core circuit 322 as an example, the core circuit 322 comprises at least a<!-- EPO <DP n="11"> --> plurality of registers 410, a control signal generating unit 420 and a fault detection unit 430, where the registers 410 are used to receive the input signal from a source outside the chip 320, and to store the data carried on the input signal. The control signal generating unit 420 is used to generate control signal Vc to control the switches SW1 and SW2 of the switch module 324. The fault detection unit 430 is used to detect whether the preceding chip (i.e., chip 310) is failed. In addition, in another embodiment of the present invention, the fault detection unit 430 can be positioned outside the core circuits 312, 322 and 332.</p><p id="p0018" num="0018">In the operations of the serial transmission system 300, taking the chip 330 as an example, the fault detection unit 430 of the chip 330 detects whether the preceding chip 320 is failed. If the chip 320 is not failed, the control signal generating unit 420 generates the control signal Vc to control the switches SW1 and SW2 to conduct the first transmission lines L1_1 and L1_2, and the core circuit 332 can receive the data signal Sin and the clock signal DCK, then the data signal Sin and the clock signal DCK are transmitted to the output terminals N<sub>O1</sub> and N<sub>O2</sub> via the second transmission lines L2_1 and L2_2. At this time, the core circuit 332 does not receive the spare data signal SinB and the spare clock signal DCKB from the output terminals N<sub>i1B</sub> and N<sub>i2B</sub>, respectively.</p><p id="p0019" num="0019">Furthermore, when something is failed in the chip 320, such as the core circuit 322 is burned out, short circuit fault, or supply voltages V<sub>DD</sub><!-- EPO <DP n="12"> --> and Vss cannot be supplied to the core circuit 322, and the core circuit 322 of the chip 320 cannot process the received signal normally, the control signal generating unit 420 of the chip 330 generates the control signal Vc to control the switches SW1 and SW2 to conduct the first transmission lines L1_3 and L1_4. and the core circuit 332 can receive the spare data signal SinB and the spare clock signal DCKB, then the spare data signal SinB and the spare clock signal DCKB are transmitted to the output terminals N<sub>O1</sub> and N<sub>O2</sub> via the second transmission lines L2_1 and L2_2. At this time, the core circuit 332 does not receive the data signal Sin and the clock signal DCK from the output terminals N<sub>i1</sub> and N<sub>i2</sub>, respectively. In other words, when the chip 320 is failed, the input signals of the chip 330 are the same as the input signals of the chip 320, therefore, the chip 330 can receive the input signals even when the chip 320 is failed.</p><p id="p0020" num="0020">It is noted that, the quantity, species and design of the switches of the above-mentioned switch modules 314, 324 and 334 are for illustrative purposes only, and are not to be limitations of the present invention. As long as when the preceding chip is normally operated, the switch module 314/324/334 can conduct the first transmission lines L1_1 and L1_2 (the core circuit receives the data signal Sin and the clock signal DCK), and not conduct the first transmission lines L1_3 and L1_4 (the core circuit does not receive the spare data signal SinB and the spare clock signal DCKB); and when the preceding chip is failed, the switch module 314/324/334 does not conduct the first transmission<!-- EPO <DP n="13"> --> lines L1_1 and L1_2 (the core circuit does not receive the data signal Sin and the clock signal DCK ), but the first transmission lines L1_3 and L1_4 are conducted (the core circuit receives the spare data signal SinB and the spare clock signal DCKB), the switch module 314/324/334 can have other designs. These alternative designs shall fall within the scope of the present invention.</p><p id="p0021" num="0021">In addition, because the input signals are directly transmitted to the chip 330 via the output terminals N<sub>O1B</sub> and N<sub>O2B</sub> and the spare transmission lines LB1 and LB2 when the chip 320 is failed, no data is stored in the core circuit 322 of the chip 320, a data transmission problem may occur in the serial transmission system 300. For example, assuming that the serial transmission system 300 includes only three chips 310, 320 and 330, the data signal Sin is 24 bits, registers of the core circuit of each of the chips 310, 320 and 330 requires to store 8 bits data, if one of the chips is failed, its next chip may not receive the correct data. To solve this problem, the registers 410 of the chips 310, 320 and 330 can store a plurality of bits, and when the fault detection unit 430 detects that the preceding chip is not failed, the chip uses M registers of the registers 410 to store the received data; and when the fault detection unit 430 detects that the preceding chip is failed, the chip uses N registers of the registers 410 to store the received data, where N is greater than M. For example, assuming that the serial transmission system 300 includes only three chips 310, 320 and 330 and the data signal Sin is 24 bits, the chips 310, 320 and 330 can be<!-- EPO <DP n="14"> --> designed to include 16 registers. If the chip 320 can be operated normally, the chip 330 merely uses 8 registers to store the received data; and if the chip 320 is failed and the fault detection unit 430 of the chip 330 detects that the chip 320 is failed, the chip 330 uses 16 registers to store the received data. That is, when the chip 320 is failed, the chip 330 will store all the data which is originally designed to be stored in the chips 320 and 330.</p><p id="p0022" num="0022">In one embodiment of the present invention, the serial transmission system 300 is applied to a light-emitting diode (LED) driving circuit, that is the chips 310, 320 and 330 are connected to LED strings, respectively, and the data signal Sin includes driving data of the LED strings.</p><p id="p0023" num="0023">Please refer to <figref idrefs="f0005">FIG. 5</figref>, which is a flow chart of a fail safe method of a chip applied to a serial transmission system according to one embodiment of the present invention. Referring to <figref idrefs="f0001">FIG. 1</figref> and <figref idrefs="f0005">FIG. 5</figref>, the flow is described as follows:
<ul><li>Step 500: provide a chip, where the chip includes an input terminal for receiving an input signal, a core circuit, an output terminal for outputting an output signal, a first transmission line, a second transmission line and a spare transmission line, where the first transmission line is coupled between the input terminal and the core circuit, the second transmission line is coupled between the output terminal and the core circuit,<!-- EPO <DP n="15"> --> and the spare transmission line is coupled between the input terminal and the output terminal.</li><li>Step 502: when the core circuit fails to process the input signal normally, the input signal is directly transmitted to the output terminal via the spare transmission line, and the input signal serves as the output signal to be outputted from the output terminal.</li></ul></p><p id="p0024" num="0024">Please refer to <figref idrefs="f0006">FIG. 6</figref>, which is a flow chart of a fail safe method of a chip applied to a serial transmission system according to another embodiment of the present invention. Referring to <figref idrefs="f0001">FIG. 1</figref> and <figref idrefs="f0006">FIG. 6</figref>, the flow is described as follows:
<ul><li>Step 600: provide a chip, where the chip includes a first input terminal for receiving a first input signal from a source outside the chip, a core circuit for processing the first input signal to generate an output signal, a first output terminal, a second output terminal and a spare transmission line coupled between the first input terminal and the second output terminal.</li><li>Step 602: transmit the output signal to the first output terminal, and output the output signal.</li><li>Step 604: transmit the first input signal to the second output terminal via the spare transmission line, and directly output the first input signal from the second output terminal.</li></ul></p><p id="p0025" num="0025">Briefly summarized, in the chip applied to a serial transmission<!-- EPO <DP n="16"> --> system and associated fail safe method of the present invention, spare transmission lines are designed to make sure that the chips next to a failed chip can be operated normally. In addition, a size of the registers of the chip can be adjusted by referring a status of the preceding chip (fail or not), to prevent from data transmission problem in the serial transmission system.</p><p id="p0026" num="0026">All combinations and sub-combinations of the above-described features also belong to the invention.</p></description><claims mxw-id="PCLM56976199" lang="EN" load-source="patent-office"><!-- EPO <DP n="17"> --><claim id="c-en-0001" num="0001"><claim-text>A chip (110, 120, 130) applied to a serial transmission system (100), <b>characterized by</b>:
<claim-text>an input terminal, for receiving an input signal from a source outside the chip;</claim-text>
<claim-text>a core circuit (112, 122, 132);</claim-text>
<claim-text>an output terminal, for outputting an output signal;</claim-text>
<claim-text>a first transmission line, coupled between the input terminal and the core circuit (112, 122, 132), for selectively transmitting the input signal to the core circuit (112, 122, 132);</claim-text>
<claim-text>a second transmission line, coupled between the core circuit (112, 122, 132) and the output terminal, for selectively transmitting an output of the core circuit (112, 122, 132) to the output terminal;</claim-text>
<claim-text>a spare transmission line, coupled between the input terminal and the output terminal;</claim-text>
wherein when the core circuit (112, 122, 132) fails to be operated normally, the input signal is directly transmitted to the output terminal via the spare transmission line, and the input signal serves as the output signal to be outputted from the output terminal.</claim-text></claim><claim id="c-en-0002" num="0002"><claim-text>The chip (110, 120, 130) of claim 1, <b>characterized in that</b> when the core circuit (112, 122, 132) is operated normally, the core circuit (112, 122, 132) transmits its output to the output terminal via the second transmission line, and the output of the core circuit (112,<!-- EPO <DP n="18"> --> 122, 132) serves as the output signal to be outputted from the output terminal; and the input signal is not transmitted to the output terminal via the spare transmission line.</claim-text></claim><claim id="c-en-0003" num="0003"><claim-text>The chip (110, 120, 130) of claim 1, <b>characterized by</b>:
<claim-text>a switch module (114, 124, 134), positioned on the spare transmission line, for selectively conducting the spare transmission line.</claim-text></claim-text></claim><claim id="c-en-0004" num="0004"><claim-text>The chip (110, 120, 130) of claim 3, <b>characterized in that</b> when the core circuit (112, 122, 132) is operated normally, the core circuit (112, 122, 132) generates at least one control signal to control the switch module (114, 124, 134) not conduct the spare transmission line; and wherein when the core circuit (112, 122, 132) fails to be operated normally, the core circuit (112, 122, 132) does not generate the at least one control signal to the switch module (114, 124, 1 34), and the switch module (114, 124, 134) conducts the spare transmission line.</claim-text></claim><claim id="c-en-0005" num="0005"><claim-text>The chip (110, 120, 130) of claim 3, <b>characterized in that</b> the switch module (114, 124, 1 34) is also positioned on the first transmission line and the second transmission line, and is utilized for selectively conducting the first transmission line and the second transmission line.<!-- EPO <DP n="19"> --></claim-text></claim><claim id="c-en-0006" num="0006"><claim-text>The chip (110, 120, 130) of claim 5, <b>characterized in that</b> when the core circuit (114, 124, 1 34) is operated normally, the core circuit (114, 124, 1 34) generates at least one control signal to control the switch module (114, 124, 134) to conduct the first transmission line, to conduct the second transmission line, and to not conduct the spare transmission line; and when the core circuit (114, 124, 134) fails to be operated normally, the core circuit (114, 124, 134) does not generate the at least one control signal to the switch module (114, 124, 134), and the switch module (114, 124, 134) conducts the spare transmission line, and does not conduct the first transmission line and the second transmission line.</claim-text></claim><claim id="c-en-0007" num="0007"><claim-text>The chip (110, 120, 130) of claim 1, <b>characterized by</b>:
<claim-text>a plurality of registers, positioned inside or outside the core circuit (114, 124, 134); and</claim-text>
<claim-text>a fault detection unit, positioned inside or outside the core circuit (114, 124, 134), for determining whether a preceding chip (110, 120, 130) positioned before the chip (110, 120, 130) in the serial transmission system is failed or not;</claim-text>
wherein when the fault detection unit determines that the preceding chip (110, 120, 130) is not failed, the chip (110, 120, 130) merely utilizes M registers of the plurality of registers to receive the input signal; and when the fault detection unit determines that the preceding chip (110, 120, 130) is failed, the chip (110, 120, 130) utilizes N registers of the plurality of registers to receive the input<!-- EPO <DP n="20"> --> signal, where N and M are positive integers, and N is greater than M.</claim-text></claim><claim id="c-en-0008" num="0008"><claim-text>A fail safe method of a chip (110, 120, 130) applied to a serial transmission system, <b>characterized in that</b> the chip (110, 120, 130) comprises an input terminal for receiving an input signal from a source outside the chip (110, 120, 130), a core circuit (114, 124, 134), an output terminal for outputting an output signal, a first transmission line, a second transmission line and a spare transmission line, where the first transmission line is coupled between the input terminal and the core circuit (114, 124, 134), and is utilized for selectively transmitting the input signal to the core circuit (114, 124, 134); the second transmission line is coupled between the core circuit (114, 124, 1 34) and the output terminal, and is utilized for selectively transmitting an output of the core circuit (114, 124, 134) to the output terminal; and the spare transmission line is coupled between the input terminal and the output terminal; and the fail safe method comprises:
<claim-text>when the core circuit (114, 124, 134) fails to be operated normally, directly transmitting the input signal to the output terminal via the spare transmission line, and the input signal serves as the output signal to be outputted from the output terminal.</claim-text></claim-text></claim><claim id="c-en-0009" num="0009"><claim-text>The fail safe method of claim 8, <b>characterized by</b>:
<claim-text>when the core circuit (114, 124, 134) is operated normally:
<claim-text>transmitting the output of the core circuit (114, 124, 134) to<!-- EPO <DP n="21"> --> the output terminal via the second transmission line, and the output of the core circuit (114, 124, 134) serves as the output signal to be outputted from the output terminal; and</claim-text>
<claim-text>not transmitting the input signal to the output terminal via the spare transmission line.</claim-text></claim-text></claim-text></claim><claim id="c-en-0010" num="0010"><claim-text>The fail safe method of claim 8, <b>characterized by</b>:
<claim-text>selectively conducting the spare transmission line.</claim-text></claim-text></claim><claim id="c-en-0011" num="0011"><claim-text>The fail safe method of claim 10, <b>characterized by</b>:
<claim-text>when the core circuit (114, 124, 134) is operated normally, generating at least one control signal to control not conducting the spare transmission line; and</claim-text>
<claim-text>when the core circuit (114, 124, 134) fails to be operated normally, not generating the at least one control signal to conduct the spare transmission line.</claim-text></claim-text></claim><claim id="c-en-0012" num="0012"><claim-text>The fail safe method of claim 10, <b>characterized by</b>:
<claim-text>selectively conducting the first transmission line and the second transmission line.</claim-text></claim-text></claim><claim id="c-en-0013" num="0013"><claim-text>The fail safe method of claim 12, <b>characterized by</b>:
<claim-text>when the core circuit (114, 124, 1 34) is operated normally, generating at least one control signal to control conducting the<!-- EPO <DP n="22"> --> first transmission line, conducting the second transmission line, and not conducting the spare transmission line; and</claim-text>
<claim-text>when the core circuit (114, 124, 134) fails to be operated normally, not generating the at least one control signal to conduct the spare transmission line, and not conduct the first transmission line and the second transmission line.</claim-text></claim-text></claim><claim id="c-en-0014" num="0014"><claim-text>The fail safe method of claim 8, <b>characterized in that</b> the chip (110, 120, 130) comprises a plurality of registers positioned inside or outside the core circuit (114, 124, 134), and the fail safe method comprises:
<claim-text>determining whether a preceding chip (110, 120, 130) positioned before the chip (110, 120, 130) in the serial transmission system is failed or not;</claim-text>
<claim-text>when it is determined that the preceding chip (110, 120, 130) is not failed, the chip (110, 120, 130) merely utilizes M registers of the plurality of registers to receive the input signal; and</claim-text>
<claim-text>when it is determined that the preceding chip (110, 120, 130) is failed, the chip (110, 120, 130) utilizes N registers of the plurality of registers to receive the input signal, where N and M are positive integers, and N is greater than M.</claim-text></claim-text></claim></claims><drawings mxw-id="PDW16666982" load-source="patent-office"><!-- EPO <DP n="23"> --><figure id="f0001" num="1"><img id="if0001" file="imgf0001.tif" wi="145" he="229" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="24"> --><figure id="f0002" num="2"><img id="if0002" file="imgf0002.tif" wi="108" he="173" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="25"> --><figure id="f0003" num="3"><img id="if0003" file="imgf0003.tif" wi="146" he="227" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="26"> --><figure id="f0004" num="4"><img id="if0004" file="imgf0004.tif" wi="104" he="163" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="27"> --><figure id="f0005" num="5"><img id="if0005" file="imgf0005.tif" wi="120" he="160" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="28"> --><figure id="f0006" num="6"><img id="if0006" file="imgf0006.tif" wi="120" he="153" img-content="drawing" img-format="tif"/></figure></drawings><search-report-data><doc-page id="srep0001" file="srep0001.tif" wi="157" he="233" type="tif"/><doc-page id="srep0002" file="srep0002.tif" wi="159" he="233" type="tif"/></search-report-data><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
