{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618915148704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618915148708 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 20 12:39:08 2021 " "Processing started: Tue Apr 20 12:39:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618915148708 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618915148708 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga-master -c fpga-master " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga-master -c fpga-master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618915148708 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618915148811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga-master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga-master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 master-behavioural " "Found design unit 1: master-behavioural" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618915154202 ""} { "Info" "ISGN_ENTITY_NAME" "1 master " "Found entity 1: master" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618915154202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618915154202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myAltPll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file myAltPll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myaltpll-SYN " "Found design unit 1: myaltpll-SYN" {  } { { "myAltPll.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/myAltPll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618915154203 ""} { "Info" "ISGN_ENTITY_NAME" "1 myAltPll " "Found entity 1: myAltPll" {  } { { "myAltPll.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/myAltPll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618915154203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618915154203 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "master " "Elaborating entity \"master\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618915154230 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mcuUartRx fpga-master.vhd(30) " "VHDL Signal Declaration warning at fpga-master.vhd(30): used implicit default value for signal \"mcuUartRx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1618915154231 "|master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pllLock fpga-master.vhd(43) " "Verilog HDL or VHDL warning at fpga-master.vhd(43): object \"pllLock\" assigned a value but never read" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618915154231 "|master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lsasBusIn fpga-master.vhd(45) " "Verilog HDL or VHDL warning at fpga-master.vhd(45): object \"lsasBusIn\" assigned a value but never read" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618915154231 "|master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hBusDIn fpga-master.vhd(49) " "Verilog HDL or VHDL warning at fpga-master.vhd(49): object \"hBusDIn\" assigned a value but never read" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618915154231 "|master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcuSpiDIn fpga-master.vhd(53) " "Verilog HDL or VHDL warning at fpga-master.vhd(53): object \"mcuSpiDIn\" assigned a value but never read" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618915154231 "|master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myAltPll myAltPll:myAltPll_inst " "Elaborating entity \"myAltPll\" for hierarchy \"myAltPll:myAltPll_inst\"" {  } { { "fpga-master.vhd" "myAltPll_inst" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618915154237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll myAltPll:myAltPll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"myAltPll:myAltPll_inst\|altpll:altpll_component\"" {  } { { "myAltPll.vhd" "altpll_component" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/myAltPll.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618915154262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myAltPll:myAltPll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"myAltPll:myAltPll_inst\|altpll:altpll_component\"" {  } { { "myAltPll.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/myAltPll.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618915154263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myAltPll:myAltPll_inst\|altpll:altpll_component " "Instantiated megafunction \"myAltPll:myAltPll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=myAltPll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=myAltPll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618915154263 ""}  } { { "myAltPll.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/myAltPll.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1618915154263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/myAltPll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/myAltPll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 myAltPll_altpll " "Found entity 1: myAltPll_altpll" {  } { { "db/myAltPll_altpll.v" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/db/myAltPll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618915154291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618915154291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myAltPll_altpll myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated " "Elaborating entity \"myAltPll_altpll\" for hierarchy \"myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618915154291 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mcuI2cSda " "bidirectional pin \"mcuI2cSda\" has no driver" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1618915154492 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1618915154492 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[0\]~synth " "Node \"lsasBus\[0\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154502 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[1\]~synth " "Node \"lsasBus\[1\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154502 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[2\]~synth " "Node \"lsasBus\[2\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154502 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[3\]~synth " "Node \"lsasBus\[3\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154502 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[4\]~synth " "Node \"lsasBus\[4\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154502 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[5\]~synth " "Node \"lsasBus\[5\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154502 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[6\]~synth " "Node \"lsasBus\[6\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154502 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[7\]~synth " "Node \"lsasBus\[7\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154502 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[8\]~synth " "Node \"lsasBus\[8\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154502 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[9\]~synth " "Node \"lsasBus\[9\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154502 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[10\]~synth " "Node \"lsasBus\[10\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154502 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[11\]~synth " "Node \"lsasBus\[11\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154502 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[12\]~synth " "Node \"lsasBus\[12\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154502 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[13\]~synth " "Node \"lsasBus\[13\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154502 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[14\]~synth " "Node \"lsasBus\[14\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154502 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[15\]~synth " "Node \"lsasBus\[15\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154502 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[16\]~synth " "Node \"lsasBus\[16\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154502 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[17\]~synth " "Node \"lsasBus\[17\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154502 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[18\]~synth " "Node \"lsasBus\[18\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154502 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[19\]~synth " "Node \"lsasBus\[19\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154502 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[20\]~synth " "Node \"lsasBus\[20\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154502 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[21\]~synth " "Node \"lsasBus\[21\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154502 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[22\]~synth " "Node \"lsasBus\[22\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154502 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[23\]~synth " "Node \"lsasBus\[23\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154502 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[24\]~synth " "Node \"lsasBus\[24\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154502 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[25\]~synth " "Node \"lsasBus\[25\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154502 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[26\]~synth " "Node \"lsasBus\[26\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154502 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[27\]~synth " "Node \"lsasBus\[27\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154502 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[28\]~synth " "Node \"lsasBus\[28\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154502 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[29\]~synth " "Node \"lsasBus\[29\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154502 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[30\]~synth " "Node \"lsasBus\[30\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154502 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[31\]~synth " "Node \"lsasBus\[31\]~synth\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154502 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1618915154502 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mcuUartRx GND " "Pin \"mcuUartRx\" is stuck at GND" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618915154503 "|master|mcuUartRx"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] VCC " "Pin \"leds\[0\]\" is stuck at VCC" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618915154503 "|master|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618915154503 "|master|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618915154503 "|master|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618915154503 "|master|leds[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1618915154503 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1618915154540 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618915154749 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618915154749 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slowClk " "No output dependent on input pin \"slowClk\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154772 "|master|slowClk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuSpiCk " "No output dependent on input pin \"mcuSpiCk\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154772 "|master|mcuSpiCk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuSpiCs " "No output dependent on input pin \"mcuSpiCs\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154772 "|master|mcuSpiCs"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuUartTx " "No output dependent on input pin \"mcuUartTx\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154772 "|master|mcuUartTx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuI2cScl " "No output dependent on input pin \"mcuI2cScl\"" {  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618915154772 "|master|mcuI2cScl"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1618915154772 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "105 " "Implemented 105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618915154773 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618915154773 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "46 " "Implemented 46 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1618915154773 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618915154773 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1618915154773 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618915154773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "702 " "Peak virtual memory: 702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618915154778 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 20 12:39:14 2021 " "Processing ended: Tue Apr 20 12:39:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618915154778 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618915154778 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618915154778 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618915154778 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1618915155339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618915155340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 20 12:39:15 2021 " "Processing started: Tue Apr 20 12:39:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618915155340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1618915155340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fpga-master -c fpga-master " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fpga-master -c fpga-master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1618915155340 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1618915155362 ""}
{ "Info" "0" "" "Project  = fpga-master" {  } {  } 0 0 "Project  = fpga-master" 0 0 "Fitter" 0 0 1618915155362 ""}
{ "Info" "0" "" "Revision = fpga-master" {  } {  } 0 0 "Revision = fpga-master" 0 0 "Fitter" 0 0 1618915155362 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1618915155389 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpga-master 10CL025YE144C8G " "Selected device 10CL025YE144C8G for design \"fpga-master\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1618915155392 ""}
{ "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_TOP" "" "Selected Migration Device List" { { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "10CL006YE144C8G " "Selected 10CL006YE144C8G for migration" {  } {  } 0 119019 "Selected %1!s! for migration" 0 0 "Design Software" 0 -1 1618915155409 ""} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "10CL010YE144C8G " "Selected 10CL010YE144C8G for migration" {  } {  } 0 119019 "Selected %1!s! for migration" 0 0 "Design Software" 0 -1 1618915155409 ""} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "10CL016YE144C8G " "Selected 10CL016YE144C8G for migration" {  } {  } 0 119019 "Selected %1!s! for migration" 0 0 "Design Software" 0 -1 1618915155409 ""}  } {  } 0 119018 "Selected Migration Device List" 0 0 "Fitter" 0 -1 1618915155409 ""}
{ "Info" "IMPP_MPP_NUM_MIGRATABLE_IO" "77 " "Selected migration device list is legal with 77 total of migratable pins" {  } {  } 0 119021 "Selected migration device list is legal with %1!d! total of migratable pins" 0 0 "Fitter" 0 -1 1618915155488 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1618915155489 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1618915155489 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_PLL_MIGRATION_INFO_BEING_USED" "" "PLL constraints from migration devices are also being used" {  } { { "db/myAltPll_altpll.v" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/db/myAltPll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15552 "PLL constraints from migration devices are also being used" 0 0 "Design Software" 0 -1 1618915155512 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/myAltPll_altpll.v" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/db/myAltPll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1618915155512 ""}  } { { "db/myAltPll_altpll.v" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/db/myAltPll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1618915155512 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1618915155589 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 1 0 "Fitter" 0 -1 1618915155606 ""}
{ "Info" "IFCUDA_FCUDA_MIGRATION_PIN_CANNOT_BE_USED_AS" "6 differential receiver " "Selected device migration path cannot use 6 pins as differential receiver I/Os" { { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "10 " "Pin 10" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1618915155641 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "39 " "Pin 39" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1618915155641 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "51 " "Pin 51" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1618915155641 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "85 " "Pin 85" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1618915155641 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "121 " "Pin 121" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1618915155641 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "135 " "Pin 135" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1618915155641 ""}  } {  } 2 165059 "Selected device migration path cannot use %1!llu! pins as %2!s! I/Os" 0 0 "Fitter" 0 -1 1618915155641 ""}
{ "Info" "IFCUDA_FCUDA_MIGRATION_PIN_CANNOT_BE_USED_AS" "7 differential transmitter " "Selected device migration path cannot use 7 pins as differential transmitter I/Os" { { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "10 " "Pin 10" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1618915155641 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "39 " "Pin 39" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1618915155641 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "51 " "Pin 51" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1618915155641 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "71 " "Pin 71" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1618915155641 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "85 " "Pin 85" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1618915155641 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "121 " "Pin 121" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1618915155641 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "135 " "Pin 135" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1618915155641 ""}  } {  } 2 165059 "Selected device migration path cannot use %1!llu! pins as %2!s! I/Os" 0 0 "Fitter" 0 -1 1618915155641 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1618915155643 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1618915155643 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1618915155643 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1618915155643 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1618915155643 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1618915155645 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1618915155844 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1618915155844 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "mainClk~input (placed in PIN 22 (CLK0, DIFFCLK_0p)) " "Promoted node mainClk~input (placed in PIN 22 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1618915155901 ""}  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618915155901 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1618915155901 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1618915155901 ""}  } { { "db/myAltPll_altpll.v" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/db/myAltPll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618915155901 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Promoted node reset~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1618915155901 ""}  } { { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1618915155901 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga-master.out.sdc " "Reading SDC File: 'fpga-master.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1618915155990 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "mainClk (Rise) myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From mainClk (Rise) to myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1618915155996 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1618915155996 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1618915155997 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1618915155997 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1618915155997 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000      mainClk " " 100.000      mainClk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1618915155997 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " 100.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1618915155997 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1618915155997 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1618915156001 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1618915156001 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1618915156001 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1618915156002 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1618915156003 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1618915156003 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1618915156003 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1618915156004 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1618915156013 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1618915156014 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1618915156014 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\|pll1 0 " "PLL \"myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\|pll1 driven by mainClk~inputclkctrl which is OUTCLK output port of Clock control block type node mainClk~inputclkctrl " "Input port INCLK\[0\] of node \"myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\|pll1\" is driven by mainClk~inputclkctrl which is OUTCLK output port of Clock control block type node mainClk~inputclkctrl" {  } { { "db/myAltPll_altpll.v" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/db/myAltPll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "myAltPll.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/myAltPll.vhd" 141 0 0 } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 77 0 0 } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 13 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1618915156046 ""}  } { { "db/myAltPll_altpll.v" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/db/myAltPll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "myAltPll.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/myAltPll.vhd" 141 0 0 } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 77 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1618915156046 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\|pll1 clk\[0\] hBusnCk~output " "PLL \"myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"hBusnCk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/myAltPll_altpll.v" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/db/myAltPll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/opt/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "myAltPll.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/myAltPll.vhd" 141 0 0 } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 77 0 0 } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 19 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1618915156047 ""}
{ "Warning" "WFSAC_FSAC_CK_CKN_PLACED_ON_PLL_PIN" "hBusnCk " "CK/CKn pin hBusnCk has been placed on a PLL CLKOUT pin. The pin should be placed on Differential IO (DIFFIO) pins only." {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { hBusnCk } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusnCk" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176687 "CK/CKn pin %1!s! has been placed on a PLL CLKOUT pin. The pin should be placed on Differential IO (DIFFIO) pins only." 0 0 "Fitter" 0 -1 1618915156056 ""}
{ "Warning" "WFSAC_FSAC_CK_CKN_PLACED_ON_PLL_PIN" "hBusCk " "CK/CKn pin hBusCk has been placed on a PLL CLKOUT pin. The pin should be placed on Differential IO (DIFFIO) pins only." {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { hBusCk } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusCk" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176687 "CK/CKn pin %1!s! has been placed on a PLL CLKOUT pin. The pin should be placed on Differential IO (DIFFIO) pins only." 0 0 "Fitter" 0 -1 1618915156057 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618915156057 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1618915156059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1618915156563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618915156591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1618915156603 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1618915156707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618915156707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1618915156868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X43_Y23 X53_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X43_Y23 to location X53_Y34" {  } { { "loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X43_Y23 to location X53_Y34"} { { 12 { 0 ""} 43 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1618915157463 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1618915157463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1618915157496 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1618915157496 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1618915157496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618915157497 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1618915157575 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1618915157579 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1618915157709 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1618915157709 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1618915157860 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618915158115 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1618915158335 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1618915158335 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1618915158338 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "53 Cyclone 10 LP " "53 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "slowClk 3.3-V LVTTL 23 " "Pin slowClk uses I/O standard 3.3-V LVTTL at 23" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { slowClk } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "slowClk" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuSpiCk 3.3-V LVTTL 25 " "Pin mcuSpiCk uses I/O standard 3.3-V LVTTL at 25" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { mcuSpiCk } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiCk" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuSpiCs 3.3-V LVTTL 11 " "Pin mcuSpiCs uses I/O standard 3.3-V LVTTL at 11" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { mcuSpiCs } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiCs" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuUartTx 3.3-V LVTTL 10 " "Pin mcuUartTx uses I/O standard 3.3-V LVTTL at 10" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { mcuUartTx } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuUartTx" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuI2cScl 3.3-V LVTTL 6 " "Pin mcuI2cScl uses I/O standard 3.3-V LVTTL at 6" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { mcuI2cScl } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuI2cScl" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuI2cSda 3.3-V LVTTL 7 " "Pin mcuI2cSda uses I/O standard 3.3-V LVTTL at 7" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { mcuI2cSda } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuI2cSda" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusD\[0\] 3.3-V LVTTL 58 " "Pin hBusD\[0\] uses I/O standard 3.3-V LVTTL at 58" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { hBusD[0] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusD\[0\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusD\[1\] 3.3-V LVTTL 59 " "Pin hBusD\[1\] uses I/O standard 3.3-V LVTTL at 59" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { hBusD[1] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusD\[1\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusD\[2\] 3.3-V LVTTL 49 " "Pin hBusD\[2\] uses I/O standard 3.3-V LVTTL at 49" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { hBusD[2] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusD\[2\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusD\[3\] 3.3-V LVTTL 50 " "Pin hBusD\[3\] uses I/O standard 3.3-V LVTTL at 50" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { hBusD[3] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusD\[3\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusD\[4\] 3.3-V LVTTL 46 " "Pin hBusD\[4\] uses I/O standard 3.3-V LVTTL at 46" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { hBusD[4] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusD\[4\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusD\[5\] 3.3-V LVTTL 60 " "Pin hBusD\[5\] uses I/O standard 3.3-V LVTTL at 60" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { hBusD[5] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusD\[5\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusD\[6\] 3.3-V LVTTL 65 " "Pin hBusD\[6\] uses I/O standard 3.3-V LVTTL at 65" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { hBusD[6] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusD\[6\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusD\[7\] 3.3-V LVTTL 66 " "Pin hBusD\[7\] uses I/O standard 3.3-V LVTTL at 66" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { hBusD[7] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusD\[7\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hBusRwds 3.3-V LVTTL 51 " "Pin hBusRwds uses I/O standard 3.3-V LVTTL at 51" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { hBusRwds } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusRwds" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuSpiIo\[0\] 3.3-V LVTTL 33 " "Pin mcuSpiIo\[0\] uses I/O standard 3.3-V LVTTL at 33" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { mcuSpiIo[0] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiIo\[0\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuSpiIo\[1\] 3.3-V LVTTL 32 " "Pin mcuSpiIo\[1\] uses I/O standard 3.3-V LVTTL at 32" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { mcuSpiIo[1] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiIo\[1\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuSpiIo\[2\] 3.3-V LVTTL 31 " "Pin mcuSpiIo\[2\] uses I/O standard 3.3-V LVTTL at 31" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { mcuSpiIo[2] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiIo\[2\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuSpiIo\[3\] 3.3-V LVTTL 28 " "Pin mcuSpiIo\[3\] uses I/O standard 3.3-V LVTTL at 28" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { mcuSpiIo[3] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuSpiIo\[3\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[0\] 3.3-V LVTTL 76 " "Pin lsasBus\[0\] uses I/O standard 3.3-V LVTTL at 76" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[0] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[0\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[1\] 3.3-V LVTTL 77 " "Pin lsasBus\[1\] uses I/O standard 3.3-V LVTTL at 77" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[1] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[1\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[2\] 3.3-V LVTTL 80 " "Pin lsasBus\[2\] uses I/O standard 3.3-V LVTTL at 80" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[2] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[2\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[3\] 3.3-V LVTTL 83 " "Pin lsasBus\[3\] uses I/O standard 3.3-V LVTTL at 83" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[3] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[3\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[4\] 3.3-V LVTTL 85 " "Pin lsasBus\[4\] uses I/O standard 3.3-V LVTTL at 85" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[4] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[4\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[5\] 3.3-V LVTTL 86 " "Pin lsasBus\[5\] uses I/O standard 3.3-V LVTTL at 86" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[5] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[5\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[6\] 3.3-V LVTTL 87 " "Pin lsasBus\[6\] uses I/O standard 3.3-V LVTTL at 87" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[6] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[6\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[7\] 3.3-V LVTTL 98 " "Pin lsasBus\[7\] uses I/O standard 3.3-V LVTTL at 98" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[7] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[7\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[8\] 3.3-V LVTTL 99 " "Pin lsasBus\[8\] uses I/O standard 3.3-V LVTTL at 99" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[8] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[8\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[9\] 3.3-V LVTTL 100 " "Pin lsasBus\[9\] uses I/O standard 3.3-V LVTTL at 100" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[9] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[9\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[10\] 3.3-V LVTTL 101 " "Pin lsasBus\[10\] uses I/O standard 3.3-V LVTTL at 101" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[10] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[10\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[11\] 3.3-V LVTTL 103 " "Pin lsasBus\[11\] uses I/O standard 3.3-V LVTTL at 103" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[11] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[11\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[12\] 3.3-V LVTTL 105 " "Pin lsasBus\[12\] uses I/O standard 3.3-V LVTTL at 105" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[12] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[12\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[13\] 3.3-V LVTTL 106 " "Pin lsasBus\[13\] uses I/O standard 3.3-V LVTTL at 106" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[13] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[13\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[14\] 3.3-V LVTTL 111 " "Pin lsasBus\[14\] uses I/O standard 3.3-V LVTTL at 111" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[14] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[14\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[15\] 3.3-V LVTTL 112 " "Pin lsasBus\[15\] uses I/O standard 3.3-V LVTTL at 112" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[15] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[15\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[16\] 3.3-V LVTTL 113 " "Pin lsasBus\[16\] uses I/O standard 3.3-V LVTTL at 113" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[16] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[16\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[17\] 3.3-V LVTTL 114 " "Pin lsasBus\[17\] uses I/O standard 3.3-V LVTTL at 114" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[17] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[17\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[18\] 3.3-V LVTTL 115 " "Pin lsasBus\[18\] uses I/O standard 3.3-V LVTTL at 115" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[18] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[18\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[19\] 3.3-V LVTTL 119 " "Pin lsasBus\[19\] uses I/O standard 3.3-V LVTTL at 119" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[19] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[19\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[20\] 3.3-V LVTTL 120 " "Pin lsasBus\[20\] uses I/O standard 3.3-V LVTTL at 120" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[20] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[20\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[21\] 3.3-V LVTTL 121 " "Pin lsasBus\[21\] uses I/O standard 3.3-V LVTTL at 121" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[21] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[21\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[22\] 3.3-V LVTTL 125 " "Pin lsasBus\[22\] uses I/O standard 3.3-V LVTTL at 125" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[22] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[22\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[23\] 3.3-V LVTTL 132 " "Pin lsasBus\[23\] uses I/O standard 3.3-V LVTTL at 132" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[23] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[23\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[24\] 3.3-V LVTTL 133 " "Pin lsasBus\[24\] uses I/O standard 3.3-V LVTTL at 133" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[24] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[24\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[25\] 3.3-V LVTTL 135 " "Pin lsasBus\[25\] uses I/O standard 3.3-V LVTTL at 135" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[25] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[25\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[26\] 3.3-V LVTTL 136 " "Pin lsasBus\[26\] uses I/O standard 3.3-V LVTTL at 136" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[26] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[26\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[27\] 3.3-V LVTTL 137 " "Pin lsasBus\[27\] uses I/O standard 3.3-V LVTTL at 137" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[27] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[27\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[28\] 3.3-V LVTTL 141 " "Pin lsasBus\[28\] uses I/O standard 3.3-V LVTTL at 141" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[28] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[28\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[29\] 3.3-V LVTTL 142 " "Pin lsasBus\[29\] uses I/O standard 3.3-V LVTTL at 142" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[29] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[29\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[30\] 3.3-V LVTTL 143 " "Pin lsasBus\[30\] uses I/O standard 3.3-V LVTTL at 143" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[30] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[30\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[31\] 3.3-V LVTTL 144 " "Pin lsasBus\[31\] uses I/O standard 3.3-V LVTTL at 144" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[31] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[31\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVTTL 24 " "Pin reset uses I/O standard 3.3-V LVTTL at 24" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { reset } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mainClk 3.3-V LVTTL 22 " "Pin mainClk uses I/O standard 3.3-V LVTTL at 22" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { mainClk } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mainClk" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1618915158923 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1618915158923 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "34 " "Following 34 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mcuI2cSda a permanently disabled " "Pin mcuI2cSda has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { mcuI2cSda } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuI2cSda" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618915158925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hBusRwds a permanently disabled " "Pin hBusRwds has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { hBusRwds } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hBusRwds" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618915158925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[0\] a permanently disabled " "Pin lsasBus\[0\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[0] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[0\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618915158925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[1\] a permanently disabled " "Pin lsasBus\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[1] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[1\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618915158925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[2\] a permanently disabled " "Pin lsasBus\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[2] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[2\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618915158925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[3\] a permanently disabled " "Pin lsasBus\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[3] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[3\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618915158925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[4\] a permanently disabled " "Pin lsasBus\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[4] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[4\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618915158925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[5\] a permanently disabled " "Pin lsasBus\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[5] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[5\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618915158925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[6\] a permanently disabled " "Pin lsasBus\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[6] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[6\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618915158925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[7\] a permanently disabled " "Pin lsasBus\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[7] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[7\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618915158925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[8\] a permanently disabled " "Pin lsasBus\[8\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[8] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[8\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618915158925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[9\] a permanently disabled " "Pin lsasBus\[9\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[9] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[9\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618915158925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[10\] a permanently disabled " "Pin lsasBus\[10\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[10] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[10\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618915158925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[11\] a permanently disabled " "Pin lsasBus\[11\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[11] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[11\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618915158925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[12\] a permanently disabled " "Pin lsasBus\[12\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[12] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[12\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618915158925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[13\] a permanently disabled " "Pin lsasBus\[13\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[13] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[13\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618915158925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[14\] a permanently disabled " "Pin lsasBus\[14\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[14] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[14\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618915158925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[15\] a permanently disabled " "Pin lsasBus\[15\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[15] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[15\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618915158925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[16\] a permanently disabled " "Pin lsasBus\[16\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[16] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[16\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618915158925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[17\] a permanently disabled " "Pin lsasBus\[17\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[17] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[17\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618915158925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[18\] a permanently disabled " "Pin lsasBus\[18\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[18] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[18\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618915158925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[19\] a permanently disabled " "Pin lsasBus\[19\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[19] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[19\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618915158925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[20\] a permanently disabled " "Pin lsasBus\[20\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[20] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[20\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618915158925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[21\] a permanently disabled " "Pin lsasBus\[21\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[21] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[21\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618915158925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[22\] a permanently disabled " "Pin lsasBus\[22\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[22] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[22\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618915158925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[23\] a permanently disabled " "Pin lsasBus\[23\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[23] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[23\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618915158925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[24\] a permanently disabled " "Pin lsasBus\[24\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[24] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[24\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618915158925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[25\] a permanently disabled " "Pin lsasBus\[25\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[25] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[25\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618915158925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[26\] a permanently disabled " "Pin lsasBus\[26\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[26] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[26\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618915158925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[27\] a permanently disabled " "Pin lsasBus\[27\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[27] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[27\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618915158925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[28\] a permanently disabled " "Pin lsasBus\[28\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[28] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[28\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618915158925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[29\] a permanently disabled " "Pin lsasBus\[29\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[29] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[29\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618915158925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[30\] a permanently disabled " "Pin lsasBus\[30\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[30] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[30\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618915158925 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[31\] a permanently disabled " "Pin lsasBus\[31\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { lsasBus[31] } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[31\]" } } } } { "fpga-master.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1618915158925 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1618915158925 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/max/vlsi/didattica/virtlab/hardware/fpga-master/output_files/fpga-master.fit.smsg " "Generated suppressed messages file /home/max/vlsi/didattica/virtlab/hardware/fpga-master/output_files/fpga-master.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1618915158957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1151 " "Peak virtual memory: 1151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618915159131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 20 12:39:19 2021 " "Processing ended: Tue Apr 20 12:39:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618915159131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618915159131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618915159131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1618915159131 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1618915159774 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618915159781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 20 12:39:19 2021 " "Processing started: Tue Apr 20 12:39:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618915159781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1618915159781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fpga-master -c fpga-master " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fpga-master -c fpga-master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1618915159781 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1618915160285 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1618915160302 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "607 " "Peak virtual memory: 607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618915160504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 20 12:39:20 2021 " "Processing ended: Tue Apr 20 12:39:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618915160504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618915160504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618915160504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1618915160504 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1618915161050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618915161053 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 20 12:39:20 2021 " "Processing started: Tue Apr 20 12:39:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618915161053 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1618915161053 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off fpga-master -c fpga-master " "Command: quartus_pow --read_settings_files=off --write_settings_files=off fpga-master -c fpga-master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1618915161053 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1618915161149 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1618915161149 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga-master.out.sdc " "Reading SDC File: 'fpga-master.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1618915161321 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "mainClk (Rise) myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From mainClk (Rise) to myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1618915161326 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Power Analyzer" 0 -1 1618915161326 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1618915161330 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1618915161331 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1618915161333 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1618915161528 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1618915161553 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1618915161725 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "3.839 millions of transitions / sec " "Average toggle rate for this design is 3.839 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1618915162440 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "122.48 mW " "Total thermal power estimate for the design is 122.48 mW" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Report_Window_01.qrpt" "" { Report "/opt/intelFPGA_lite/20.1/quartus/linux64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1618915162460 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1009 " "Peak virtual memory: 1009 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618915162559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 20 12:39:22 2021 " "Processing ended: Tue Apr 20 12:39:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618915162559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618915162559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618915162559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1618915162559 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1618915163114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618915163116 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 20 12:39:22 2021 " "Processing started: Tue Apr 20 12:39:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618915163116 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1618915163116 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fpga-master -c fpga-master " "Command: quartus_sta fpga-master -c fpga-master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1618915163116 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1618915163144 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1618915163194 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618915163213 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618915163213 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga-master.out.sdc " "Reading SDC File: 'fpga-master.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1618915163339 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "mainClk (Rise) myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From mainClk (Rise) to myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1618915163344 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1618915163344 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1618915163345 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1618915163348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 39.800 " "Worst-case setup slack is 39.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.800               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   39.800               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618915163351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.455 " "Worst-case hold slack is 0.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.455               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618915163352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 93.089 " "Worst-case recovery slack is 93.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   93.089               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   93.089               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618915163352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 6.080 " "Worst-case removal slack is 6.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.080               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.080               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618915163353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.644 " "Worst-case minimum pulse width slack is 49.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.644               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.644               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.838               0.000 mainClk  " "   49.838               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618915163353 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1618915163363 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1618915163374 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1618915163537 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "mainClk (Rise) myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From mainClk (Rise) to myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1618915163566 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1618915163566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 40.388 " "Worst-case setup slack is 40.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.388               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   40.388               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618915163569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.403               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618915163570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 93.312 " "Worst-case recovery slack is 93.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   93.312               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   93.312               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618915163571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 5.944 " "Worst-case removal slack is 5.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.944               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.944               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618915163572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.652 " "Worst-case minimum pulse width slack is 49.652" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.652               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.652               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.844               0.000 mainClk  " "   49.844               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618915163573 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1618915163584 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "mainClk (Rise) myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From mainClk (Rise) to myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1618915163659 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1618915163659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.309 " "Worst-case setup slack is 42.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.309               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   42.309               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618915163661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.187               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618915163663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 93.597 " "Worst-case recovery slack is 93.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   93.597               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   93.597               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618915163664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 5.515 " "Worst-case removal slack is 5.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.515               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.515               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618915163666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.433 " "Worst-case minimum pulse width slack is 49.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.433               0.000 mainClk  " "   49.433               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.760               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   49.760               0.000 myAltPll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618915163668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618915163668 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1618915163941 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1618915163941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "706 " "Peak virtual memory: 706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618915163967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 20 12:39:23 2021 " "Processing ended: Tue Apr 20 12:39:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618915163967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618915163967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618915163967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1618915163967 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1618915164602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618915164605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 20 12:39:24 2021 " "Processing started: Tue Apr 20 12:39:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618915164605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1618915164605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fpga-master -c fpga-master " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fpga-master -c fpga-master" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1618915164605 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fpga-master.vo /home/max/vlsi/didattica/virtlab/hardware/fpga-master/simulation/modelsim/ simulation " "Generated file fpga-master.vo in folder \"/home/max/vlsi/didattica/virtlab/hardware/fpga-master/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1618915164773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "859 " "Peak virtual memory: 859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618915164786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 20 12:39:24 2021 " "Processing ended: Tue Apr 20 12:39:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618915164786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618915164786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618915164786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1618915164786 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 71 s " "Quartus Prime Full Compilation was successful. 0 errors, 71 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1618915164863 ""}
