fifo_72_72.v,verilog,xil_defaultlib,../../../../Ethernet10G.srcs/sources_1/ip/fifo_72_72/sim/fifo_72_72.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
