#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri May 18 20:11:38 2018
# Process ID: 9032
# Current directory: D:/FPGA/V_project/IP/fft_reset1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9660 D:\FPGA\V_project\IP\fft_reset1\tmp_edit_project.xpr
# Log file: D:/FPGA/V_project/IP/fft_reset1/vivado.log
# Journal file: D:/FPGA/V_project/IP/fft_reset1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/V_project/IP/fft_reset1/tmp_edit_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 811.445 ; gain = 216.465
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "D:/FPGA/V_project/IP/fft_reset1/src/fft_reset1.v" into library work [D:/FPGA/V_project/IP/fft_reset1/src/fft_reset1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/FPGA/V_project/IP/fft_reset1/src/reset1.v" into library work [D:/FPGA/V_project/IP/fft_reset1/src/reset1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/FPGA/V_project/IP/fft_reset1/src/reset2.v" into library work [D:/FPGA/V_project/IP/fft_reset1/src/reset2.v:1]
[Fri May 18 20:13:19 2018] Launched synth_1...
Run output will be captured here: D:/FPGA/V_project/IP/fft_reset1/tmp_edit_project.runs/synth_1/runme.log
ipx::open_ipxact_file {D:\FPGA\V_project\IP\fft_reset1\component.xml}
ipx::merge_project_changes ports [ipx::current_core]
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 18 20:14:24 2018...
