# Pipelined_Processor_Design

![Processor Image](https://github.com/susavlsh10/Pipelined_Processor_Design/blob/main/processor_image.png)

This repository includes a verilog design of the MIPS 5 stage pipelined processor. The design includes registers, ALU, Control unit, Forwarding unit, Hazard Detection Unit, and Pipeline Registers.
