{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521078844769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521078844770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 14 22:54:04 2018 " "Processing started: Wed Mar 14 22:54:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521078844770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1521078844770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1521078844772 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1521078846841 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1521078846841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-rtl " "Found design unit 1: TopLevel-rtl" {  } { { "rtl/TopLevel.vhd" "" { Text "C:/Users/wesle/Desktop/Insper/3 semestre/Elementos_Sistema/GladOS/Aulas/07-Unidade-Logica-Aritmetica/Quartus-Adder-Alunos/rtl/TopLevel.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521078866376 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "rtl/TopLevel.vhd" "" { Text "C:/Users/wesle/Desktop/Insper/3 semestre/Elementos_Sistema/GladOS/Aulas/07-Unidade-Logica-Aritmetica/Quartus-Adder-Alunos/rtl/TopLevel.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521078866376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1521078866376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder-arch " "Found design unit 1: HalfAdder-arch" {  } { { "rtl/HalfAdder.vhd" "" { Text "C:/Users/wesle/Desktop/Insper/3 semestre/Elementos_Sistema/GladOS/Aulas/07-Unidade-Logica-Aritmetica/Quartus-Adder-Alunos/rtl/HalfAdder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521078866389 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "rtl/HalfAdder.vhd" "" { Text "C:/Users/wesle/Desktop/Insper/3 semestre/Elementos_Sistema/GladOS/Aulas/07-Unidade-Logica-Aritmetica/Quartus-Adder-Alunos/rtl/HalfAdder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521078866389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1521078866389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-arch " "Found design unit 1: FullAdder-arch" {  } { { "rtl/FullAdder.vhd" "" { Text "C:/Users/wesle/Desktop/Insper/3 semestre/Elementos_Sistema/GladOS/Aulas/07-Unidade-Logica-Aritmetica/Quartus-Adder-Alunos/rtl/FullAdder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521078866399 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "rtl/FullAdder.vhd" "" { Text "C:/Users/wesle/Desktop/Insper/3 semestre/Elementos_Sistema/GladOS/Aulas/07-Unidade-Logica-Aritmetica/Quartus-Adder-Alunos/rtl/FullAdder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521078866399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1521078866399 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1521078866507 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "x TopLevel.vhd(33) " "VHDL Signal Declaration warning at TopLevel.vhd(33): used explicit default value for signal \"x\" because signal was never assigned a value" {  } { { "rtl/TopLevel.vhd" "" { Text "C:/Users/wesle/Desktop/Insper/3 semestre/Elementos_Sistema/GladOS/Aulas/07-Unidade-Logica-Aritmetica/Quartus-Adder-Alunos/rtl/TopLevel.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1521078866509 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "y TopLevel.vhd(34) " "VHDL Signal Declaration warning at TopLevel.vhd(34): used explicit default value for signal \"y\" because signal was never assigned a value" {  } { { "rtl/TopLevel.vhd" "" { Text "C:/Users/wesle/Desktop/Insper/3 semestre/Elementos_Sistema/GladOS/Aulas/07-Unidade-Logica-Aritmetica/Quartus-Adder-Alunos/rtl/TopLevel.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1521078866509 "|TopLevel"}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "a\[0\] Or8 u1 " "Port \"a\[0\]\" does not exist in primitive \"Or8\" of instance \"u1\"" {  } { { "rtl/TopLevel.vhd" "u1" { Text "C:/Users/wesle/Desktop/Insper/3 semestre/Elementos_Sistema/GladOS/Aulas/07-Unidade-Logica-Aritmetica/Quartus-Adder-Alunos/rtl/TopLevel.vhd" 56 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Design Software" 0 -1 1521078866514 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "a\[1\] Or8 u1 " "Port \"a\[1\]\" does not exist in primitive \"Or8\" of instance \"u1\"" {  } { { "rtl/TopLevel.vhd" "u1" { Text "C:/Users/wesle/Desktop/Insper/3 semestre/Elementos_Sistema/GladOS/Aulas/07-Unidade-Logica-Aritmetica/Quartus-Adder-Alunos/rtl/TopLevel.vhd" 56 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Design Software" 0 -1 1521078866514 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "a\[2\] Or8 u1 " "Port \"a\[2\]\" does not exist in primitive \"Or8\" of instance \"u1\"" {  } { { "rtl/TopLevel.vhd" "u1" { Text "C:/Users/wesle/Desktop/Insper/3 semestre/Elementos_Sistema/GladOS/Aulas/07-Unidade-Logica-Aritmetica/Quartus-Adder-Alunos/rtl/TopLevel.vhd" 56 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Design Software" 0 -1 1521078866514 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "a\[3\] Or8 u1 " "Port \"a\[3\]\" does not exist in primitive \"Or8\" of instance \"u1\"" {  } { { "rtl/TopLevel.vhd" "u1" { Text "C:/Users/wesle/Desktop/Insper/3 semestre/Elementos_Sistema/GladOS/Aulas/07-Unidade-Logica-Aritmetica/Quartus-Adder-Alunos/rtl/TopLevel.vhd" 56 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Design Software" 0 -1 1521078866514 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "a\[4\] Or8 u1 " "Port \"a\[4\]\" does not exist in primitive \"Or8\" of instance \"u1\"" {  } { { "rtl/TopLevel.vhd" "u1" { Text "C:/Users/wesle/Desktop/Insper/3 semestre/Elementos_Sistema/GladOS/Aulas/07-Unidade-Logica-Aritmetica/Quartus-Adder-Alunos/rtl/TopLevel.vhd" 56 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Design Software" 0 -1 1521078866515 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "a\[5\] Or8 u1 " "Port \"a\[5\]\" does not exist in primitive \"Or8\" of instance \"u1\"" {  } { { "rtl/TopLevel.vhd" "u1" { Text "C:/Users/wesle/Desktop/Insper/3 semestre/Elementos_Sistema/GladOS/Aulas/07-Unidade-Logica-Aritmetica/Quartus-Adder-Alunos/rtl/TopLevel.vhd" 56 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Design Software" 0 -1 1521078866515 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "a\[6\] Or8 u1 " "Port \"a\[6\]\" does not exist in primitive \"Or8\" of instance \"u1\"" {  } { { "rtl/TopLevel.vhd" "u1" { Text "C:/Users/wesle/Desktop/Insper/3 semestre/Elementos_Sistema/GladOS/Aulas/07-Unidade-Logica-Aritmetica/Quartus-Adder-Alunos/rtl/TopLevel.vhd" 56 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Design Software" 0 -1 1521078866515 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "a\[7\] Or8 u1 " "Port \"a\[7\]\" does not exist in primitive \"Or8\" of instance \"u1\"" {  } { { "rtl/TopLevel.vhd" "u1" { Text "C:/Users/wesle/Desktop/Insper/3 semestre/Elementos_Sistema/GladOS/Aulas/07-Unidade-Logica-Aritmetica/Quartus-Adder-Alunos/rtl/TopLevel.vhd" 56 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Design Software" 0 -1 1521078866515 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "b\[0\] Or8 u1 " "Port \"b\[0\]\" does not exist in primitive \"Or8\" of instance \"u1\"" {  } { { "rtl/TopLevel.vhd" "u1" { Text "C:/Users/wesle/Desktop/Insper/3 semestre/Elementos_Sistema/GladOS/Aulas/07-Unidade-Logica-Aritmetica/Quartus-Adder-Alunos/rtl/TopLevel.vhd" 56 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Design Software" 0 -1 1521078866516 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "b\[1\] Or8 u1 " "Port \"b\[1\]\" does not exist in primitive \"Or8\" of instance \"u1\"" {  } { { "rtl/TopLevel.vhd" "u1" { Text "C:/Users/wesle/Desktop/Insper/3 semestre/Elementos_Sistema/GladOS/Aulas/07-Unidade-Logica-Aritmetica/Quartus-Adder-Alunos/rtl/TopLevel.vhd" 56 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Design Software" 0 -1 1521078866516 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "b\[2\] Or8 u1 " "Port \"b\[2\]\" does not exist in primitive \"Or8\" of instance \"u1\"" {  } { { "rtl/TopLevel.vhd" "u1" { Text "C:/Users/wesle/Desktop/Insper/3 semestre/Elementos_Sistema/GladOS/Aulas/07-Unidade-Logica-Aritmetica/Quartus-Adder-Alunos/rtl/TopLevel.vhd" 56 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Design Software" 0 -1 1521078866516 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "b\[3\] Or8 u1 " "Port \"b\[3\]\" does not exist in primitive \"Or8\" of instance \"u1\"" {  } { { "rtl/TopLevel.vhd" "u1" { Text "C:/Users/wesle/Desktop/Insper/3 semestre/Elementos_Sistema/GladOS/Aulas/07-Unidade-Logica-Aritmetica/Quartus-Adder-Alunos/rtl/TopLevel.vhd" 56 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Design Software" 0 -1 1521078866516 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "b\[4\] Or8 u1 " "Port \"b\[4\]\" does not exist in primitive \"Or8\" of instance \"u1\"" {  } { { "rtl/TopLevel.vhd" "u1" { Text "C:/Users/wesle/Desktop/Insper/3 semestre/Elementos_Sistema/GladOS/Aulas/07-Unidade-Logica-Aritmetica/Quartus-Adder-Alunos/rtl/TopLevel.vhd" 56 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Design Software" 0 -1 1521078866516 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "b\[5\] Or8 u1 " "Port \"b\[5\]\" does not exist in primitive \"Or8\" of instance \"u1\"" {  } { { "rtl/TopLevel.vhd" "u1" { Text "C:/Users/wesle/Desktop/Insper/3 semestre/Elementos_Sistema/GladOS/Aulas/07-Unidade-Logica-Aritmetica/Quartus-Adder-Alunos/rtl/TopLevel.vhd" 56 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Design Software" 0 -1 1521078866517 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "b\[6\] Or8 u1 " "Port \"b\[6\]\" does not exist in primitive \"Or8\" of instance \"u1\"" {  } { { "rtl/TopLevel.vhd" "u1" { Text "C:/Users/wesle/Desktop/Insper/3 semestre/Elementos_Sistema/GladOS/Aulas/07-Unidade-Logica-Aritmetica/Quartus-Adder-Alunos/rtl/TopLevel.vhd" 56 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Design Software" 0 -1 1521078866517 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "b\[7\] Or8 u1 " "Port \"b\[7\]\" does not exist in primitive \"Or8\" of instance \"u1\"" {  } { { "rtl/TopLevel.vhd" "u1" { Text "C:/Users/wesle/Desktop/Insper/3 semestre/Elementos_Sistema/GladOS/Aulas/07-Unidade-Logica-Aritmetica/Quartus-Adder-Alunos/rtl/TopLevel.vhd" 56 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Design Software" 0 -1 1521078866517 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "q\[0\] Or8 u1 " "Port \"q\[0\]\" does not exist in primitive \"Or8\" of instance \"u1\"" {  } { { "rtl/TopLevel.vhd" "u1" { Text "C:/Users/wesle/Desktop/Insper/3 semestre/Elementos_Sistema/GladOS/Aulas/07-Unidade-Logica-Aritmetica/Quartus-Adder-Alunos/rtl/TopLevel.vhd" 56 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Design Software" 0 -1 1521078866517 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "q\[1\] Or8 u1 " "Port \"q\[1\]\" does not exist in primitive \"Or8\" of instance \"u1\"" {  } { { "rtl/TopLevel.vhd" "u1" { Text "C:/Users/wesle/Desktop/Insper/3 semestre/Elementos_Sistema/GladOS/Aulas/07-Unidade-Logica-Aritmetica/Quartus-Adder-Alunos/rtl/TopLevel.vhd" 56 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Design Software" 0 -1 1521078866518 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "q\[2\] Or8 u1 " "Port \"q\[2\]\" does not exist in primitive \"Or8\" of instance \"u1\"" {  } { { "rtl/TopLevel.vhd" "u1" { Text "C:/Users/wesle/Desktop/Insper/3 semestre/Elementos_Sistema/GladOS/Aulas/07-Unidade-Logica-Aritmetica/Quartus-Adder-Alunos/rtl/TopLevel.vhd" 56 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Design Software" 0 -1 1521078866518 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "q\[3\] Or8 u1 " "Port \"q\[3\]\" does not exist in primitive \"Or8\" of instance \"u1\"" {  } { { "rtl/TopLevel.vhd" "u1" { Text "C:/Users/wesle/Desktop/Insper/3 semestre/Elementos_Sistema/GladOS/Aulas/07-Unidade-Logica-Aritmetica/Quartus-Adder-Alunos/rtl/TopLevel.vhd" 56 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Design Software" 0 -1 1521078866518 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "q\[4\] Or8 u1 " "Port \"q\[4\]\" does not exist in primitive \"Or8\" of instance \"u1\"" {  } { { "rtl/TopLevel.vhd" "u1" { Text "C:/Users/wesle/Desktop/Insper/3 semestre/Elementos_Sistema/GladOS/Aulas/07-Unidade-Logica-Aritmetica/Quartus-Adder-Alunos/rtl/TopLevel.vhd" 56 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Design Software" 0 -1 1521078866518 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "q\[5\] Or8 u1 " "Port \"q\[5\]\" does not exist in primitive \"Or8\" of instance \"u1\"" {  } { { "rtl/TopLevel.vhd" "u1" { Text "C:/Users/wesle/Desktop/Insper/3 semestre/Elementos_Sistema/GladOS/Aulas/07-Unidade-Logica-Aritmetica/Quartus-Adder-Alunos/rtl/TopLevel.vhd" 56 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Design Software" 0 -1 1521078866518 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "q\[6\] Or8 u1 " "Port \"q\[6\]\" does not exist in primitive \"Or8\" of instance \"u1\"" {  } { { "rtl/TopLevel.vhd" "u1" { Text "C:/Users/wesle/Desktop/Insper/3 semestre/Elementos_Sistema/GladOS/Aulas/07-Unidade-Logica-Aritmetica/Quartus-Adder-Alunos/rtl/TopLevel.vhd" 56 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Design Software" 0 -1 1521078866518 ""}
{ "Error" "ESGN_NON_EXISTENT_PRIMITIVE_PORT" "q\[7\] Or8 u1 " "Port \"q\[7\]\" does not exist in primitive \"Or8\" of instance \"u1\"" {  } { { "rtl/TopLevel.vhd" "u1" { Text "C:/Users/wesle/Desktop/Insper/3 semestre/Elementos_Sistema/GladOS/Aulas/07-Unidade-Logica-Aritmetica/Quartus-Adder-Alunos/rtl/TopLevel.vhd" 56 0 0 } }  } 0 12004 "Port \"%1!s!\" does not exist in primitive \"%2!s!\" of instance \"%3!s!\"" 0 0 "Design Software" 0 -1 1521078866518 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1521078866519 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 25 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 25 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "743 " "Peak virtual memory: 743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521078866776 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 14 22:54:26 2018 " "Processing ended: Wed Mar 14 22:54:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521078866776 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521078866776 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521078866776 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1521078866776 ""}
