OpenROAD 4f1108b6f558718ed142cbb6c1f5ba20958195ca 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Setting RC values...
[INFO]: Configuring cts characterization...
[INFO]: Performing clock tree synthesis...
[INFO]: Looking for the following net(s): clk
[INFO]: Running Clock Tree Synthesis...
[INFO CTS-0049] Characterization buffer is: sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0038] Number of created patterns = 50000.
[INFO CTS-0038] Number of created patterns = 100000.
[INFO CTS-0039] Number of created patterns = 141984.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           34          1           12          
[WARNING CTS-0043] 4896 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 57096.
[INFO CTS-0047]     Number of keys in characterization LUT: 1492.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 20 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 2 buffer(s) types.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 20.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 25 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13000  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(402765, 643220), (437195, 681300)].
[INFO CTS-0024]  Normalized sink region: [(30.9819, 49.4785), (33.6304, 52.4077)].
[INFO CTS-0025]     Width:  2.6485.
[INFO CTS-0026]     Height: 2.9292.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 10
    Sub-region size: 2.6485 X 1.4646
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 57276 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 20.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 20
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 450.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO]: Repairing long wires on clock nets...
[INFO RSZ-0058] Using max wire length 3048um.
Setting global connections for newly added cells...
Writing OpenROAD database to /openlane/designs/dff_ram/runs/second_run/results/cts/dff_ram.odb...
Writing layout to /openlane/designs/dff_ram/runs/second_run/results/cts/dff_ram.def...
Writing timing constraints to /openlane/designs/dff_ram/runs/second_run/results/cts/dff_ram.sdc...
[INFO]: Legalizing...
Placement Analysis
---------------------------------
total displacement         32.1 u
average displacement        0.0 u
max displacement            8.3 u
original HPWL           65493.6 u
legalized HPWL          65593.9 u
delta HPWL                    0 %

[INFO DPL-0020] Mirrored 77 instances
[INFO DPL-0021] HPWL before           65593.9 u
[INFO DPL-0022] HPWL after            65457.5 u
[INFO DPL-0023] HPWL delta               -0.2 %
Setting global connections for newly added cells...
Writing OpenROAD database to /openlane/designs/dff_ram/runs/second_run/results/cts/dff_ram.odb...
Writing layout to /openlane/designs/dff_ram/runs/second_run/results/cts/dff_ram.def...
Writing timing constraints to /openlane/designs/dff_ram/runs/second_run/results/cts/dff_ram.sdc...
cts_report
[INFO CTS-0003] Total number of Clock Roots: 1.
[INFO CTS-0004] Total number of Buffers Inserted: 3.
[INFO CTS-0005] Total number of Clock Subnets: 3.
[INFO CTS-0006] Total number of Sinks: 20.
cts_report_end
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _109_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _109_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.20    0.14    0.14 ^ clk (in)
     1    0.04                           clk (net)
                  0.20    0.00    0.14 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.17    0.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.30 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.12    0.42 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.02                           clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.42 ^ _109_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.13    0.36    0.78 ^ _109_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.02                           mem[1][3] (net)
                  0.13    0.00    0.78 ^ _074_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.05    0.14    0.93 ^ _074_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _034_ (net)
                  0.05    0.00    0.93 ^ _075_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.04    0.08    1.00 ^ _075_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _011_ (net)
                  0.04    0.00    1.00 ^ _109_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.00   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.20    0.15    0.15 ^ clk (in)
     1    0.04                           clk (net)
                  0.20    0.00    0.15 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.18    0.34 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.34 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.46 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.02                           clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.46 ^ _109_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    0.71   clock uncertainty
                         -0.04    0.67   clock reconvergence pessimism
                         -0.03    0.64   library hold time
                                  0.64   data required time
-----------------------------------------------------------------------------
                                  0.64   data required time
                                 -1.00   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)


Startpoint: _107_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _107_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.20    0.14    0.14 ^ clk (in)
     1    0.04                           clk (net)
                  0.20    0.00    0.14 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.17    0.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.30 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.12    0.42 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.02                           clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.42 ^ _107_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.12    0.36    0.78 ^ _107_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.02                           mem[1][1] (net)
                  0.12    0.00    0.78 ^ _070_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.04    0.13    0.92 ^ _070_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           _032_ (net)
                  0.04    0.00    0.92 ^ _071_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.15    1.07 ^ _071_/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           _009_ (net)
                  0.12    0.00    1.07 ^ _107_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.07   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.20    0.15    0.15 ^ clk (in)
     1    0.04                           clk (net)
                  0.20    0.00    0.15 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.18    0.34 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.34 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.46 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.02                           clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.46 ^ _107_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    0.71   clock uncertainty
                         -0.04    0.67   clock reconvergence pessimism
                         -0.05    0.62   library hold time
                                  0.62   data required time
-----------------------------------------------------------------------------
                                  0.62   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: _105_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _105_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.20    0.14    0.14 ^ clk (in)
     1    0.04                           clk (net)
                  0.20    0.00    0.14 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.17    0.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.30 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.13    0.43 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
    12    0.03                           clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.43 ^ _105_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.16    0.39    0.82 ^ _105_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.03                           mem[2][3] (net)
                  0.16    0.00    0.82 ^ _065_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.13    0.21    1.03 ^ _065_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           _029_ (net)
                  0.13    0.00    1.03 ^ _066_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.10    1.13 ^ _066_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _007_ (net)
                  0.05    0.00    1.13 ^ _105_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.13   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.20    0.15    0.15 ^ clk (in)
     1    0.04                           clk (net)
                  0.20    0.00    0.15 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.18    0.34 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.34 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.14    0.48 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
    12    0.03                           clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.48 ^ _105_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    0.73   clock uncertainty
                         -0.05    0.68   clock reconvergence pessimism
                         -0.03    0.65   library hold time
                                  0.65   data required time
-----------------------------------------------------------------------------
                                  0.65   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)


Startpoint: _101_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _101_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.20    0.14    0.14 ^ clk (in)
     1    0.04                           clk (net)
                  0.20    0.00    0.14 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.17    0.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.30 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.13    0.43 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
    12    0.03                           clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.43 ^ _101_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.19    0.39    0.82 ^ _101_/Q (sky130_fd_sc_hd__dfxtp_1)
     2    0.02                           mem[0][3] (net)
                  0.19    0.00    0.82 ^ _056_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.16    0.98 ^ _056_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           _024_ (net)
                  0.06    0.00    0.98 ^ _057_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.13    0.14    1.12 ^ _057_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           _003_ (net)
                  0.13    0.00    1.12 ^ _101_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.12   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.20    0.15    0.15 ^ clk (in)
     1    0.04                           clk (net)
                  0.20    0.00    0.15 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.18    0.34 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.34 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.14    0.48 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
    12    0.03                           clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.48 ^ _101_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.73   clock uncertainty
                         -0.05    0.68   clock reconvergence pessimism
                         -0.05    0.63   library hold time
                                  0.63   data required time
-----------------------------------------------------------------------------
                                  0.63   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _117_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _117_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.20    0.14    0.14 ^ clk (in)
     1    0.04                           clk (net)
                  0.20    0.00    0.14 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.17    0.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.30 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.13    0.43 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
    12    0.03                           clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.43 ^ _117_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.15    0.38    0.81 ^ _117_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.03                           mem[3][3] (net)
                  0.15    0.00    0.81 ^ _096_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.18    0.99 ^ _096_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           _048_ (net)
                  0.08    0.00    0.99 ^ _097_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.13    0.15    1.13 ^ _097_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           _019_ (net)
                  0.13    0.00    1.13 ^ _117_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.13   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.20    0.15    0.15 ^ clk (in)
     1    0.04                           clk (net)
                  0.20    0.00    0.15 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.18    0.34 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.34 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.14    0.48 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
    12    0.03                           clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.48 ^ _117_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    0.73   clock uncertainty
                         -0.05    0.68   clock reconvergence pessimism
                         -0.05    0.63   library hold time
                                  0.63   data required time
-----------------------------------------------------------------------------
                                  0.63   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _112_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: r_data[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.20    0.15    0.15 ^ clk (in)
     1    0.04                           clk (net)
                  0.20    0.00    0.15 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.18    0.34 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.34 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.46 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.02                           clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.46 ^ _112_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.50    0.63    1.10 ^ _112_/Q (sky130_fd_sc_hd__dfxtp_4)
     2    0.18                           net11 (net)
                  0.59    0.17    1.27 ^ output11/A (sky130_fd_sc_hd__buf_2)
                  0.44    0.51    1.77 ^ output11/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           r_data[2] (net)
                  0.44    0.04    1.81 ^ r_data[2] (out)
                                  1.81   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                  5.94   slack (MET)


Startpoint: _111_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: r_data[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.20    0.15    0.15 ^ clk (in)
     1    0.04                           clk (net)
                  0.20    0.00    0.15 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.18    0.34 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.34 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.14    0.48 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
    12    0.03                           clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.48 ^ _111_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.40    0.59    1.07 ^ _111_/Q (sky130_fd_sc_hd__dfxtp_4)
     2    0.14                           net10 (net)
                  0.45    0.11    1.17 ^ output10/A (sky130_fd_sc_hd__buf_2)
                  0.33    0.42    1.59 ^ output10/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           r_data[1] (net)
                  0.33    0.02    1.61 ^ r_data[1] (out)
                                  1.61   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                  6.14   slack (MET)


Startpoint: _113_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: r_data[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.20    0.15    0.15 ^ clk (in)
     1    0.04                           clk (net)
                  0.20    0.00    0.15 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.18    0.34 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.34 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.14    0.48 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
    12    0.03                           clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.48 ^ _113_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.37    0.58    1.05 ^ _113_/Q (sky130_fd_sc_hd__dfxtp_4)
     2    0.13                           net12 (net)
                  0.41    0.09    1.14 ^ output12/A (sky130_fd_sc_hd__buf_2)
                  0.33    0.41    1.55 ^ output12/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           r_data[3] (net)
                  0.33    0.02    1.57 ^ r_data[3] (out)
                                  1.57   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  6.18   slack (MET)


Startpoint: _110_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: r_data[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.20    0.15    0.15 ^ clk (in)
     1    0.04                           clk (net)
                  0.20    0.00    0.15 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.18    0.34 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.34 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.14    0.48 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
    12    0.03                           clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.48 ^ _110_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.26    0.51    0.99 ^ _110_/Q (sky130_fd_sc_hd__dfxtp_4)
     2    0.09                           net9 (net)
                  0.27    0.04    1.03 ^ output9/A (sky130_fd_sc_hd__buf_2)
                  0.33    0.38    1.41 ^ output9/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           r_data[0] (net)
                  0.33    0.02    1.43 ^ r_data[0] (out)
                                  1.43   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -1.43   data arrival time
-----------------------------------------------------------------------------
                                  6.32   slack (MET)


Startpoint: addr[0] (input port clocked by clk)
Endpoint: _111_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.20    0.15    2.15 ^ addr[0] (in)
     1    0.04                           addr[0] (net)
                  0.20    0.00    2.15 ^ input1/A (sky130_fd_sc_hd__buf_12)
                  0.14    0.21    2.36 ^ input1/X (sky130_fd_sc_hd__buf_12)
     8    0.14                           net1 (net)
                  0.23    0.09    2.45 ^ _080_/S0 (sky130_fd_sc_hd__mux4_1)
                  0.11    0.64    3.10 v _080_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _038_ (net)
                  0.11    0.00    3.10 v _081_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.11    0.38    3.47 v _081_/X (sky130_fd_sc_hd__mux2_2)
     1    0.03                           _039_ (net)
                  0.11    0.00    3.48 v _082_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.10    0.23    3.71 v _082_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02                           _013_ (net)
                  0.10    0.00    3.71 v _111_/D (sky130_fd_sc_hd__dfxtp_4)
                                  3.71   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
                  0.20    0.14   10.14 ^ clk (in)
     1    0.04                           clk (net)
                  0.20    0.00   10.14 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.17   10.30 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00   10.30 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.13   10.43 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
    12    0.03                           clknet_1_1__leaf_clk (net)
                  0.05    0.00   10.43 ^ _111_/CLK (sky130_fd_sc_hd__dfxtp_4)
                         -0.25   10.18   clock uncertainty
                          0.00   10.18   clock reconvergence pessimism
                         -0.13   10.05   library setup time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -3.71   data arrival time
-----------------------------------------------------------------------------
                                  6.34   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: _112_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: r_data[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.20    0.15    0.15 ^ clk (in)
     1    0.04                           clk (net)
                  0.20    0.00    0.15 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.18    0.34 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.34 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.46 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.02                           clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.46 ^ _112_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.50    0.63    1.10 ^ _112_/Q (sky130_fd_sc_hd__dfxtp_4)
     2    0.18                           net11 (net)
                  0.59    0.17    1.27 ^ output11/A (sky130_fd_sc_hd__buf_2)
                  0.44    0.51    1.77 ^ output11/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           r_data[2] (net)
                  0.44    0.04    1.81 ^ r_data[2] (out)
                                  1.81   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                  5.94   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
parastic_annotation_check

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 68 unannotated nets.
 data[10]
 data[11]
 data[12]
 data[13]
 data[14]
 data[15]
 data[16]
 data[17]
 data[18]
 data[19]
 data[20]
 data[21]
 data[22]
 data[23]
 data[24]
 data[25]
 data[26]
 data[27]
 data[28]
 data[29]
 data[30]
 data[31]
 data[32]
 data[33]
 data[34]
 data[35]
 data[36]
 data[37]
 data[38]
 data[39]
 data[40]
 data[41]
 data[42]
 data[43]
 data[44]
 data[45]
 data[46]
 data[47]
 data[48]
 data[49]
 data[4]
 data[50]
 data[51]
 data[52]
 data[53]
 data[54]
 data[55]
 data[56]
 data[57]
 data[58]
 data[59]
 data[5]
 data[60]
 data[61]
 data[62]
 data[63]
 data[64]
 data[65]
 data[66]
 data[67]
 data[68]
 data[69]
 data[6]
 data[70]
 data[71]
 data[7]
 data[8]
 data[9]
Found 0 partially unannotated nets.
parastic_annotation_check
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_1_1__f_clk/X                      10     12     -2 (VIOLATED)


===========================================================================
max slew violation count 0
max fanout violation count 1
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 5.94

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.36
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk
Latency      CRPR       Skew
_104_/CLK ^
   0.48
_112_/CLK ^
   0.42     -0.03       0.02

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.66e-05   2.27e-05   1.70e-10   1.09e-04  46.1%
Combinational          7.20e-05   5.60e-05   3.46e-09   1.28e-04  53.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.59e-04   7.87e-05   3.63e-09   2.37e-04 100.0%
                          66.8%      33.2%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 27169 u^2 2% utilization.
area_report_end
Setting global connections for newly added cells...
Writing OpenROAD database to /openlane/designs/dff_ram/runs/second_run/results/cts/dff_ram.odb...
Writing layout to /openlane/designs/dff_ram/runs/second_run/results/cts/dff_ram.def...
Writing timing constraints to /openlane/designs/dff_ram/runs/second_run/results/cts/dff_ram.sdc...
