<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>XUP</spirit:library>
  <spirit:name>input_manager</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>input_manager</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1f22c956</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>input_manager</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d84d0904</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f92e9879</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7e1f3032</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>resume</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>program_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>x_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">10</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>y_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/input_manager.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_b026b5c2</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../vivado_project/input_manager.srcs/constrs_1/new/clock_constraint.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../design/input_manager.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_6b3860ed</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/input_manager.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../design/input_manager.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/input_manager_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f92e9879</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../tb/input_manager_tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Input manager to cycle through coordinates contolled by resume wire</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">input_manager_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>XUP_LIB</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Input_Manager</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>9</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-05-18T12:53:46Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25342eab_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1379f0b2_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d7e5b6c_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73960e7_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d7e5d8f_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@518cf559_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2daf7106_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78c81adc_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38455d2_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5594de70_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e7c5f45_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7761fd23_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@701f6ef1_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b3d008d_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2707416_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d3d55e_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@468b2ed6_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a792d_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dde1307_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@498de631_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53f82bc7_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e98bba2_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5018383b_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@472bd839_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b72232_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e910690_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d8c4637_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20c0cc0c_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a696c35_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e7843a8_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2619d375_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@551b51fc_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ebf350f_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eae0571_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@739cacd_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19459dc9_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@359d64ae_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75ff9773_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ec73c36_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f9dd82e_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30fd831e_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f83d9fd_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a542811_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f00584c_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b00aeb5_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@efdc553_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@306b79a2_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d9acf01_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@529b2994_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25f3ee02_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7127fdee_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@775a80da_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78a38b71_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ea1f234_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d4ea55c_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64238644_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@246f1b48_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2af7bc2c_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b3cd386_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d5bb40_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4acad820_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49b4743_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49e8b696_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eccb23c_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7808e755_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18ef6f4e_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a1aabe_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@182a1f62_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e407848_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cee7bb2_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76f422_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@522e26df_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4778955d_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43f436af_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8170b6a_ARCHIVE_LOCATION">/home/dan/FPGA_Rapid_Render/components/input_manager/src/ip</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a88d4390"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="3c410460"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="d929e3cb"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="13863737"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
