Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Mon Jul 15 17:42:29 2019
| Host              : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_level_wrapper_timing_summary_routed.rpt -pb top_level_wrapper_timing_summary_routed.pb -rpx top_level_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : top_level_wrapper
| Device            : xczu29dr-ffvf1760
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.953        0.000                      0               136047        0.010        0.000                      0               135663        0.500        0.000                       0                 42611  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                              ------------         ----------      --------------
RFADC0_CLK                                                         {0.000 5.000}        10.000          100.000         
RFADC0_CLK_dummy                                                   {0.000 5.000}        10.000          100.000         
RFADC0_FABCLK0                                                     {0.000 5.000}        10.000          100.000         
RFADC0_FABCLK1                                                     {0.000 5.000}        10.000          100.000         
RFADC0_FABCLK2                                                     {0.000 5.000}        10.000          100.000         
RFADC0_FABCLK3                                                     {0.000 5.000}        10.000          100.000         
RFADC1_CLK                                                         {0.000 5.000}        10.000          100.000         
RFADC1_CLK_dummy                                                   {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK0                                                     {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK1                                                     {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK2                                                     {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK3                                                     {0.000 5.000}        10.000          100.000         
RFADC2_CLK                                                         {0.000 5.000}        10.000          100.000         
RFADC2_CLK_dummy                                                   {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK0                                                     {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK1                                                     {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK2                                                     {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK3                                                     {0.000 5.000}        10.000          100.000         
RFADC3_CLK                                                         {0.000 5.000}        10.000          100.000         
RFADC3_CLK_dummy                                                   {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK0                                                     {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK1                                                     {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK2                                                     {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK3                                                     {0.000 5.000}        10.000          100.000         
RFDAC0_CLK                                                         {0.000 2.000}        4.000           250.000         
RFDAC1_CLK                                                         {0.000 2.000}        4.000           250.000         
RFDAC2_CLK                                                         {0.000 2.000}        4.000           250.000         
RFDAC3_CLK                                                         {0.000 2.000}        4.000           250.000         
diff_clock_rtl_clk_p                                               {0.000 1.666}        3.333           300.030         
  clk_out1_top_level_clk_wiz_1_0                                   {0.000 4.999}        9.999           100.010         
top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {0.000 16.666}       33.333          30.000          
  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK        {0.000 16.666}       33.333          30.000          
  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE      {0.000 33.333}       66.666          15.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
RFDAC0_CLK                                                           1.139        0.000                      0                14467        0.011        0.000                      0                14467        1.200        0.000                       0                  5482  
RFDAC1_CLK                                                           1.270        0.000                      0                14467        0.011        0.000                      0                14467        1.200        0.000                       0                  5482  
RFDAC2_CLK                                                           0.953        0.000                      0                14481        0.012        0.000                      0                14481        1.200        0.000                       0                  5496  
RFDAC3_CLK                                                           0.992        0.000                      0                14482        0.010        0.000                      0                14482        1.200        0.000                       0                  5497  
diff_clock_rtl_clk_p                                                                                                                                                                                             0.500        0.000                       0                     1  
  clk_out1_top_level_clk_wiz_1_0                                     2.892        0.000                      0                67505        0.010        0.000                      0                67505        3.399        0.000                       0                 20361  
  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         15.319        0.000                      0                  251        0.025        0.000                      0                  251       16.134        0.000                       0                   251  
  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       30.801        0.000                      0                   48        0.352        0.000                      0                   48       33.058        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_top_level_clk_wiz_1_0  RFDAC0_CLK                            9.075        0.000                      0                   48                                                                        
clk_out1_top_level_clk_wiz_1_0  RFDAC1_CLK                            9.279        0.000                      0                   48                                                                        
clk_out1_top_level_clk_wiz_1_0  RFDAC2_CLK                            9.514        0.000                      0                   48                                                                        
clk_out1_top_level_clk_wiz_1_0  RFDAC3_CLK                            9.394        0.000                      0                   48                                                                        
RFDAC0_CLK                      clk_out1_top_level_clk_wiz_1_0        3.251        0.000                      0                   48                                                                        
RFDAC1_CLK                      clk_out1_top_level_clk_wiz_1_0        3.517        0.000                      0                   48                                                                        
RFDAC2_CLK                      clk_out1_top_level_clk_wiz_1_0        3.476        0.000                      0                   48                                                                        
RFDAC3_CLK                      clk_out1_top_level_clk_wiz_1_0        3.409        0.000                      0                   48                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                   From Clock                                                   To Clock                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                   ----------                                                   --------                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                            RFDAC0_CLK                                                   RFDAC0_CLK                                                         1.458        0.000                      0                 2484        0.319        0.000                      0                 2484  
**async_default**                                            RFDAC1_CLK                                                   RFDAC1_CLK                                                         1.762        0.000                      0                 2484        0.356        0.000                      0                 2484  
**async_default**                                            RFDAC2_CLK                                                   RFDAC2_CLK                                                         1.408        0.000                      0                 2484        0.202        0.000                      0                 2484  
**async_default**                                            RFDAC3_CLK                                                   RFDAC3_CLK                                                         1.187        0.000                      0                 2484        0.457        0.000                      0                 2484  
**async_default**                                            clk_out1_top_level_clk_wiz_1_0                               clk_out1_top_level_clk_wiz_1_0                                     7.282        0.000                      0                   25        1.058        0.000                      0                   25  
**async_default**                                            top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       31.877        0.000                      0                    1       33.443        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  RFDAC0_CLK
  To Clock:  RFDAC0_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.139ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC3[43]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.392ns (14.928%)  route 2.234ns (85.072%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns = ( 6.088 - 4.000 ) 
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.615ns (routing 0.526ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.477ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.615     2.288    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X105Y299       FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y299       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.367 f  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.676     3.043    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/m_axis_tdata[4]
    SLICE_X110Y298       LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     3.206 f  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.730     3.936    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X106Y293       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     4.086 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[43]_INST_0/O
                         net (fo=1, routed)           0.828     4.914    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s03_axis_tdata[43]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC3[43]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.477     5.998    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK3)
                                                      0.090     6.088 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK3
                         clock pessimism              0.257     6.345    
                         clock uncertainty           -0.035     6.310    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK3_DATA_DAC3[43])
                                                     -0.257     6.053    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          6.053    
                         arrival time                          -4.914    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.179ns (6.742%)  route 2.476ns (93.258%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.976ns = ( 5.976 - 4.000 ) 
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.597ns (routing 0.526ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.455ns (routing 0.477ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.597     2.270    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X102Y282       FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y282       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.349 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]/Q
                         net (fo=8, routed)           0.171     2.520    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[2]
    SLICE_X103Y281       LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.620 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out[255]_i_1__0/O
                         net (fo=256, routed)         2.305     4.925    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out[255]_i_1__0_n_0
    SLICE_X117Y273       FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.455     5.976    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X117Y273       FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[11]/C
                         clock pessimism              0.257     6.233    
                         clock uncertainty           -0.035     6.198    
    SLICE_X117Y273       FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     6.138    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[11]
  -------------------------------------------------------------------
                         required time                          6.138    
                         arrival time                          -4.925    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC3[44]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.392ns (15.265%)  route 2.176ns (84.735%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns = ( 6.088 - 4.000 ) 
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.615ns (routing 0.526ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.477ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.615     2.288    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X105Y299       FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y299       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.367 f  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.676     3.043    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/m_axis_tdata[4]
    SLICE_X110Y298       LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     3.206 f  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.698     3.904    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X106Y292       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     4.054 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[44]_INST_0/O
                         net (fo=1, routed)           0.802     4.856    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s03_axis_tdata[44]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC3[44]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.477     5.998    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK3)
                                                      0.090     6.088 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK3
                         clock pessimism              0.257     6.345    
                         clock uncertainty           -0.035     6.310    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK3_DATA_DAC3[44])
                                                     -0.239     6.071    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                          -4.856    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC3[34]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.365ns (14.114%)  route 2.221ns (85.886%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns = ( 6.088 - 4.000 ) 
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.615ns (routing 0.526ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.477ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.615     2.288    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X105Y299       FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y299       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.367 f  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.676     3.043    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/m_axis_tdata[4]
    SLICE_X110Y298       LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     3.206 f  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.784     3.990    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X106Y290       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     4.113 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[34]_INST_0/O
                         net (fo=1, routed)           0.761     4.874    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s03_axis_tdata[34]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC3[34]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.477     5.998    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK3)
                                                      0.090     6.088 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK3
                         clock pessimism              0.257     6.345    
                         clock uncertainty           -0.035     6.310    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK3_DATA_DAC3[34])
                                                     -0.207     6.103    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          6.103    
                         arrival time                          -4.874    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC3[45]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.391ns (15.418%)  route 2.145ns (84.582%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns = ( 6.088 - 4.000 ) 
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.615ns (routing 0.526ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.477ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.615     2.288    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X105Y299       FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y299       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.367 f  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.676     3.043    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/m_axis_tdata[4]
    SLICE_X110Y298       LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     3.206 f  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.743     3.949    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X106Y292       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     4.098 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[45]_INST_0/O
                         net (fo=1, routed)           0.726     4.824    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s03_axis_tdata[45]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC3[45]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.477     5.998    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK3)
                                                      0.090     6.088 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK3
                         clock pessimism              0.257     6.345    
                         clock uncertainty           -0.035     6.310    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK3_DATA_DAC3[45])
                                                     -0.257     6.053    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          6.053    
                         arrival time                          -4.824    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC3[35]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.366ns (14.484%)  route 2.161ns (85.516%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns = ( 6.088 - 4.000 ) 
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.615ns (routing 0.526ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.477ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.615     2.288    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X105Y299       FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y299       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.367 f  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.676     3.043    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/m_axis_tdata[4]
    SLICE_X110Y298       LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     3.206 f  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.773     3.979    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X105Y289       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     4.103 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[35]_INST_0/O
                         net (fo=1, routed)           0.712     4.815    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s03_axis_tdata[35]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC3[35]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.477     5.998    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK3)
                                                      0.090     6.088 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK3
                         clock pessimism              0.257     6.345    
                         clock uncertainty           -0.035     6.310    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK3_DATA_DAC3[35])
                                                     -0.264     6.046    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -4.815    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC3[42]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.341ns (13.586%)  route 2.169ns (86.414%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns = ( 6.088 - 4.000 ) 
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.615ns (routing 0.526ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.477ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.615     2.288    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X105Y299       FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y299       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.367 f  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.676     3.043    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/m_axis_tdata[4]
    SLICE_X110Y298       LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     3.206 f  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.722     3.928    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X106Y291       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     4.027 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[42]_INST_0/O
                         net (fo=1, routed)           0.771     4.798    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s03_axis_tdata[42]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC3[42]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.477     5.998    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK3)
                                                      0.090     6.088 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK3
                         clock pessimism              0.257     6.345    
                         clock uncertainty           -0.035     6.310    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK3_DATA_DAC3[42])
                                                     -0.263     6.047    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          6.047    
                         arrival time                          -4.798    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC1[227]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.258ns (10.552%)  route 2.187ns (89.448%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.089ns = ( 6.089 - 4.000 ) 
    Source Clock Delay      (SCD):    2.275ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.602ns (routing 0.526ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.477ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.602     2.275    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X105Y265       FDRE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y265       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.354 f  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.596     2.950    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/m_axis_tdata[4]
    SLICE_X111Y264       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090     3.040 f  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.816     3.856    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X106Y270       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     3.945 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[227]_INST_0/O
                         net (fo=1, routed)           0.775     4.720    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s01_axis_tdata[227]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC1[227]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.477     5.998    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK1)
                                                      0.091     6.089 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK1
                         clock pessimism              0.257     6.346    
                         clock uncertainty           -0.035     6.311    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK1_DATA_DAC1[227])
                                                     -0.327     5.984    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          5.984    
                         arrival time                          -4.720    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC3[14]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.392ns (15.928%)  route 2.069ns (84.072%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns = ( 6.088 - 4.000 ) 
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.615ns (routing 0.526ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.477ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.615     2.288    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X105Y299       FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y299       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.367 f  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.676     3.043    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/m_axis_tdata[4]
    SLICE_X110Y298       LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     3.206 f  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.680     3.886    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X105Y287       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     4.036 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[14]_INST_0/O
                         net (fo=1, routed)           0.713     4.749    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s03_axis_tdata[14]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC3[14]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.477     5.998    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK3)
                                                      0.090     6.088 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK3
                         clock pessimism              0.257     6.345    
                         clock uncertainty           -0.035     6.310    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK3_DATA_DAC3[14])
                                                     -0.289     6.021    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          6.021    
                         arrival time                          -4.749    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC3[28]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 0.293ns (11.720%)  route 2.207ns (88.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns = ( 6.088 - 4.000 ) 
    Source Clock Delay      (SCD):    2.288ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.615ns (routing 0.526ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.477ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.615     2.288    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X105Y299       FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y299       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.367 f  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         0.676     3.043    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/m_axis_tdata[4]
    SLICE_X110Y298       LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.163     3.206 f  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.775     3.981    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X106Y290       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     4.032 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[28]_INST_0/O
                         net (fo=1, routed)           0.756     4.788    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s03_axis_tdata[28]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC3[28]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.477     5.998    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK3)
                                                      0.090     6.088 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK3
                         clock pessimism              0.257     6.345    
                         clock uncertainty           -0.035     6.310    
    HSDAC_X0Y0           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK3_DATA_DAC3[28])
                                                     -0.246     6.064    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          6.064    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                  1.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[197]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[197]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.083ns (26.349%)  route 0.232ns (73.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Net Delay (Source):      1.485ns (routing 0.477ns, distribution 1.008ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.526ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.485     2.006    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X117Y251       FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[197]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y251       FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.066 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[197]/Q
                         net (fo=2, routed)           0.088     2.154    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out[197]
    SLICE_X117Y251       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     2.177 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[197]_INST_0/O
                         net (fo=1, routed)           0.144     2.321    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s00_axis_tdata[197]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[197]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.735     2.408    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.158     2.566 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism             -0.256     2.310    
    HSDAC_X0Y0           HSDAC (Hold_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[197])
                                                      0.000     2.310    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[163]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[163]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.083ns (25.697%)  route 0.240ns (74.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Net Delay (Source):      1.477ns (routing 0.477ns, distribution 1.000ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.526ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.477     1.998    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X118Y249       FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[163]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y249       FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     2.058 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[163]/Q
                         net (fo=2, routed)           0.067     2.125    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out[163]
    SLICE_X117Y248       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     2.148 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[163]_INST_0/O
                         net (fo=1, routed)           0.173     2.321    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s00_axis_tdata[163]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[163]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.735     2.408    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.158     2.566 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism             -0.256     2.310    
    HSDAC_X0Y0           HSDAC (Hold_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[163])
                                                      0.000     2.310    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[186]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[185]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      1.527ns (routing 0.477ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.675ns (routing 0.526ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.527     2.048    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X118Y300       FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[186]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y300       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.106 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[186]/Q
                         net (fo=2, routed)           0.115     2.221    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[186]
    SLICE_X118Y298       FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[185]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.675     2.348    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X118Y298       FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[185]/C
                         clock pessimism             -0.201     2.147    
    SLICE_X118Y298       FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     2.209    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[185]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.059ns (33.523%)  route 0.117ns (66.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Net Delay (Source):      1.440ns (routing 0.477ns, distribution 0.963ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.526ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.440     1.961    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X107Y291       FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y291       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.020 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[48]/Q
                         net (fo=2, routed)           0.117     2.137    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[48]
    SLICE_X106Y293       FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.647     2.320    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X106Y293       FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[47]/C
                         clock pessimism             -0.257     2.063    
    SLICE_X106Y293       FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.125    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[47]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.058ns (33.333%)  route 0.116ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Net Delay (Source):      1.423ns (routing 0.477ns, distribution 0.946ns)
  Clock Net Delay (Destination): 1.627ns (routing 0.526ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.423     1.944    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_cycles/rf_clock
    SLICE_X103Y295       FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y295       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.002 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[16]/Q
                         net (fo=4, routed)           0.116     2.118    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_cycles/count_val[16]
    SLICE_X102Y294       FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.627     2.300    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_cycles/rf_clock
    SLICE_X102Y294       FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[15]/C
                         clock pessimism             -0.257     2.043    
    SLICE_X102Y294       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.105    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.059ns (43.066%)  route 0.078ns (56.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Net Delay (Source):      1.414ns (routing 0.477ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.627ns (routing 0.526ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.414     1.935    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_cycles/rf_clock
    SLICE_X102Y292       FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y292       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.994 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[19]/Q
                         net (fo=4, routed)           0.078     2.072    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_cycles/count_val[19]
    SLICE_X102Y294       FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.627     2.300    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_cycles/rf_clock
    SLICE_X102Y294       FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[18]/C
                         clock pessimism             -0.305     1.995    
    SLICE_X102Y294       FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.057    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_cycles/data_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[110]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[109]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.061ns (48.031%)  route 0.066ns (51.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Net Delay (Source):      1.417ns (routing 0.477ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.526ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.417     1.938    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X105Y276       FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y276       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.999 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[110]/Q
                         net (fo=2, routed)           0.066     2.065    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[110]
    SLICE_X105Y275       FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.621     2.294    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X105Y275       FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[109]/C
                         clock pessimism             -0.306     1.988    
    SLICE_X105Y275       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.050    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[109]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[210]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[210]
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.080ns (25.237%)  route 0.237ns (74.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Net Delay (Source):      1.488ns (routing 0.477ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.526ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.488     2.009    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X115Y252       FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[210]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y252       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.067 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[210]/Q
                         net (fo=2, routed)           0.036     2.103    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[210]
    SLICE_X115Y252       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     2.125 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[210]_INST_0/O
                         net (fo=1, routed)           0.201     2.326    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s00_axis_tdata[210]
    HSDAC_X0Y0           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[210]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.735     2.408    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.158     2.566 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism             -0.256     2.310    
    HSDAC_X0Y0           HSDAC (Hold_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[210])
                                                      0.000     2.310    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[184]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[183]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.058ns (43.284%)  route 0.076ns (56.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Net Delay (Source):      1.460ns (routing 0.477ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.526ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.460     1.981    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X117Y267       FDCE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[184]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y267       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.039 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[184]/Q
                         net (fo=2, routed)           0.076     2.115    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[184]
    SLICE_X117Y266       FDCE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[183]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.677     2.350    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X117Y266       FDCE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[183]/C
                         clock pessimism             -0.312     2.038    
    SLICE_X117Y266       FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.098    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[183]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][101]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.058ns (42.029%)  route 0.080ns (57.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Net Delay (Source):      1.471ns (routing 0.477ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.689ns (routing 0.526ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.471     1.992    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X117Y289       FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y289       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.050 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[101]/Q
                         net (fo=1, routed)           0.080     2.130    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[101]
    SLICE_X117Y291       FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][101]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.689     2.362    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X117Y291       FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][101]/C
                         clock pessimism             -0.309     2.053    
    SLICE_X117Y291       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.113    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][101]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RFDAC0_CLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     HSDAC/CLK_DAC       n/a            2.000         4.000       2.000      HSDAC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
Min Period        n/a     HSDAC/FABRIC_CLK    n/a            2.000         4.000       2.000      HSDAC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X10Y48  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         4.000       2.431      RAMB36_X10Y48  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X10Y49  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         4.000       2.431      RAMB36_X10Y49  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X11Y50  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         4.000       2.431      RAMB36_X11Y50  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X10Y51  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         4.000       2.431      RAMB36_X10Y51  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
Low Pulse Width   Fast    HSDAC/CLK_DAC       n/a            0.800         2.000       1.200      HSDAC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
Low Pulse Width   Slow    HSDAC/CLK_DAC       n/a            0.800         2.000       1.200      HSDAC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
Low Pulse Width   Slow    HSDAC/FABRIC_CLK    n/a            0.800         2.000       1.200      HSDAC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Low Pulse Width   Fast    HSDAC/FABRIC_CLK    n/a            0.800         2.000       1.200      HSDAC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X11Y50  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y58  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X11Y59  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X11Y55  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y56  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y56  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
High Pulse Width  Slow    HSDAC/CLK_DAC       n/a            0.800         2.000       1.200      HSDAC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
High Pulse Width  Slow    HSDAC/FABRIC_CLK    n/a            0.800         2.000       1.200      HSDAC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
High Pulse Width  Fast    HSDAC/FABRIC_CLK    n/a            0.800         2.000       1.200      HSDAC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
High Pulse Width  Fast    HSDAC/CLK_DAC       n/a            0.800         2.000       1.200      HSDAC_X0Y0     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y48  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y48  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y48  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y49  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y49  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X11Y50  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  RFDAC1_CLK
  To Clock:  RFDAC1_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.270ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/int_select_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][112]/CE
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.398ns (15.608%)  route 2.152ns (84.392%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.927ns = ( 5.927 - 4.000 ) 
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.584ns (routing 0.454ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.414ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.584     2.257    top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/rf_clock
    SLICE_X112Y340       FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/int_select_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y340       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.336 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/int_select_reg_rep__1/Q
                         net (fo=42, routed)          0.677     3.013    top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/int_select_reg_rep__1_0
    SLICE_X107Y343       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     3.101 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/axis_data_fifo_clock_crossing_i_1/O
                         net (fo=1, routed)           0.137     3.238    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X107Y340       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     3.336 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=10, routed)          0.100     3.436    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_en
    SLICE_X106Y340       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     3.569 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=256, routed)         1.238     4.807    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    SLICE_X115Y336       FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][112]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.406     5.927    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X115Y336       FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][112]/C
                         clock pessimism              0.247     6.174    
                         clock uncertainty           -0.035     6.138    
    SLICE_X115Y336       FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061     6.077    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][112]
  -------------------------------------------------------------------
                         required time                          6.077    
                         arrival time                          -4.807    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.270ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/int_select_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][120]/CE
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.398ns (15.608%)  route 2.152ns (84.392%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.927ns = ( 5.927 - 4.000 ) 
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.584ns (routing 0.454ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.414ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.584     2.257    top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/rf_clock
    SLICE_X112Y340       FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/int_select_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y340       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.336 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/int_select_reg_rep__1/Q
                         net (fo=42, routed)          0.677     3.013    top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/int_select_reg_rep__1_0
    SLICE_X107Y343       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     3.101 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/axis_data_fifo_clock_crossing_i_1/O
                         net (fo=1, routed)           0.137     3.238    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X107Y340       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     3.336 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=10, routed)          0.100     3.436    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_en
    SLICE_X106Y340       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     3.569 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=256, routed)         1.238     4.807    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    SLICE_X115Y336       FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][120]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.406     5.927    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X115Y336       FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][120]/C
                         clock pessimism              0.247     6.174    
                         clock uncertainty           -0.035     6.138    
    SLICE_X115Y336       FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061     6.077    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][120]
  -------------------------------------------------------------------
                         required time                          6.077    
                         arrival time                          -4.807    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/int_select_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][110]/CE
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.398ns (15.614%)  route 2.151ns (84.386%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.927ns = ( 5.927 - 4.000 ) 
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.584ns (routing 0.454ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.414ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.584     2.257    top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/rf_clock
    SLICE_X112Y340       FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/int_select_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y340       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.336 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/int_select_reg_rep__1/Q
                         net (fo=42, routed)          0.677     3.013    top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/int_select_reg_rep__1_0
    SLICE_X107Y343       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     3.101 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/axis_data_fifo_clock_crossing_i_1/O
                         net (fo=1, routed)           0.137     3.238    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X107Y340       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     3.336 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=10, routed)          0.100     3.436    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_en
    SLICE_X106Y340       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     3.569 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=256, routed)         1.237     4.806    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    SLICE_X115Y336       FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][110]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.406     5.927    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X115Y336       FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][110]/C
                         clock pessimism              0.247     6.174    
                         clock uncertainty           -0.035     6.138    
    SLICE_X115Y336       FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     6.077    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][110]
  -------------------------------------------------------------------
                         required time                          6.077    
                         arrival time                          -4.806    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/int_select_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][116]/CE
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.398ns (15.614%)  route 2.151ns (84.386%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.927ns = ( 5.927 - 4.000 ) 
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.584ns (routing 0.454ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.414ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.584     2.257    top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/rf_clock
    SLICE_X112Y340       FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/int_select_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y340       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.336 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/int_select_reg_rep__1/Q
                         net (fo=42, routed)          0.677     3.013    top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/int_select_reg_rep__1_0
    SLICE_X107Y343       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     3.101 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/axis_data_fifo_clock_crossing_i_1/O
                         net (fo=1, routed)           0.137     3.238    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X107Y340       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     3.336 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=10, routed)          0.100     3.436    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_en
    SLICE_X106Y340       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     3.569 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=256, routed)         1.237     4.806    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    SLICE_X115Y336       FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][116]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.406     5.927    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X115Y336       FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][116]/C
                         clock pessimism              0.247     6.174    
                         clock uncertainty           -0.035     6.138    
    SLICE_X115Y336       FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     6.077    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][116]
  -------------------------------------------------------------------
                         required time                          6.077    
                         arrival time                          -4.806    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/int_select_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][109]/CE
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.398ns (15.632%)  route 2.148ns (84.368%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.923ns = ( 5.923 - 4.000 ) 
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.584ns (routing 0.454ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.414ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.584     2.257    top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/rf_clock
    SLICE_X112Y340       FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/int_select_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y340       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.336 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/int_select_reg_rep__1/Q
                         net (fo=42, routed)          0.677     3.013    top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/int_select_reg_rep__1_0
    SLICE_X107Y343       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     3.101 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/axis_data_fifo_clock_crossing_i_1/O
                         net (fo=1, routed)           0.137     3.238    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X107Y340       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     3.336 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=10, routed)          0.100     3.436    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_en
    SLICE_X106Y340       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     3.569 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=256, routed)         1.234     4.803    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    SLICE_X116Y336       FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][109]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.402     5.923    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X116Y336       FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][109]/C
                         clock pessimism              0.247     6.170    
                         clock uncertainty           -0.035     6.134    
    SLICE_X116Y336       FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     6.074    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][109]
  -------------------------------------------------------------------
                         required time                          6.074    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/int_select_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][121]/CE
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.398ns (15.632%)  route 2.148ns (84.368%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.923ns = ( 5.923 - 4.000 ) 
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.584ns (routing 0.454ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.414ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.584     2.257    top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/rf_clock
    SLICE_X112Y340       FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/int_select_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y340       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.336 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/int_select_reg_rep__1/Q
                         net (fo=42, routed)          0.677     3.013    top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/int_select_reg_rep__1_0
    SLICE_X107Y343       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     3.101 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/axis_data_fifo_clock_crossing_i_1/O
                         net (fo=1, routed)           0.137     3.238    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X107Y340       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     3.336 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=10, routed)          0.100     3.436    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_en
    SLICE_X106Y340       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     3.569 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=256, routed)         1.234     4.803    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    SLICE_X116Y336       FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][121]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.402     5.923    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X116Y336       FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][121]/C
                         clock pessimism              0.247     6.170    
                         clock uncertainty           -0.035     6.134    
    SLICE_X116Y336       FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060     6.074    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][121]
  -------------------------------------------------------------------
                         required time                          6.074    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/int_select_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][105]/CE
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.398ns (15.645%)  route 2.146ns (84.355%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.923ns = ( 5.923 - 4.000 ) 
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.584ns (routing 0.454ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.414ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.584     2.257    top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/rf_clock
    SLICE_X112Y340       FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/int_select_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y340       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.336 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/int_select_reg_rep__1/Q
                         net (fo=42, routed)          0.677     3.013    top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/int_select_reg_rep__1_0
    SLICE_X107Y343       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     3.101 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/axis_data_fifo_clock_crossing_i_1/O
                         net (fo=1, routed)           0.137     3.238    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X107Y340       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     3.336 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=10, routed)          0.100     3.436    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_en
    SLICE_X106Y340       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     3.569 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=256, routed)         1.232     4.801    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    SLICE_X116Y336       FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][105]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.402     5.923    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X116Y336       FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][105]/C
                         clock pessimism              0.247     6.170    
                         clock uncertainty           -0.035     6.134    
    SLICE_X116Y336       FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     6.074    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][105]
  -------------------------------------------------------------------
                         required time                          6.074    
                         arrival time                          -4.801    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/int_select_reg_rep__1/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][111]/CE
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.398ns (15.645%)  route 2.146ns (84.355%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.923ns = ( 5.923 - 4.000 ) 
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.584ns (routing 0.454ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.414ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.584     2.257    top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/rf_clock
    SLICE_X112Y340       FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/int_select_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y340       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.336 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/int_select_reg_rep__1/Q
                         net (fo=42, routed)          0.677     3.013    top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/int_select_reg_rep__1_0
    SLICE_X107Y343       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     3.101 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_mux_0/inst/axis_data_fifo_clock_crossing_i_1/O
                         net (fo=1, routed)           0.137     3.238    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X107Y340       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     3.336 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=10, routed)          0.100     3.436    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_en
    SLICE_X106Y340       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     3.569 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=256, routed)         1.232     4.801    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    SLICE_X116Y336       FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][111]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.402     5.923    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X116Y336       FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][111]/C
                         clock pessimism              0.247     6.170    
                         clock uncertainty           -0.035     6.134    
    SLICE_X116Y336       FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060     6.074    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][111]
  -------------------------------------------------------------------
                         required time                          6.074    
                         arrival time                          -4.801    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.312ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC1[227]
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.319ns (13.375%)  route 2.066ns (86.625%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.018ns = ( 6.018 - 4.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.533ns (routing 0.454ns, distribution 1.079ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.414ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.533     2.206    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X102Y320       FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y320       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.285 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/s_axis_tready_reg/Q
                         net (fo=5, routed)           0.503     2.788    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/out
    SLICE_X110Y322       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     2.879 f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.824     3.703    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X106Y331       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     3.852 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[227]_INST_0/O
                         net (fo=1, routed)           0.739     4.591    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s11_axis_tdata[227]
    HSDAC_X0Y1           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC1[227]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.406     5.927    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s1_axis_aclk
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK1)
                                                      0.091     6.018 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK1
                         clock pessimism              0.247     6.265    
                         clock uncertainty           -0.035     6.230    
    HSDAC_X0Y1           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK1_DATA_DAC1[227])
                                                     -0.327     5.903    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac
  -------------------------------------------------------------------
                         required time                          5.903    
                         arrival time                          -4.591    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.322ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC0[114]
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.301ns (12.500%)  route 2.107ns (87.500%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 6.024 - 4.000 ) 
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.518ns (routing 0.454ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.414ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.518     2.191    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X102Y311       FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y311       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.270 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/s_axis_tready_reg/Q
                         net (fo=5, routed)           0.597     2.867    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/out
    SLICE_X109Y312       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     2.990 f  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.712     3.702    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X105Y308       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     3.801 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[114]_INST_0/O
                         net (fo=1, routed)           0.798     4.599    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s10_axis_tdata[114]
    HSDAC_X0Y1           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC0[114]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.406     5.927    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s1_axis_aclk
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.097     6.024 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.247     6.271    
                         clock uncertainty           -0.035     6.236    
    HSDAC_X0Y1           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[114])
                                                     -0.315     5.921    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac
  -------------------------------------------------------------------
                         required time                          5.921    
                         arrival time                          -4.599    
  -------------------------------------------------------------------
                         slack                                  1.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[228]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[227]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.058ns (44.275%)  route 0.073ns (55.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Net Delay (Source):      1.346ns (routing 0.414ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.454ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.346     1.867    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X106Y332       FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[228]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y332       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.925 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[228]/Q
                         net (fo=2, routed)           0.073     1.998    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[228]
    SLICE_X106Y331       FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[227]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.549     2.222    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X106Y331       FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[227]/C
                         clock pessimism             -0.297     1.925    
    SLICE_X106Y331       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.987    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[227]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[107]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[106]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.058ns (44.275%)  route 0.073ns (55.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      1.408ns (routing 0.414ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.454ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.408     1.929    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X117Y352       FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y352       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.987 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[107]/Q
                         net (fo=2, routed)           0.073     2.060    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[107]
    SLICE_X117Y351       FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.614     2.287    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X117Y351       FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[106]/C
                         clock pessimism             -0.300     1.987    
    SLICE_X117Y351       FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.049    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[106]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[152]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC0[152]
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.097ns (31.803%)  route 0.208ns (68.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Net Delay (Source):      1.417ns (routing 0.414ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.454ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.417     1.938    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X118Y308       FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[152]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y308       FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     1.998 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[152]/Q
                         net (fo=2, routed)           0.069     2.067    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/data_out[152]
    SLICE_X118Y307       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.037     2.104 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[152]_INST_0/O
                         net (fo=1, routed)           0.139     2.243    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s10_axis_tdata[152]
    HSDAC_X0Y1           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DATA_DAC0[152]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.647     2.320    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s1_axis_aclk
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.158     2.478 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism             -0.246     2.232    
    HSDAC_X0Y1           HSDAC (Hold_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[152])
                                                      0.000     2.232    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[222]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[221]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.059ns (29.949%)  route 0.138ns (70.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      1.392ns (routing 0.414ns, distribution 0.978ns)
  Clock Net Delay (Destination): 1.610ns (routing 0.454ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.392     1.913    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X108Y314       FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[222]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y314       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.972 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[222]/Q
                         net (fo=2, routed)           0.138     2.110    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[222]
    SLICE_X111Y313       FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[221]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.610     2.283    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X111Y313       FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[221]/C
                         clock pessimism             -0.247     2.036    
    SLICE_X111Y313       FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.098    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[221]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[185]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[184]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.059ns (35.976%)  route 0.105ns (64.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      1.395ns (routing 0.414ns, distribution 0.981ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.454ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.395     1.916    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X116Y330       FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[185]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y330       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.975 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[185]/Q
                         net (fo=2, routed)           0.105     2.080    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[185]
    SLICE_X116Y329       FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[184]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.580     2.253    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X116Y329       FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[184]/C
                         clock pessimism             -0.247     2.006    
    SLICE_X116Y329       FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.068    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[184]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.059ns (33.714%)  route 0.116ns (66.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      1.343ns (routing 0.414ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.538ns (routing 0.454ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.343     1.864    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/rf_clock
    SLICE_X102Y319       FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y319       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.923 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[27]/Q
                         net (fo=5, routed)           0.116     2.039    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/zeros[27]
    SLICE_X100Y318       FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.538     2.211    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/rf_clock
    SLICE_X100Y318       FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[26]/C
                         clock pessimism             -0.247     1.964    
    SLICE_X100Y318       FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.026    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][100]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.058ns (42.647%)  route 0.078ns (57.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      1.403ns (routing 0.414ns, distribution 0.989ns)
  Clock Net Delay (Destination): 1.613ns (routing 0.454ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.403     1.924    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X116Y350       FDRE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y350       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.982 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[100]/Q
                         net (fo=1, routed)           0.078     2.060    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[100]
    SLICE_X116Y351       FDRE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][100]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.613     2.286    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X116Y351       FDRE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][100]/C
                         clock pessimism             -0.300     1.986    
    SLICE_X116Y351       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.046    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][100]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[197]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[196]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.058ns (33.721%)  route 0.114ns (66.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      1.406ns (routing 0.414ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.454ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.406     1.927    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X117Y317       FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[197]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y317       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.985 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[197]/Q
                         net (fo=2, routed)           0.114     2.099    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[197]
    SLICE_X118Y316       FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[196]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.596     2.269    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X118Y316       FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[196]/C
                         clock pessimism             -0.247     2.022    
    SLICE_X118Y316       FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     2.084    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[196]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.059ns (45.385%)  route 0.071ns (54.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Net Delay (Source):      1.323ns (routing 0.414ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.454ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.323     1.844    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_zeros/rf_clock
    SLICE_X98Y338        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y338        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.903 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[19]/Q
                         net (fo=6, routed)           0.071     1.974    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_zeros/zeros[19]
    SLICE_X98Y339        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.518     2.191    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_zeros/rf_clock
    SLICE_X98Y339        FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[18]/C
                         clock pessimism             -0.294     1.897    
    SLICE_X98Y339        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.959    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.093ns (46.500%)  route 0.107ns (53.500%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      1.390ns (routing 0.414ns, distribution 0.976ns)
  Clock Net Delay (Destination): 1.607ns (routing 0.454ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.390     1.911    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X114Y340       FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y340       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.972 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=12, routed)          0.098     2.070    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/Q[2]
    SLICE_X116Y342       LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.032     2.102 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i[4]_i_1/O
                         net (fo=1, routed)           0.009     2.111    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i[4]_i_1_n_0
    SLICE_X116Y342       FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.607     2.280    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X116Y342       FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/C
                         clock pessimism             -0.247     2.033    
    SLICE_X116Y342       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.095    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RFDAC1_CLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     HSDAC/CLK_DAC       n/a            2.000         4.000       2.000      HSDAC_X0Y1     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
Min Period        n/a     HSDAC/FABRIC_CLK    n/a            2.000         4.000       2.000      HSDAC_X0Y1     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X11Y63  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         4.000       2.431      RAMB36_X11Y63  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X10Y63  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         4.000       2.431      RAMB36_X10Y63  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X10Y69  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         4.000       2.431      RAMB36_X10Y69  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X11Y70  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         4.000       2.431      RAMB36_X11Y70  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Low Pulse Width   Fast    HSDAC/CLK_DAC       n/a            0.800         2.000       1.200      HSDAC_X0Y1     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
Low Pulse Width   Slow    HSDAC/FABRIC_CLK    n/a            0.800         2.000       1.200      HSDAC_X0Y1     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
Low Pulse Width   Slow    HSDAC/CLK_DAC       n/a            0.800         2.000       1.200      HSDAC_X0Y1     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
Low Pulse Width   Fast    HSDAC/FABRIC_CLK    n/a            0.800         2.000       1.200      HSDAC_X0Y1     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y68  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X11Y63  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y70  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y70  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y67  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y64  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
High Pulse Width  Slow    HSDAC/CLK_DAC       n/a            0.800         2.000       1.200      HSDAC_X0Y1     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
High Pulse Width  Fast    HSDAC/CLK_DAC       n/a            0.800         2.000       1.200      HSDAC_X0Y1     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
High Pulse Width  Slow    HSDAC/FABRIC_CLK    n/a            0.800         2.000       1.200      HSDAC_X0Y1     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
High Pulse Width  Fast    HSDAC/FABRIC_CLK    n/a            0.800         2.000       1.200      HSDAC_X0Y1     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X11Y63  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X11Y63  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X11Y63  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y63  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y63  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y63  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  RFDAC2_CLK
  To Clock:  RFDAC2_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][158]/R
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.079ns (2.734%)  route 2.811ns (97.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.130ns = ( 6.130 - 4.000 ) 
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.738ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.609ns (routing 0.669ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.779     2.452    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X105Y391       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y391       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.531 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=274, routed)         2.811     5.342    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/rstb
    SLICE_X108Y402       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][158]/R
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.609     6.130    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X108Y402       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][158]/C
                         clock pessimism              0.274     6.404    
                         clock uncertainty           -0.035     6.369    
    SLICE_X108Y402       FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074     6.295    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][158]
  -------------------------------------------------------------------
                         required time                          6.295    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][163]/R
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.079ns (2.734%)  route 2.811ns (97.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.130ns = ( 6.130 - 4.000 ) 
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.738ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.609ns (routing 0.669ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.779     2.452    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X105Y391       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y391       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.531 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=274, routed)         2.811     5.342    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/rstb
    SLICE_X108Y402       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][163]/R
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.609     6.130    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X108Y402       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][163]/C
                         clock pessimism              0.274     6.404    
                         clock uncertainty           -0.035     6.369    
    SLICE_X108Y402       FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.074     6.295    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][163]
  -------------------------------------------------------------------
                         required time                          6.295    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][164]/R
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 0.079ns (2.734%)  route 2.811ns (97.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.130ns = ( 6.130 - 4.000 ) 
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.738ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.609ns (routing 0.669ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.779     2.452    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X105Y391       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y391       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.531 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=274, routed)         2.811     5.342    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/rstb
    SLICE_X108Y402       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][164]/R
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.609     6.130    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X108Y402       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][164]/C
                         clock pessimism              0.274     6.404    
                         clock uncertainty           -0.035     6.369    
    SLICE_X108Y402       FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.074     6.295    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][164]
  -------------------------------------------------------------------
                         required time                          6.295    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][127]/R
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.079ns (2.863%)  route 2.680ns (97.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 6.139 - 4.000 ) 
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.738ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.669ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.779     2.452    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X105Y391       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y391       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.531 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=274, routed)         2.680     5.211    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/rstb
    SLICE_X117Y402       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][127]/R
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.618     6.139    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X117Y402       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][127]/C
                         clock pessimism              0.274     6.413    
                         clock uncertainty           -0.035     6.378    
    SLICE_X117Y402       FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074     6.304    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][127]
  -------------------------------------------------------------------
                         required time                          6.304    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][130]/R
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.079ns (2.863%)  route 2.680ns (97.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 6.139 - 4.000 ) 
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.738ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.669ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.779     2.452    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X105Y391       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y391       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.531 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=274, routed)         2.680     5.211    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/rstb
    SLICE_X117Y402       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][130]/R
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.618     6.139    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X117Y402       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][130]/C
                         clock pessimism              0.274     6.413    
                         clock uncertainty           -0.035     6.378    
    SLICE_X117Y402       FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.074     6.304    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][130]
  -------------------------------------------------------------------
                         required time                          6.304    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][131]/R
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.079ns (2.863%)  route 2.680ns (97.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 6.139 - 4.000 ) 
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.738ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.669ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.779     2.452    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X105Y391       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y391       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.531 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=274, routed)         2.680     5.211    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/rstb
    SLICE_X117Y402       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][131]/R
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.618     6.139    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X117Y402       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][131]/C
                         clock pessimism              0.274     6.413    
                         clock uncertainty           -0.035     6.378    
    SLICE_X117Y402       FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.074     6.304    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][131]
  -------------------------------------------------------------------
                         required time                          6.304    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][133]/R
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.079ns (2.863%)  route 2.680ns (97.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 6.139 - 4.000 ) 
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.738ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.669ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.779     2.452    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X105Y391       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y391       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.531 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=274, routed)         2.680     5.211    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/rstb
    SLICE_X117Y402       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][133]/R
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.618     6.139    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X117Y402       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][133]/C
                         clock pessimism              0.274     6.413    
                         clock uncertainty           -0.035     6.378    
    SLICE_X117Y402       FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.074     6.304    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][133]
  -------------------------------------------------------------------
                         required time                          6.304    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][134]/R
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.079ns (2.863%)  route 2.680ns (97.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 6.139 - 4.000 ) 
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.738ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.669ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.779     2.452    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X105Y391       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y391       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.531 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=274, routed)         2.680     5.211    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/rstb
    SLICE_X117Y402       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][134]/R
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.618     6.139    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X117Y402       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][134]/C
                         clock pessimism              0.274     6.413    
                         clock uncertainty           -0.035     6.378    
    SLICE_X117Y402       FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.074     6.304    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][134]
  -------------------------------------------------------------------
                         required time                          6.304    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][135]/R
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.079ns (2.863%)  route 2.680ns (97.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 6.139 - 4.000 ) 
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.738ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.669ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.779     2.452    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X105Y391       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y391       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.531 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=274, routed)         2.680     5.211    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/rstb
    SLICE_X117Y402       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][135]/R
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.618     6.139    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X117Y402       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][135]/C
                         clock pessimism              0.274     6.413    
                         clock uncertainty           -0.035     6.378    
    SLICE_X117Y402       FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.074     6.304    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][135]
  -------------------------------------------------------------------
                         required time                          6.304    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][136]/R
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.079ns (2.863%)  route 2.680ns (97.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 6.139 - 4.000 ) 
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.738ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.669ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.779     2.452    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X105Y391       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y391       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.531 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=274, routed)         2.680     5.211    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/rstb
    SLICE_X117Y402       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][136]/R
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.618     6.139    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X117Y402       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][136]/C
                         clock pessimism              0.274     6.413    
                         clock uncertainty           -0.035     6.378    
    SLICE_X117Y402       FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.074     6.304    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][136]
  -------------------------------------------------------------------
                         required time                          6.304    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  1.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.060ns (45.113%)  route 0.073ns (54.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Net Delay (Source):      1.568ns (routing 0.669ns, distribution 0.899ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.738ns, distribution 1.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.568     2.089    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros/rf_clock
    SLICE_X100Y368       FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y368       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.149 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[24]/Q
                         net (fo=5, routed)           0.073     2.222    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros/zeros[24]
    SLICE_X100Y369       FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.799     2.472    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros/rf_clock
    SLICE_X100Y369       FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[23]/C
                         clock pessimism             -0.324     2.148    
    SLICE_X100Y369       FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     2.210    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[208]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[207]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.059ns (46.094%)  route 0.069ns (53.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.484ns
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Net Delay (Source):      1.585ns (routing 0.669ns, distribution 0.916ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.738ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.585     2.106    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X106Y402       FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[208]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y402       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.165 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[208]/Q
                         net (fo=2, routed)           0.069     2.234    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[208]
    SLICE_X106Y403       FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[207]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.811     2.484    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X106Y403       FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[207]/C
                         clock pessimism             -0.324     2.160    
    SLICE_X106Y403       FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.222    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[207]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[154]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[153]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.058ns (33.721%)  route 0.114ns (66.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Net Delay (Source):      1.616ns (routing 0.669ns, distribution 0.947ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.738ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.616     2.137    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X112Y404       FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[154]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y404       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.195 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[154]/Q
                         net (fo=2, routed)           0.114     2.309    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[154]
    SLICE_X111Y402       FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.834     2.507    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X111Y402       FDCE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[153]/C
                         clock pessimism             -0.274     2.233    
    SLICE_X111Y402       FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.295    top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[153]
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.059ns (45.038%)  route 0.072ns (54.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Net Delay (Source):      1.580ns (routing 0.669ns, distribution 0.911ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.738ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.580     2.101    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X101Y369       FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y369       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.160 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]/Q
                         net (fo=1, routed)           0.072     2.232    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[0]
    SLICE_X101Y368       FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.807     2.480    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X101Y368       FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]/C
                         clock pessimism             -0.324     2.156    
    SLICE_X101Y368       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.218    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.061ns (47.656%)  route 0.067ns (52.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Net Delay (Source):      1.592ns (routing 0.669ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.738ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.592     2.113    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X105Y361       FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y361       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.174 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[27]/Q
                         net (fo=2, routed)           0.067     2.241    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[27]
    SLICE_X105Y360       FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.816     2.489    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X105Y360       FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[26]/C
                         clock pessimism             -0.325     2.164    
    SLICE_X105Y360       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.226    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[201]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[200]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.061ns (32.105%)  route 0.129ns (67.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Net Delay (Source):      1.588ns (routing 0.669ns, distribution 0.919ns)
  Clock Net Delay (Destination): 1.823ns (routing 0.738ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.588     2.109    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X105Y417       FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[201]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y417       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.170 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[201]/Q
                         net (fo=2, routed)           0.129     2.299    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[201]
    SLICE_X106Y418       FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[200]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.823     2.496    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X106Y418       FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[200]/C
                         clock pessimism             -0.274     2.222    
    SLICE_X106Y418       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.284    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[200]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.058ns (32.222%)  route 0.122ns (67.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.477ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Net Delay (Source):      1.579ns (routing 0.669ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.804ns (routing 0.738ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.579     2.100    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_zeros/rf_clock
    SLICE_X103Y416       FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y416       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.158 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[18]/Q
                         net (fo=5, routed)           0.122     2.280    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_zeros/zeros[18]
    SLICE_X102Y414       FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.804     2.477    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_zeros/rf_clock
    SLICE_X102Y414       FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[17]/C
                         clock pessimism             -0.274     2.203    
    SLICE_X102Y414       FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.265    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_zeros/data_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[254]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[253]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.058ns (46.032%)  route 0.068ns (53.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Net Delay (Source):      1.576ns (routing 0.669ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.738ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.576     2.097    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X105Y382       FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[254]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y382       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.155 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[254]/Q
                         net (fo=2, routed)           0.068     2.223    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[254]
    SLICE_X105Y383       FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.797     2.470    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X105Y383       FDCE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[253]/C
                         clock pessimism             -0.326     2.144    
    SLICE_X105Y383       FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.206    top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[253]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.061ns (33.889%)  route 0.119ns (66.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Net Delay (Source):      1.618ns (routing 0.669ns, distribution 0.949ns)
  Clock Net Delay (Destination): 1.839ns (routing 0.738ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.618     2.139    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X108Y360       FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y360       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.200 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[4]/Q
                         net (fo=2, routed)           0.119     2.319    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[4]
    SLICE_X110Y360       FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.839     2.512    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X110Y360       FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[3]/C
                         clock pessimism             -0.274     2.238    
    SLICE_X110Y360       FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     2.300    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      0.934ns (routing 0.401ns, distribution 0.533ns)
  Clock Net Delay (Destination): 1.062ns (routing 0.452ns, distribution 0.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        0.934     1.283    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X98Y333        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y333        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.322 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[0]/Q
                         net (fo=1, routed)           0.033     1.355    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg_n_0_[0]
    SLICE_X98Y333        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.062     1.510    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X98Y333        FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[1]/C
                         clock pessimism             -0.221     1.289    
    SLICE_X98Y333        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.336    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RFDAC2_CLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     HSDAC/CLK_DAC       n/a            2.000         4.000       2.000      HSDAC_X0Y2     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
Min Period        n/a     HSDAC/FABRIC_CLK    n/a            2.000         4.000       2.000      HSDAC_X0Y2     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/FABRIC_CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X10Y76  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         4.000       2.431      RAMB36_X10Y76  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X10Y72  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         4.000       2.431      RAMB36_X10Y72  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X10Y73  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         4.000       2.431      RAMB36_X10Y73  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X10Y74  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         4.000       2.431      RAMB36_X10Y74  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Low Pulse Width   Fast    HSDAC/FABRIC_CLK    n/a            0.800         2.000       1.200      HSDAC_X0Y2     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/FABRIC_CLK
Low Pulse Width   Fast    HSDAC/CLK_DAC       n/a            0.800         2.000       1.200      HSDAC_X0Y2     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
Low Pulse Width   Slow    HSDAC/FABRIC_CLK    n/a            0.800         2.000       1.200      HSDAC_X0Y2     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/FABRIC_CLK
Low Pulse Width   Slow    HSDAC/CLK_DAC       n/a            0.800         2.000       1.200      HSDAC_X0Y2     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y81  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y79  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y76  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y72  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y73  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y73  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
High Pulse Width  Slow    HSDAC/CLK_DAC       n/a            0.800         2.000       1.200      HSDAC_X0Y2     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
High Pulse Width  Fast    HSDAC/CLK_DAC       n/a            0.800         2.000       1.200      HSDAC_X0Y2     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
High Pulse Width  Fast    HSDAC/FABRIC_CLK    n/a            0.800         2.000       1.200      HSDAC_X0Y2     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/FABRIC_CLK
High Pulse Width  Slow    HSDAC/FABRIC_CLK    n/a            0.800         2.000       1.200      HSDAC_X0Y2     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/FABRIC_CLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y76  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y76  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y76  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y72  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y72  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y72  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  RFDAC3_CLK
  To Clock:  RFDAC3_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.992ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DINBDIN[10]
                            (rising edge-triggered cell RAMB36E2 clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.182ns (6.640%)  route 2.559ns (93.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 6.428 - 4.000 ) 
    Source Clock Delay      (SCD):    2.722ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.049ns (routing 0.917ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.907ns (routing 0.831ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        2.049     2.722    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X105Y452       FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y452       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.803 f  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         2.211     5.014    top_level_i/rfsoc_data_pipeline_15/inst/axis_mux_0/inst/m_axis_tdata[1]
    SLICE_X115Y467       LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     5.115 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_mux_0/inst/axis_data_fifo_waveform_i_215/O
                         net (fo=1, routed)           0.348     5.463    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[42]
    RAMB36_X11Y93        RAMB36E2                                     r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DINBDIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.907     6.428    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X11Y93        RAMB36E2                                     r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism              0.302     6.730    
                         clock uncertainty           -0.035     6.694    
    RAMB36_X11Y93        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[10])
                                                     -0.239     6.455    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                          6.455    
                         arrival time                          -5.463    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DINBDIN[26]
                            (rising edge-triggered cell RAMB36E2 clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.204ns (7.494%)  route 2.518ns (92.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.432ns = ( 6.432 - 4.000 ) 
    Source Clock Delay      (SCD):    2.722ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.049ns (routing 0.917ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.911ns (routing 0.831ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        2.049     2.722    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X105Y452       FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y452       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.803 f  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         2.288     5.091    top_level_i/rfsoc_data_pipeline_15/inst/axis_mux_0/inst/m_axis_tdata[1]
    SLICE_X116Y479       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.214 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_mux_0/inst/axis_data_fifo_waveform_i_55/O
                         net (fo=1, routed)           0.230     5.444    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[202]
    RAMB36_X11Y95        RAMB36E2                                     r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DINBDIN[26]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.911     6.432    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X11Y95        RAMB36E2                                     r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
                         clock pessimism              0.302     6.734    
                         clock uncertainty           -0.035     6.698    
    RAMB36_X11Y95        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[26])
                                                     -0.240     6.458    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                          6.458    
                         arrival time                          -5.444    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DINBDIN[28]
                            (rising edge-triggered cell RAMB36E2 clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 0.204ns (7.544%)  route 2.500ns (92.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 6.428 - 4.000 ) 
    Source Clock Delay      (SCD):    2.722ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.049ns (routing 0.917ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.907ns (routing 0.831ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        2.049     2.722    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X105Y452       FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y452       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.803 f  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         2.247     5.050    top_level_i/rfsoc_data_pipeline_15/inst/axis_mux_0/inst/m_axis_tdata[1]
    SLICE_X117Y471       LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     5.173 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_mux_0/inst/axis_data_fifo_waveform_i_197/O
                         net (fo=1, routed)           0.253     5.426    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[60]
    RAMB36_X11Y93        RAMB36E2                                     r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DINBDIN[28]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.907     6.428    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X11Y93        RAMB36E2                                     r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism              0.302     6.730    
                         clock uncertainty           -0.035     6.694    
    RAMB36_X11Y93        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[28])
                                                     -0.230     6.464    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                          6.464    
                         arrival time                          -5.426    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.077ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DINBDIN[24]
                            (rising edge-triggered cell RAMB36E2 clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.179ns (6.793%)  route 2.456ns (93.207%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 6.428 - 4.000 ) 
    Source Clock Delay      (SCD):    2.722ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.049ns (routing 0.917ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.907ns (routing 0.831ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        2.049     2.722    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X105Y452       FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y452       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.803 f  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         2.258     5.061    top_level_i/rfsoc_data_pipeline_15/inst/axis_mux_0/inst/m_axis_tdata[1]
    SLICE_X118Y468       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     5.159 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_mux_0/inst/axis_data_fifo_waveform_i_201/O
                         net (fo=1, routed)           0.198     5.357    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[56]
    RAMB36_X11Y93        RAMB36E2                                     r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DINBDIN[24]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.907     6.428    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X11Y93        RAMB36E2                                     r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism              0.302     6.730    
                         clock uncertainty           -0.035     6.694    
    RAMB36_X11Y93        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[24])
                                                     -0.260     6.434    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                          6.434    
                         arrival time                          -5.357    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.092ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DINADIN[15]
                            (rising edge-triggered cell RAMB36E2 clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.132ns (5.057%)  route 2.478ns (94.943%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 6.428 - 4.000 ) 
    Source Clock Delay      (SCD):    2.722ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.049ns (routing 0.917ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.907ns (routing 0.831ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        2.049     2.722    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X105Y452       FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y452       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.803 f  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         2.254     5.057    top_level_i/rfsoc_data_pipeline_15/inst/axis_mux_0/inst/m_axis_tdata[1]
    SLICE_X115Y468       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     5.108 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_mux_0/inst/axis_data_fifo_waveform_i_242/O
                         net (fo=1, routed)           0.224     5.332    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[15]
    RAMB36_X11Y93        RAMB36E2                                     r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DINADIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.907     6.428    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X11Y93        RAMB36E2                                     r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism              0.302     6.730    
                         clock uncertainty           -0.035     6.694    
    RAMB36_X11Y93        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[15])
                                                     -0.270     6.424    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                          6.424    
                         arrival time                          -5.332    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.092ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DINADIN[23]
                            (rising edge-triggered cell RAMB36E2 clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.227ns (8.648%)  route 2.398ns (91.352%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.432ns = ( 6.432 - 4.000 ) 
    Source Clock Delay      (SCD):    2.722ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.049ns (routing 0.917ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.911ns (routing 0.831ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        2.049     2.722    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X105Y452       FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y452       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.803 f  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         2.099     4.902    top_level_i/rfsoc_data_pipeline_15/inst/axis_mux_0/inst/m_axis_tdata[1]
    SLICE_X116Y474       LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     5.048 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_mux_0/inst/axis_data_fifo_waveform_i_90/O
                         net (fo=1, routed)           0.299     5.347    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[167]
    RAMB36_X11Y95        RAMB36E2                                     r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DINADIN[23]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.911     6.432    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X11Y95        RAMB36E2                                     r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
                         clock pessimism              0.302     6.734    
                         clock uncertainty           -0.035     6.698    
    RAMB36_X11Y95        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[23])
                                                     -0.259     6.439    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                          6.439    
                         arrival time                          -5.347    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.133ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.229ns (9.005%)  route 2.314ns (90.995%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.432ns = ( 6.432 - 4.000 ) 
    Source Clock Delay      (SCD):    2.722ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.049ns (routing 0.917ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.911ns (routing 0.831ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        2.049     2.722    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X105Y452       FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y452       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.803 f  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         2.170     4.973    top_level_i/rfsoc_data_pipeline_15/inst/axis_mux_0/inst/m_axis_tdata[1]
    SLICE_X117Y475       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     5.121 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_mux_0/inst/axis_data_fifo_waveform_i_109/O
                         net (fo=1, routed)           0.144     5.265    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[148]
    RAMB36_X11Y95        RAMB36E2                                     r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.911     6.432    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X11Y95        RAMB36E2                                     r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
                         clock pessimism              0.302     6.734    
                         clock uncertainty           -0.035     6.698    
    RAMB36_X11Y95        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[4])
                                                     -0.300     6.398    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                          6.398    
                         arrival time                          -5.265    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC3[223]
                            (rising edge-triggered cell HSDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.329ns (12.576%)  route 2.287ns (87.424%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.471ns = ( 6.471 - 4.000 ) 
    Source Clock Delay      (SCD):    2.722ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.049ns (routing 0.917ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.860ns (routing 0.831ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        2.049     2.722    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X105Y466       FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y466       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.801 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/s_axis_tready_reg/Q
                         net (fo=5, routed)           0.600     3.401    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/out
    SLICE_X110Y469       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.501 f  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/m_axis_tdata[255]_INST_0_i_2/O
                         net (fo=256, routed)         0.861     4.362    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_0
    SLICE_X105Y470       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     4.512 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[223]_INST_0/O
                         net (fo=1, routed)           0.826     5.338    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s33_axis_tdata[223]
    HSDAC_X0Y3           HSDAC                                        r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DATA_DAC3[223]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.860     6.381    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/s3_axis_aclk
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK3)
                                                      0.090     6.471 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FABRIC_CLK3
                         clock pessimism              0.299     6.770    
                         clock uncertainty           -0.035     6.735    
    HSDAC_X0Y3           HSDAC (Setup_HSDAC_INTERNAL_FABRIC_CLK3_DATA_DAC3[223])
                                                     -0.262     6.473    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac
  -------------------------------------------------------------------
                         required time                          6.473    
                         arrival time                          -5.338    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DINADIN[14]
                            (rising edge-triggered cell RAMB36E2 clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.171ns (6.646%)  route 2.402ns (93.354%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.432ns = ( 6.432 - 4.000 ) 
    Source Clock Delay      (SCD):    2.722ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.049ns (routing 0.917ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.911ns (routing 0.831ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        2.049     2.722    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X105Y452       FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y452       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.803 f  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/Q
                         net (fo=259, routed)         2.155     4.958    top_level_i/rfsoc_data_pipeline_15/inst/axis_mux_0/inst/m_axis_tdata[1]
    SLICE_X117Y475       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     5.048 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_mux_0/inst/axis_data_fifo_waveform_i_99/O
                         net (fo=1, routed)           0.247     5.295    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[158]
    RAMB36_X11Y95        RAMB36E2                                     r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DINADIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.911     6.432    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X11Y95        RAMB36E2                                     r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
                         clock pessimism              0.302     6.734    
                         clock uncertainty           -0.035     6.698    
    RAMB36_X11Y95        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[14])
                                                     -0.255     6.443    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                          6.443    
                         arrival time                          -5.295    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.201ns (7.241%)  route 2.575ns (92.759%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.392ns = ( 6.392 - 4.000 ) 
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.076ns (routing 0.917ns, distribution 1.159ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.831ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        2.076     2.749    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X105Y434       FDRE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y434       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.828 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/Q
                         net (fo=272, routed)         1.935     4.763    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125/ADDRD1
    SLICE_X115Y425       RAMD32 (Prop_D6LUT_SLICEM_RADR1_O)
                                                      0.122     4.885 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_112_125/RAMD_D1/O
                         net (fo=1, routed)           0.640     5.525    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[119]
    SLICE_X117Y427       FDRE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.871     6.392    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X117Y427       FDRE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[119]/C
                         clock pessimism              0.299     6.691    
                         clock uncertainty           -0.035     6.656    
    SLICE_X117Y427       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     6.681    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[119]
  -------------------------------------------------------------------
                         required time                          6.681    
                         arrival time                          -5.525    
  -------------------------------------------------------------------
                         slack                                  1.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[237]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[236]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.061ns (34.078%)  route 0.118ns (65.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Net Delay (Source):      1.828ns (routing 0.831ns, distribution 0.997ns)
  Clock Net Delay (Destination): 2.082ns (routing 0.917ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.828     2.349    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X103Y433       FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[237]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y433       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.410 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[237]/Q
                         net (fo=2, routed)           0.118     2.528    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[237]
    SLICE_X105Y433       FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[236]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        2.082     2.755    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X105Y433       FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[236]/C
                         clock pessimism             -0.299     2.456    
    SLICE_X105Y433       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.518    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[236]
  -------------------------------------------------------------------
                         required time                         -2.518    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.058ns (32.402%)  route 0.121ns (67.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.388ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Net Delay (Source):      1.867ns (routing 0.831ns, distribution 1.036ns)
  Clock Net Delay (Destination): 2.122ns (routing 0.917ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.867     2.388    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X118Y463       FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y463       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.446 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/Q
                         net (fo=1, routed)           0.121     2.567    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[4]
    SLICE_X117Y463       FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        2.122     2.795    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X117Y463       FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]/C
                         clock pessimism             -0.299     2.496    
    SLICE_X117Y463       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     2.556    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[253]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[252]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.058ns (32.955%)  route 0.118ns (67.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Net Delay (Source):      1.838ns (routing 0.831ns, distribution 1.007ns)
  Clock Net Delay (Destination): 2.090ns (routing 0.917ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.838     2.359    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X107Y467       FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[253]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y467       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     2.417 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[253]/Q
                         net (fo=2, routed)           0.118     2.535    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[253]
    SLICE_X106Y468       FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[252]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        2.090     2.763    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X106Y468       FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[252]/C
                         clock pessimism             -0.299     2.464    
    SLICE_X106Y468       FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.524    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[252]
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[76]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[75]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.058ns (36.025%)  route 0.103ns (63.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    2.375ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Net Delay (Source):      1.854ns (routing 0.831ns, distribution 1.023ns)
  Clock Net Delay (Destination): 2.087ns (routing 0.917ns, distribution 1.170ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.854     2.375    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X117Y454       FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y454       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.433 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[76]/Q
                         net (fo=2, routed)           0.103     2.536    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[76]
    SLICE_X116Y454       FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        2.087     2.760    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X116Y454       FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[75]/C
                         clock pessimism             -0.299     2.461    
    SLICE_X116Y454       FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.523    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[75]
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[117]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[116]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.061ns (35.672%)  route 0.110ns (64.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Net Delay (Source):      1.860ns (routing 0.831ns, distribution 1.029ns)
  Clock Net Delay (Destination): 2.104ns (routing 0.917ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.860     2.381    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X117Y442       FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y442       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.442 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[117]/Q
                         net (fo=2, routed)           0.110     2.552    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[117]
    SLICE_X118Y441       FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        2.104     2.777    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X118Y441       FDCE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[116]/C
                         clock pessimism             -0.299     2.478    
    SLICE_X118Y441       FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.060     2.538    top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[116]
  -------------------------------------------------------------------
                         required time                         -2.538    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.058ns (31.351%)  route 0.127ns (68.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.774ns
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Net Delay (Source):      1.844ns (routing 0.831ns, distribution 1.013ns)
  Clock Net Delay (Destination): 2.101ns (routing 0.917ns, distribution 1.184ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.844     2.365    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X109Y450       FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y450       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.423 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[20]/Q
                         net (fo=2, routed)           0.127     2.550    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/Q[20]
    SLICE_X110Y450       FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        2.101     2.774    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X110Y450       FDCE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[19]/C
                         clock pessimism             -0.299     2.475    
    SLICE_X110Y450       FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.536    top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.058ns (43.284%)  route 0.076ns (56.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.799ns
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Net Delay (Source):      1.868ns (routing 0.831ns, distribution 1.037ns)
  Clock Net Delay (Destination): 2.126ns (routing 0.917ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.868     2.389    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X117Y470       FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y470       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.447 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[59]/Q
                         net (fo=2, routed)           0.076     2.523    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/locking_waveform[59]
    SLICE_X117Y468       FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        2.126     2.799    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X117Y468       FDCE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[58]/C
                         clock pessimism             -0.352     2.447    
    SLICE_X117Y468       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.509    top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[58]
  -------------------------------------------------------------------
                         required time                         -2.509    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      1.802ns (routing 0.831ns, distribution 0.971ns)
  Clock Net Delay (Destination): 2.046ns (routing 0.917ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.802     2.323    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X102Y448       FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y448       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.381 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/Q
                         net (fo=32, routed)          0.115     2.496    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_in_bin[3]
    SLICE_X100Y447       FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        2.046     2.719    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X100Y447       FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                         clock pessimism             -0.300     2.419    
    SLICE_X100Y447       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.481    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.058ns (46.032%)  route 0.068ns (53.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.746ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Net Delay (Source):      1.827ns (routing 0.831ns, distribution 0.996ns)
  Clock Net Delay (Destination): 2.073ns (routing 0.917ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.827     2.348    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X100Y433       FDRE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y433       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.406 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]/Q
                         net (fo=1, routed)           0.068     2.474    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[0]
    SLICE_X100Y432       FDRE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        2.073     2.746    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X100Y432       FDRE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]/C
                         clock pessimism             -0.349     2.397    
    SLICE_X100Y432       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.459    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.459    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.058ns (36.709%)  route 0.100ns (63.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Net Delay (Source):      1.722ns (routing 0.831ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.917ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     0.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     0.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.722     2.243    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X96Y367        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y367        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.301 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=21, routed)          0.100     2.401    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/ADDRH1
    SLICE_X96Y368        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.964     2.637    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/WCLK
    SLICE_X96Y368        RAMD32                                       r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA/CLK
                         clock pessimism             -0.339     2.297    
    SLICE_X96Y368        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR1)
                                                      0.088     2.385    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RFDAC3_CLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     HSDAC/CLK_DAC       n/a            2.000         4.000       2.000      HSDAC_X0Y3     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
Min Period        n/a     HSDAC/FABRIC_CLK    n/a            2.000         4.000       2.000      HSDAC_X0Y3     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/FABRIC_CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X11Y88  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         4.000       2.431      RAMB36_X11Y88  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X11Y89  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         4.000       2.431      RAMB36_X11Y89  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X10Y89  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         4.000       2.431      RAMB36_X10Y89  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X10Y85  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         4.000       2.431      RAMB36_X10Y85  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Low Pulse Width   Fast    HSDAC/CLK_DAC       n/a            0.800         2.000       1.200      HSDAC_X0Y3     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
Low Pulse Width   Slow    HSDAC/FABRIC_CLK    n/a            0.800         2.000       1.200      HSDAC_X0Y3     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/FABRIC_CLK
Low Pulse Width   Slow    HSDAC/CLK_DAC       n/a            0.800         2.000       1.200      HSDAC_X0Y3     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
Low Pulse Width   Fast    HSDAC/FABRIC_CLK    n/a            0.800         2.000       1.200      HSDAC_X0Y3     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/FABRIC_CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X11Y92  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y91  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y88  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X11Y88  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X11Y89  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y89  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
High Pulse Width  Slow    HSDAC/CLK_DAC       n/a            0.800         2.000       1.200      HSDAC_X0Y3     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
High Pulse Width  Slow    HSDAC/FABRIC_CLK    n/a            0.800         2.000       1.200      HSDAC_X0Y3     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/FABRIC_CLK
High Pulse Width  Fast    HSDAC/FABRIC_CLK    n/a            0.800         2.000       1.200      HSDAC_X0Y3     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/FABRIC_CLK
High Pulse Width  Fast    HSDAC/CLK_DAC       n/a            0.800         2.000       1.200      HSDAC_X0Y3     top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X11Y88  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X11Y88  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X11Y89  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X11Y89  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y89  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X10Y89  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_waveform/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  diff_clock_rtl_clk_p
  To Clock:  diff_clock_rtl_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         diff_clock_rtl_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { diff_clock_rtl_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCM_X0Y2  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y2  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y2  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y2  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y2  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_level_clk_wiz_1_0
  To Clock:  clk_out1_top_level_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.892ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[353]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.876ns  (logic 0.364ns (5.294%)  route 6.512ns (94.706%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns = ( 13.630 - 9.999 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.533ns, distribution 1.451ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.483ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.984     3.240    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X103Y228       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y228       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.318 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/Q
                         net (fo=26, routed)          2.028     5.346    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_0
    SLICE_X107Y383       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037     5.383 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.025     5.408    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_16_n_0
    SLICE_X107Y383       MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     5.477 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.755     6.232    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_n_0
    SLICE_X108Y332       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     6.267 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_3/O
                         net (fo=5, routed)           1.227     7.494    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FSL.ex_fsl_put_reg_0
    SLICE_X98Y237        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     7.529 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Gen_M_Channel_Handling[0].M_AXIS_TLAST[0]_i_2/O
                         net (fo=32, routed)          1.142     8.671    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[15].M_AXIS_TDATA_reg[511]
    SLICE_X108Y319       LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     8.781 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[11].M_AXIS_TLAST[11]_i_1/O
                         net (fo=32, routed)          1.335    10.116    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[383]_0[0]
    SLICE_X102Y403       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[353]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.824    13.630    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Clk
    SLICE_X102Y403       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[353]/C
                         clock pessimism             -0.502    13.129    
                         clock uncertainty           -0.062    13.067    
    SLICE_X102Y403       FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059    13.008    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[353]
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                  2.892    

Slack (MET) :             2.892ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[354]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.876ns  (logic 0.364ns (5.294%)  route 6.512ns (94.706%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns = ( 13.630 - 9.999 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.533ns, distribution 1.451ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.483ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.984     3.240    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X103Y228       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y228       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.318 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/Q
                         net (fo=26, routed)          2.028     5.346    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_0
    SLICE_X107Y383       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037     5.383 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.025     5.408    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_16_n_0
    SLICE_X107Y383       MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     5.477 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.755     6.232    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_n_0
    SLICE_X108Y332       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     6.267 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_3/O
                         net (fo=5, routed)           1.227     7.494    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FSL.ex_fsl_put_reg_0
    SLICE_X98Y237        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     7.529 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Gen_M_Channel_Handling[0].M_AXIS_TLAST[0]_i_2/O
                         net (fo=32, routed)          1.142     8.671    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[15].M_AXIS_TDATA_reg[511]
    SLICE_X108Y319       LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     8.781 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[11].M_AXIS_TLAST[11]_i_1/O
                         net (fo=32, routed)          1.335    10.116    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[383]_0[0]
    SLICE_X102Y403       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[354]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.824    13.630    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Clk
    SLICE_X102Y403       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[354]/C
                         clock pessimism             -0.502    13.129    
                         clock uncertainty           -0.062    13.067    
    SLICE_X102Y403       FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059    13.008    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[354]
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                  2.892    

Slack (MET) :             2.892ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[355]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.876ns  (logic 0.364ns (5.294%)  route 6.512ns (94.706%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns = ( 13.630 - 9.999 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.533ns, distribution 1.451ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.483ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.984     3.240    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X103Y228       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y228       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.318 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/Q
                         net (fo=26, routed)          2.028     5.346    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_0
    SLICE_X107Y383       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037     5.383 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.025     5.408    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_16_n_0
    SLICE_X107Y383       MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     5.477 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.755     6.232    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_n_0
    SLICE_X108Y332       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     6.267 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_3/O
                         net (fo=5, routed)           1.227     7.494    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FSL.ex_fsl_put_reg_0
    SLICE_X98Y237        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     7.529 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Gen_M_Channel_Handling[0].M_AXIS_TLAST[0]_i_2/O
                         net (fo=32, routed)          1.142     8.671    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[15].M_AXIS_TDATA_reg[511]
    SLICE_X108Y319       LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     8.781 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[11].M_AXIS_TLAST[11]_i_1/O
                         net (fo=32, routed)          1.335    10.116    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[383]_0[0]
    SLICE_X102Y403       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[355]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.824    13.630    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Clk
    SLICE_X102Y403       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[355]/C
                         clock pessimism             -0.502    13.129    
                         clock uncertainty           -0.062    13.067    
    SLICE_X102Y403       FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059    13.008    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[355]
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                  2.892    

Slack (MET) :             2.892ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[356]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 0.364ns (5.295%)  route 6.511ns (94.705%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns = ( 13.630 - 9.999 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.533ns, distribution 1.451ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.483ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.984     3.240    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X103Y228       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y228       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.318 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/Q
                         net (fo=26, routed)          2.028     5.346    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_0
    SLICE_X107Y383       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037     5.383 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.025     5.408    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_16_n_0
    SLICE_X107Y383       MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     5.477 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.755     6.232    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_n_0
    SLICE_X108Y332       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     6.267 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_3/O
                         net (fo=5, routed)           1.227     7.494    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FSL.ex_fsl_put_reg_0
    SLICE_X98Y237        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     7.529 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Gen_M_Channel_Handling[0].M_AXIS_TLAST[0]_i_2/O
                         net (fo=32, routed)          1.142     8.671    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[15].M_AXIS_TDATA_reg[511]
    SLICE_X108Y319       LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     8.781 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[11].M_AXIS_TLAST[11]_i_1/O
                         net (fo=32, routed)          1.334    10.115    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[383]_0[0]
    SLICE_X102Y403       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[356]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.824    13.630    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Clk
    SLICE_X102Y403       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[356]/C
                         clock pessimism             -0.502    13.129    
                         clock uncertainty           -0.062    13.067    
    SLICE_X102Y403       FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    13.007    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[356]
  -------------------------------------------------------------------
                         required time                         13.007    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                  2.892    

Slack (MET) :             2.892ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[366]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.876ns  (logic 0.364ns (5.294%)  route 6.512ns (94.706%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns = ( 13.630 - 9.999 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.533ns, distribution 1.451ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.483ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.984     3.240    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X103Y228       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y228       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.318 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/Q
                         net (fo=26, routed)          2.028     5.346    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_0
    SLICE_X107Y383       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037     5.383 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.025     5.408    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_16_n_0
    SLICE_X107Y383       MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     5.477 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.755     6.232    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_n_0
    SLICE_X108Y332       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     6.267 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_3/O
                         net (fo=5, routed)           1.227     7.494    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FSL.ex_fsl_put_reg_0
    SLICE_X98Y237        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     7.529 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Gen_M_Channel_Handling[0].M_AXIS_TLAST[0]_i_2/O
                         net (fo=32, routed)          1.142     8.671    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[15].M_AXIS_TDATA_reg[511]
    SLICE_X108Y319       LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     8.781 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[11].M_AXIS_TLAST[11]_i_1/O
                         net (fo=32, routed)          1.335    10.116    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[383]_0[0]
    SLICE_X102Y403       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[366]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.824    13.630    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Clk
    SLICE_X102Y403       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[366]/C
                         clock pessimism             -0.502    13.129    
                         clock uncertainty           -0.062    13.067    
    SLICE_X102Y403       FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    13.008    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[366]
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                  2.892    

Slack (MET) :             2.897ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[358]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.874ns  (logic 0.364ns (5.295%)  route 6.510ns (94.705%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.635ns = ( 13.634 - 9.999 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.533ns, distribution 1.451ns)
  Clock Net Delay (Destination): 1.828ns (routing 0.483ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.984     3.240    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X103Y228       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y228       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.318 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/Q
                         net (fo=26, routed)          2.028     5.346    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_0
    SLICE_X107Y383       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037     5.383 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.025     5.408    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_16_n_0
    SLICE_X107Y383       MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     5.477 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.755     6.232    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_n_0
    SLICE_X108Y332       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     6.267 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_3/O
                         net (fo=5, routed)           1.227     7.494    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FSL.ex_fsl_put_reg_0
    SLICE_X98Y237        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     7.529 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Gen_M_Channel_Handling[0].M_AXIS_TLAST[0]_i_2/O
                         net (fo=32, routed)          1.142     8.671    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[15].M_AXIS_TDATA_reg[511]
    SLICE_X108Y319       LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     8.781 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[11].M_AXIS_TLAST[11]_i_1/O
                         net (fo=32, routed)          1.333    10.114    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[383]_0[0]
    SLICE_X102Y404       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[358]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.828    13.634    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Clk
    SLICE_X102Y404       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[358]/C
                         clock pessimism             -0.502    13.133    
                         clock uncertainty           -0.062    13.071    
    SLICE_X102Y404       FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    13.011    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[358]
  -------------------------------------------------------------------
                         required time                         13.011    
                         arrival time                         -10.114    
  -------------------------------------------------------------------
                         slack                                  2.897    

Slack (MET) :             2.897ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[361]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.876ns  (logic 0.364ns (5.294%)  route 6.512ns (94.706%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.637ns = ( 13.636 - 9.999 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.533ns, distribution 1.451ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.483ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.984     3.240    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X103Y228       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y228       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.318 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/Q
                         net (fo=26, routed)          2.028     5.346    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_0
    SLICE_X107Y383       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037     5.383 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.025     5.408    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_16_n_0
    SLICE_X107Y383       MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     5.477 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.755     6.232    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_n_0
    SLICE_X108Y332       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     6.267 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_3/O
                         net (fo=5, routed)           1.227     7.494    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FSL.ex_fsl_put_reg_0
    SLICE_X98Y237        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     7.529 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Gen_M_Channel_Handling[0].M_AXIS_TLAST[0]_i_2/O
                         net (fo=32, routed)          1.142     8.671    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[15].M_AXIS_TDATA_reg[511]
    SLICE_X108Y319       LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     8.781 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[11].M_AXIS_TLAST[11]_i_1/O
                         net (fo=32, routed)          1.335    10.116    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[383]_0[0]
    SLICE_X102Y404       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[361]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.830    13.636    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Clk
    SLICE_X102Y404       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[361]/C
                         clock pessimism             -0.502    13.135    
                         clock uncertainty           -0.062    13.073    
    SLICE_X102Y404       FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    13.013    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[361]
  -------------------------------------------------------------------
                         required time                         13.013    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                  2.897    

Slack (MET) :             2.897ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[362]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 0.364ns (5.295%)  route 6.511ns (94.705%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.635ns = ( 13.634 - 9.999 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.533ns, distribution 1.451ns)
  Clock Net Delay (Destination): 1.828ns (routing 0.483ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.984     3.240    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X103Y228       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y228       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.318 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/Q
                         net (fo=26, routed)          2.028     5.346    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_0
    SLICE_X107Y383       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037     5.383 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.025     5.408    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_16_n_0
    SLICE_X107Y383       MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     5.477 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.755     6.232    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_n_0
    SLICE_X108Y332       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     6.267 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_3/O
                         net (fo=5, routed)           1.227     7.494    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FSL.ex_fsl_put_reg_0
    SLICE_X98Y237        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     7.529 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Gen_M_Channel_Handling[0].M_AXIS_TLAST[0]_i_2/O
                         net (fo=32, routed)          1.142     8.671    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[15].M_AXIS_TDATA_reg[511]
    SLICE_X108Y319       LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     8.781 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[11].M_AXIS_TLAST[11]_i_1/O
                         net (fo=32, routed)          1.334    10.115    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[383]_0[0]
    SLICE_X102Y404       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[362]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.828    13.634    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Clk
    SLICE_X102Y404       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[362]/C
                         clock pessimism             -0.502    13.133    
                         clock uncertainty           -0.062    13.071    
    SLICE_X102Y404       FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059    13.012    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[362]
  -------------------------------------------------------------------
                         required time                         13.012    
                         arrival time                         -10.115    
  -------------------------------------------------------------------
                         slack                                  2.897    

Slack (MET) :             2.897ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[364]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.874ns  (logic 0.364ns (5.295%)  route 6.510ns (94.705%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.635ns = ( 13.634 - 9.999 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.533ns, distribution 1.451ns)
  Clock Net Delay (Destination): 1.828ns (routing 0.483ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.984     3.240    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X103Y228       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y228       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.318 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/Q
                         net (fo=26, routed)          2.028     5.346    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_0
    SLICE_X107Y383       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037     5.383 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.025     5.408    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_16_n_0
    SLICE_X107Y383       MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     5.477 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.755     6.232    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_n_0
    SLICE_X108Y332       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     6.267 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_3/O
                         net (fo=5, routed)           1.227     7.494    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FSL.ex_fsl_put_reg_0
    SLICE_X98Y237        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     7.529 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Gen_M_Channel_Handling[0].M_AXIS_TLAST[0]_i_2/O
                         net (fo=32, routed)          1.142     8.671    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[15].M_AXIS_TDATA_reg[511]
    SLICE_X108Y319       LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     8.781 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[11].M_AXIS_TLAST[11]_i_1/O
                         net (fo=32, routed)          1.333    10.114    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[383]_0[0]
    SLICE_X102Y404       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[364]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.828    13.634    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Clk
    SLICE_X102Y404       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[364]/C
                         clock pessimism             -0.502    13.133    
                         clock uncertainty           -0.062    13.071    
    SLICE_X102Y404       FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060    13.011    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[364]
  -------------------------------------------------------------------
                         required time                         13.011    
                         arrival time                         -10.114    
  -------------------------------------------------------------------
                         slack                                  2.897    

Slack (MET) :             2.897ns  (required time - arrival time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[365]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.876ns  (logic 0.364ns (5.294%)  route 6.512ns (94.706%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.637ns = ( 13.636 - 9.999 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.533ns, distribution 1.451ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.483ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.984     3.240    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X103Y228       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y228       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.318 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[31]_rep/Q
                         net (fo=26, routed)          2.028     5.346    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_0
    SLICE_X107Y383       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037     5.383 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.025     5.408    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_16_n_0
    SLICE_X107Y383       MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     5.477 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.755     6.232    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_7_n_0
    SLICE_X108Y332       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     6.267 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/LOCKSTEP_Master_Out[0]_INST_0_i_3/O
                         net (fo=5, routed)           1.227     7.494    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FSL.ex_fsl_put_reg_0
    SLICE_X98Y237        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     7.529 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Gen_M_Channel_Handling[0].M_AXIS_TLAST[0]_i_2/O
                         net (fo=32, routed)          1.142     8.671    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[15].M_AXIS_TDATA_reg[511]
    SLICE_X108Y319       LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     8.781 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_M_Channel_Handling[11].M_AXIS_TLAST[11]_i_1/O
                         net (fo=32, routed)          1.335    10.116    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[383]_0[0]
    SLICE_X102Y404       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[365]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.830    13.636    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Clk
    SLICE_X102Y404       FDRE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[365]/C
                         clock pessimism             -0.502    13.135    
                         clock uncertainty           -0.062    13.073    
    SLICE_X102Y404       FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060    13.013    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[11].M_AXIS_TDATA_reg[365]
  -------------------------------------------------------------------
                         required time                         13.013    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                  2.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_start_val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.121ns (46.538%)  route 0.139ns (53.461%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns
    Source Clock Delay      (SCD):    3.591ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Net Delay (Source):      1.784ns (routing 0.483ns, distribution 1.301ns)
  Clock Net Delay (Destination): 2.028ns (routing 0.533ns, distribution 1.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.784     3.591    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/s_axi_aclk
    SLICE_X106Y180       FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_start_val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y180       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     3.649 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_start_val_reg[7]/Q
                         net (fo=1, routed)           0.119     3.768    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_start_val[7]
    SLICE_X105Y179       LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     3.804 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_count[0]_i_14__6/O
                         net (fo=1, routed)           0.010     3.814    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_count[0]_i_14__6_n_0
    SLICE_X105Y179       CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.027     3.841 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_count_reg[0]_i_2__6/O[7]
                         net (fo=1, routed)           0.010     3.851    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_count_reg[0]_i_2__6_n_8
    SLICE_X105Y179       FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       2.028     3.284    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/s_axi_aclk
    SLICE_X105Y179       FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_count_reg[7]/C
                         clock pessimism              0.498     3.781    
    SLICE_X105Y179       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.841    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac3/por_timer_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.841    
                         arrival time                           3.851    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_level_i/usp_rf_data_converter_0/inst/dac2_start_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/dac2_start_stage_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.060ns (34.286%)  route 0.115ns (65.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.274ns
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Net Delay (Source):      1.777ns (routing 0.483ns, distribution 1.294ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.533ns, distribution 1.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.777     3.584    top_level_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X98Y166        FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/dac2_start_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y166        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     3.644 r  top_level_i/usp_rf_data_converter_0/inst/dac2_start_stage_reg[1]/Q
                         net (fo=3, routed)           0.115     3.759    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_50_in[5]
    SLICE_X99Y167        FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/dac2_start_stage_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       2.018     3.274    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/s_axi_aclk
    SLICE_X99Y167        FDRE                                         r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/dac2_start_stage_r_reg[1]/C
                         clock pessimism              0.413     3.687    
    SLICE_X99Y167        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     3.749    top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/dac2_start_stage_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.749    
                         arrival time                           3.759    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.059ns (36.646%)  route 0.102ns (63.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Net Delay (Source):      1.830ns (routing 0.483ns, distribution 1.347ns)
  Clock Net Delay (Destination): 2.088ns (routing 0.533ns, distribution 1.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.830     3.637    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X103Y404       FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y404       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     3.696 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=51, routed)          0.102     3.798    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/ADDRH3
    SLICE_X103Y403       RAMD32                                       r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       2.088     3.344    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/WCLK
    SLICE_X103Y403       RAMD32                                       r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMA/CLK
                         clock pessimism              0.353     3.697    
    SLICE_X103Y403       RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR3)
                                                      0.091     3.788    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMA
  -------------------------------------------------------------------
                         required time                         -3.788    
                         arrival time                           3.798    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.059ns (36.646%)  route 0.102ns (63.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Net Delay (Source):      1.830ns (routing 0.483ns, distribution 1.347ns)
  Clock Net Delay (Destination): 2.088ns (routing 0.533ns, distribution 1.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.830     3.637    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X103Y404       FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y404       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     3.696 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=51, routed)          0.102     3.798    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/ADDRH3
    SLICE_X103Y403       RAMD32                                       r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       2.088     3.344    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/WCLK
    SLICE_X103Y403       RAMD32                                       r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMA_D1/CLK
                         clock pessimism              0.353     3.697    
    SLICE_X103Y403       RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR3)
                                                      0.091     3.788    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.788    
                         arrival time                           3.798    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.059ns (36.646%)  route 0.102ns (63.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Net Delay (Source):      1.830ns (routing 0.483ns, distribution 1.347ns)
  Clock Net Delay (Destination): 2.088ns (routing 0.533ns, distribution 1.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.830     3.637    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X103Y404       FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y404       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     3.696 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=51, routed)          0.102     3.798    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/ADDRH3
    SLICE_X103Y403       RAMD32                                       r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       2.088     3.344    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/WCLK
    SLICE_X103Y403       RAMD32                                       r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMB/CLK
                         clock pessimism              0.353     3.697    
    SLICE_X103Y403       RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR3)
                                                      0.091     3.788    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMB
  -------------------------------------------------------------------
                         required time                         -3.788    
                         arrival time                           3.798    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.059ns (36.646%)  route 0.102ns (63.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Net Delay (Source):      1.830ns (routing 0.483ns, distribution 1.347ns)
  Clock Net Delay (Destination): 2.088ns (routing 0.533ns, distribution 1.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.830     3.637    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X103Y404       FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y404       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     3.696 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=51, routed)          0.102     3.798    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/ADDRH3
    SLICE_X103Y403       RAMD32                                       r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       2.088     3.344    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/WCLK
    SLICE_X103Y403       RAMD32                                       r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMB_D1/CLK
                         clock pessimism              0.353     3.697    
    SLICE_X103Y403       RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR3)
                                                      0.091     3.788    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.788    
                         arrival time                           3.798    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.059ns (36.646%)  route 0.102ns (63.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Net Delay (Source):      1.830ns (routing 0.483ns, distribution 1.347ns)
  Clock Net Delay (Destination): 2.088ns (routing 0.533ns, distribution 1.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.830     3.637    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X103Y404       FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y404       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     3.696 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=51, routed)          0.102     3.798    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/ADDRH3
    SLICE_X103Y403       RAMD32                                       r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       2.088     3.344    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/WCLK
    SLICE_X103Y403       RAMD32                                       r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMC/CLK
                         clock pessimism              0.353     3.697    
    SLICE_X103Y403       RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR3)
                                                      0.091     3.788    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMC
  -------------------------------------------------------------------
                         required time                         -3.788    
                         arrival time                           3.798    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.059ns (36.646%)  route 0.102ns (63.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Net Delay (Source):      1.830ns (routing 0.483ns, distribution 1.347ns)
  Clock Net Delay (Destination): 2.088ns (routing 0.533ns, distribution 1.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.830     3.637    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X103Y404       FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y404       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     3.696 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=51, routed)          0.102     3.798    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/ADDRH3
    SLICE_X103Y403       RAMD32                                       r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       2.088     3.344    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/WCLK
    SLICE_X103Y403       RAMD32                                       r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMC_D1/CLK
                         clock pessimism              0.353     3.697    
    SLICE_X103Y403       RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR3)
                                                      0.091     3.788    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.788    
                         arrival time                           3.798    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMD/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.059ns (36.646%)  route 0.102ns (63.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Net Delay (Source):      1.830ns (routing 0.483ns, distribution 1.347ns)
  Clock Net Delay (Destination): 2.088ns (routing 0.533ns, distribution 1.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.830     3.637    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X103Y404       FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y404       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     3.696 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=51, routed)          0.102     3.798    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/ADDRH3
    SLICE_X103Y403       RAMD32                                       r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       2.088     3.344    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/WCLK
    SLICE_X103Y403       RAMD32                                       r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMD/CLK
                         clock pessimism              0.353     3.697    
    SLICE_X103Y403       RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR3)
                                                      0.091     3.788    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMD
  -------------------------------------------------------------------
                         required time                         -3.788    
                         arrival time                           3.798    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMD_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.059ns (36.646%)  route 0.102ns (63.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Net Delay (Source):      1.830ns (routing 0.483ns, distribution 1.347ns)
  Clock Net Delay (Destination): 2.088ns (routing 0.533ns, distribution 1.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566     0.566 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.606    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.606 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.939    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.569 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.783    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.807 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.830     3.637    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X103Y404       FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y404       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     3.696 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=51, routed)          0.102     3.798    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/ADDRH3
    SLICE_X103Y403       RAMD32                                       r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMD_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       2.088     3.344    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/WCLK
    SLICE_X103Y403       RAMD32                                       r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMD_D1/CLK
                         clock pessimism              0.353     3.697    
    SLICE_X103Y403       RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR3)
                                                      0.091     3.788    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.788    
                         arrival time                           3.798    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_top_level_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         9.999
Sources:            { top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     HSADC/DCLK        n/a            4.000         9.999       5.999      HSADC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         9.999       5.999      HSADC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         9.999       5.999      HSADC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         9.999       5.999      HSADC_X0Y3  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         9.999       5.999      HSDAC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         9.999       5.999      HSDAC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         9.999       5.999      HSDAC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         9.999       5.999      HSDAC_X0Y3  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         9.999       7.499      HSADC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         9.999       7.499      HSADC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         4.999       3.399      HSADC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         4.999       3.399      HSDAC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         4.999       3.399      HSDAC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.399      HSADC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.399      HSADC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.399      HSADC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.399      HSADC_X0Y3  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Slow    HSDAC/DCLK        n/a            1.600         5.000       3.399      HSDAC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         4.999       3.399      HSADC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         4.999       3.399      HSADC_X0Y3  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         4.999       3.399      HSDAC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         4.999       3.399      HSDAC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         4.999       3.399      HSDAC_X0Y3  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.399      HSADC_X0Y0  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.399      HSADC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.399      HSADC_X0Y1  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.399      HSADC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.399      HSADC_X0Y2  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       15.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.319ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.369ns (36.680%)  route 0.637ns (63.320%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.091ns = ( 19.758 - 16.667 ) 
    Source Clock Delay      (SCD):    9.437ns
    Clock Pessimism Removal (CPR):    6.301ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.272ns (routing 0.171ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.155ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.237     8.137    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.165 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.272     9.437    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X97Y201        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y201        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     9.516 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=15, routed)          0.235     9.751    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X97Y195        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     9.896 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.052     9.948    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X97Y195        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145    10.093 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.350    10.443    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X97Y198        FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    17.132 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.503    18.635    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    18.659 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.099    19.757    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X97Y198        FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              6.301    26.058    
                         clock uncertainty           -0.235    25.823    
    SLICE_X97Y198        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    25.762    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         25.762    
                         arrival time                         -10.443    
  -------------------------------------------------------------------
                         slack                                 15.319    

Slack (MET) :             15.390ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.913ns  (logic 0.347ns (38.007%)  route 0.566ns (61.993%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 36.353 - 33.333 ) 
    Source Clock Delay      (SCD):    9.418ns = ( 26.084 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.245ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.253ns (routing 0.171ns, distribution 1.082ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.155ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.237    24.803    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    24.831 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.253    26.084    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X97Y198        FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y198        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    26.160 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.112    26.272    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X97Y197        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123    26.395 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.405    26.800    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X95Y215        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    26.948 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.049    26.997    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X95Y215        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.503    35.301    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.325 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.028    36.353    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X95Y215        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              6.245    42.598    
                         clock uncertainty           -0.235    42.362    
    SLICE_X95Y215        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025    42.387    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         42.387    
                         arrival time                         -26.998    
  -------------------------------------------------------------------
                         slack                                 15.390    

Slack (MET) :             15.450ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.853ns  (logic 0.249ns (29.191%)  route 0.604ns (70.809%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 36.353 - 33.333 ) 
    Source Clock Delay      (SCD):    9.418ns = ( 26.084 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.245ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.253ns (routing 0.171ns, distribution 1.082ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.155ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.237    24.803    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    24.831 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.253    26.084    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X97Y198        FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y198        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    26.160 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.112    26.272    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X97Y197        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123    26.395 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.442    26.837    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X95Y215        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050    26.887 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.050    26.937    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X95Y215        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.503    35.301    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.325 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.028    36.353    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X95Y215        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              6.245    42.598    
                         clock uncertainty           -0.235    42.362    
    SLICE_X95Y215        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025    42.387    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         42.387    
                         arrival time                         -26.937    
  -------------------------------------------------------------------
                         slack                                 15.450    

Slack (MET) :             15.452ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.851ns  (logic 0.249ns (29.260%)  route 0.602ns (70.740%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 36.353 - 33.333 ) 
    Source Clock Delay      (SCD):    9.418ns = ( 26.084 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.245ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.253ns (routing 0.171ns, distribution 1.082ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.155ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.237    24.803    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    24.831 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.253    26.084    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X97Y198        FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y198        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    26.160 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.112    26.272    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X97Y197        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123    26.395 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.441    26.836    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X95Y215        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050    26.886 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.049    26.935    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X95Y215        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.503    35.301    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.325 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.028    36.353    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X95Y215        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              6.245    42.598    
                         clock uncertainty           -0.235    42.362    
    SLICE_X95Y215        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025    42.387    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         42.387    
                         arrival time                         -26.935    
  -------------------------------------------------------------------
                         slack                                 15.452    

Slack (MET) :             15.466ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.837ns  (logic 0.267ns (31.900%)  route 0.570ns (68.100%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 36.353 - 33.333 ) 
    Source Clock Delay      (SCD):    9.418ns = ( 26.084 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.245ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.253ns (routing 0.171ns, distribution 1.082ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.155ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.237    24.803    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    24.831 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.253    26.084    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X97Y198        FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y198        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    26.160 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.112    26.272    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X97Y197        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123    26.395 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.442    26.837    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X95Y215        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068    26.905 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.016    26.921    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X95Y215        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.503    35.301    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.325 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.028    36.353    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X95Y215        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              6.245    42.598    
                         clock uncertainty           -0.235    42.362    
    SLICE_X95Y215        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    42.387    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         42.387    
                         arrival time                         -26.921    
  -------------------------------------------------------------------
                         slack                                 15.466    

Slack (MET) :             15.470ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.833ns  (logic 0.265ns (31.813%)  route 0.568ns (68.187%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 36.353 - 33.333 ) 
    Source Clock Delay      (SCD):    9.418ns = ( 26.084 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.245ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.253ns (routing 0.171ns, distribution 1.082ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.155ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.237    24.803    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    24.831 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.253    26.084    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X97Y198        FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y198        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    26.160 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.112    26.272    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X97Y197        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123    26.395 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.441    26.836    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X95Y215        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066    26.902 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.015    26.917    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X95Y215        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.503    35.301    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.325 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.028    36.353    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X95Y215        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              6.245    42.598    
                         clock uncertainty           -0.235    42.362    
    SLICE_X95Y215        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    42.387    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         42.387    
                         arrival time                         -26.917    
  -------------------------------------------------------------------
                         slack                                 15.470    

Slack (MET) :             15.524ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.851ns  (logic 0.344ns (40.423%)  route 0.507ns (59.577%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.085ns = ( 36.418 - 33.333 ) 
    Source Clock Delay      (SCD):    9.418ns = ( 26.084 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.252ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.253ns (routing 0.171ns, distribution 1.082ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.155ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.237    24.803    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    24.831 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.253    26.084    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X97Y198        FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y198        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    26.160 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.112    26.272    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X97Y197        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123    26.395 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.323    26.718    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X97Y214        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145    26.863 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.072    26.935    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X97Y214        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.503    35.301    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.325 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.093    36.418    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X97Y214        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              6.252    42.670    
                         clock uncertainty           -0.235    42.434    
    SLICE_X97Y214        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025    42.459    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         42.459    
                         arrival time                         -26.935    
  -------------------------------------------------------------------
                         slack                                 15.524    

Slack (MET) :             15.530ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.845ns  (logic 0.344ns (40.710%)  route 0.501ns (59.290%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.085ns = ( 36.418 - 33.333 ) 
    Source Clock Delay      (SCD):    9.418ns = ( 26.084 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.252ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.253ns (routing 0.171ns, distribution 1.082ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.155ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.237    24.803    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    24.831 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.253    26.084    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X97Y198        FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y198        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    26.160 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.112    26.272    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X97Y197        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123    26.395 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.323    26.718    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X97Y214        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145    26.863 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.066    26.929    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X97Y214        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.503    35.301    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.325 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.093    36.418    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X97Y214        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              6.252    42.670    
                         clock uncertainty           -0.235    42.434    
    SLICE_X97Y214        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025    42.459    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         42.459    
                         arrival time                         -26.930    
  -------------------------------------------------------------------
                         slack                                 15.530    

Slack (MET) :             15.555ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.820ns  (logic 0.358ns (43.659%)  route 0.462ns (56.341%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.085ns = ( 36.418 - 33.333 ) 
    Source Clock Delay      (SCD):    9.418ns = ( 26.084 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.252ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.253ns (routing 0.171ns, distribution 1.082ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.155ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.237    24.803    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    24.831 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.253    26.084    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X97Y198        FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y198        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    26.160 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.112    26.272    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X97Y197        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123    26.395 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.323    26.718    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X97Y214        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.159    26.877 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.027    26.904    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X97Y214        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.503    35.301    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.325 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.093    36.418    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X97Y214        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              6.252    42.670    
                         clock uncertainty           -0.235    42.434    
    SLICE_X97Y214        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    42.459    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         42.459    
                         arrival time                         -26.904    
  -------------------------------------------------------------------
                         slack                                 15.555    

Slack (MET) :             15.578ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.720ns  (logic 0.199ns (27.639%)  route 0.521ns (72.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.093ns = ( 36.426 - 33.333 ) 
    Source Clock Delay      (SCD):    9.418ns = ( 26.084 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.252ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.253ns (routing 0.171ns, distribution 1.082ns)
  Clock Net Delay (Destination): 1.101ns (routing 0.155ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.237    24.803    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    24.831 f  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.253    26.084    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_1
    SLICE_X97Y198        FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y198        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    26.160 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.112    26.272    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X97Y197        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123    26.395 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.409    26.804    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X100Y196       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.503    35.301    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.325 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.101    36.426    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X100Y196       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/C
                         clock pessimism              6.252    42.678    
                         clock uncertainty           -0.235    42.442    
    SLICE_X100Y196       FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    42.382    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]
  -------------------------------------------------------------------
                         required time                         42.382    
                         arrival time                         -26.805    
  -------------------------------------------------------------------
                         slack                                 15.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.279ns
    Source Clock Delay      (SCD):    2.365ns
    Clock Pessimism Removal (CPR):    5.908ns
  Clock Net Delay (Source):      0.704ns (routing 0.096ns, distribution 0.608ns)
  Clock Net Delay (Destination): 0.806ns (routing 0.108ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.179     1.644    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.661 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.704     2.365    top_level_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X98Y193        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y193        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.404 r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.039     2.443    top_level_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter[2]
    SLICE_X98Y193        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.554     7.454    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.473 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.806     8.279    top_level_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X98Y193        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                         clock pessimism             -5.908     2.371    
    SLICE_X98Y193        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.418    top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.418    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.232ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    5.902ns
  Clock Net Delay (Source):      0.663ns (routing 0.096ns, distribution 0.567ns)
  Clock Net Delay (Destination): 0.759ns (routing 0.108ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.179     1.644    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.661 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.663     2.324    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X94Y219        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y219        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.362 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/Q
                         net (fo=2, routed)           0.041     2.403    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[6]
    SLICE_X94Y219        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.554     7.454    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.473 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.759     8.232    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X94Y219        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
                         clock pessimism             -5.902     2.330    
    SLICE_X94Y219        FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.377    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.377    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.059ns (34.302%)  route 0.113ns (65.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.490ns
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    6.251ns
  Clock Net Delay (Source):      1.131ns (routing 0.155ns, distribution 0.976ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.171ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.503     1.968    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.992 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.131     3.123    top_level_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X106Y229       FDPE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y229       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.182 r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.113     3.295    top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X107Y229       SRL16E                                       r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.237     8.137    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.165 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.325     9.490    top_level_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X107Y229       SRL16E                                       r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -6.251     3.239    
    SLICE_X107Y229       SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.029     3.268    top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -3.268    
                         arrival time                           3.295    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.278ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    5.909ns
  Clock Net Delay (Source):      0.702ns (routing 0.096ns, distribution 0.606ns)
  Clock Net Delay (Destination): 0.805ns (routing 0.108ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.179     1.644    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.661 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.702     2.363    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X97Y195        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y195        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.402 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/Q
                         net (fo=3, routed)           0.042     2.444    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[6]
    SLICE_X97Y195        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.554     7.454    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.473 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.805     8.278    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X97Y195        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                         clock pessimism             -5.909     2.369    
    SLICE_X97Y195        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.416    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.416    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.231ns
    Source Clock Delay      (SCD):    2.322ns
    Clock Pessimism Removal (CPR):    5.903ns
  Clock Net Delay (Source):      0.661ns (routing 0.096ns, distribution 0.565ns)
  Clock Net Delay (Destination): 0.758ns (routing 0.108ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.179     1.644    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.661 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.661     2.322    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X96Y216        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y216        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.361 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/Q
                         net (fo=3, routed)           0.042     2.403    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[27]
    SLICE_X96Y216        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.554     7.454    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.473 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.758     8.231    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X96Y216        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
                         clock pessimism             -5.903     2.328    
    SLICE_X96Y216        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.375    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.375    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
                            (rising edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.080ns (49.383%)  route 0.082ns (50.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.454ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    6.251ns
  Clock Net Delay (Source):      1.137ns (routing 0.155ns, distribution 0.982ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.171ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.503     1.968    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.992 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.137     3.129    top_level_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X107Y229       FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y229       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     3.187 r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/Q
                         net (fo=1, routed)           0.060     3.247    top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1_n_0
    SLICE_X106Y229       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     3.269 r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate/O
                         net (fo=1, routed)           0.022     3.291    top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate_n_0
    SLICE_X106Y229       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.237     8.137    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.165 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.289     9.454    top_level_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X106Y229       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                         clock pessimism             -6.251     3.203    
    SLICE_X106Y229       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.263    top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.263    
                         arrival time                           3.291    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[4]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_3/C
                            (rising edge-triggered cell FDRE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.052ns (42.975%)  route 0.069ns (57.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.295ns
    Source Clock Delay      (SCD):    2.386ns
    Clock Pessimism Removal (CPR):    5.866ns
  Clock Net Delay (Source):      0.725ns (routing 0.096ns, distribution 0.629ns)
  Clock Net Delay (Destination): 0.822ns (routing 0.108ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.179     1.644    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.661 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.725     2.386    top_level_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X107Y229       FDRE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[4]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y229       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.424 r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[4]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_3/Q
                         net (fo=1, routed)           0.052     2.476    top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[4]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_3_n_0
    SLICE_X106Y229       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     2.490 r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__1/O
                         net (fo=1, routed)           0.017     2.507    top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__1_n_0
    SLICE_X106Y229       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.554     7.454    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.473 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.822     8.295    top_level_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X106Y229       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                         clock pessimism             -5.866     2.429    
    SLICE_X106Y229       FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.475    top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.475    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.936%)  route 0.054ns (58.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.295ns
    Source Clock Delay      (SCD):    2.381ns
    Clock Pessimism Removal (CPR):    5.908ns
  Clock Net Delay (Source):      0.720ns (routing 0.096ns, distribution 0.624ns)
  Clock Net Delay (Destination): 0.822ns (routing 0.108ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.179     1.644    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.661 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.720     2.381    top_level_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X106Y230       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y230       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.420 r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/Q
                         net (fo=1, routed)           0.054     2.474    top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2_n_0
    SLICE_X106Y230       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.554     7.454    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.473 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.822     8.295    top_level_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X106Y230       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
                         clock pessimism             -5.908     2.387    
    SLICE_X106Y230       FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     2.434    top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.053ns (56.989%)  route 0.040ns (43.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.280ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    5.907ns
  Clock Net Delay (Source):      0.706ns (routing 0.096ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.807ns (routing 0.108ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.179     1.644    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.661 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.706     2.367    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X101Y198       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y198       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.406 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[5]/Q
                         net (fo=1, routed)           0.023     2.429    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/Q[0]
    SLICE_X101Y198       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     2.443 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/Use_UART.tdo_reg[6]_i_1/O
                         net (fo=1, routed)           0.017     2.460    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I_n_7
    SLICE_X101Y198       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.554     7.454    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.473 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         0.807     8.280    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X101Y198       FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[6]/C
                         clock pessimism             -5.907     2.373    
    SLICE_X101Y198       FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.419    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.057ns (30.319%)  route 0.131ns (69.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.352ns
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    6.242ns
  Clock Net Delay (Source):      1.033ns (routing 0.155ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.171ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.503     1.968    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.992 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.033     3.025    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X96Y216        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y216        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     3.082 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/Q
                         net (fo=3, routed)           0.131     3.213    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[29]
    SLICE_X95Y216        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.237     8.137    top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.165 r  top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X4Y4 (CLOCK_ROOT)    net (fo=250, routed)         1.187     9.352    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X95Y216        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
                         clock pessimism             -6.242     3.110    
    SLICE_X95Y216        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.172    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.172    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I     n/a            1.290         33.333      32.043     BUFGCE_X0Y104   top_level_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X97Y199   top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X97Y199   top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X97Y199   top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X97Y199   top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X107Y229  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X107Y229  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X107Y229  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X96Y214   top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X96Y214   top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X97Y199   top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X97Y199   top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X97Y199   top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X97Y199   top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X107Y229  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X107Y229  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X107Y229  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X96Y214   top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X96Y214   top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X96Y214   top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X97Y199   top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X97Y199   top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X97Y199   top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X97Y199   top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X107Y229  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X107Y229  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X107Y229  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X96Y227   top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.532         16.666      16.134     SLICE_X96Y227   top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.532         16.666      16.134     SLICE_X96Y228   top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       30.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.352ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       33.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.801ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        2.133ns  (logic 0.491ns (23.019%)  route 1.642ns (76.981%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.362ns = ( 68.028 - 66.666 ) 
    Source Clock Delay      (SCD):    6.412ns = ( 39.745 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.947ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.312ns (routing 0.069ns, distribution 1.243ns)
  Clock Net Delay (Destination): 0.897ns (routing 0.055ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.312    39.745    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X97Y200        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y200        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    39.822 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.638    40.460    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X98Y199        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146    40.606 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           0.262    40.868    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X97Y206        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145    41.013 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=2, routed)           0.208    41.221    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X98Y201        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123    41.344 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.534    41.878    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X99Y216        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.897    68.028    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X99Y216        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              4.947    72.975    
                         clock uncertainty           -0.235    72.740    
    SLICE_X99Y216        FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    72.679    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         72.679    
                         arrival time                         -41.878    
  -------------------------------------------------------------------
                         slack                                 30.801    

Slack (MET) :             30.802ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        2.132ns  (logic 0.491ns (23.030%)  route 1.641ns (76.970%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.362ns = ( 68.028 - 66.666 ) 
    Source Clock Delay      (SCD):    6.412ns = ( 39.745 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.947ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.312ns (routing 0.069ns, distribution 1.243ns)
  Clock Net Delay (Destination): 0.897ns (routing 0.055ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.312    39.745    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X97Y200        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y200        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    39.822 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.638    40.460    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X98Y199        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146    40.606 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           0.262    40.868    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X97Y206        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145    41.013 f  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=2, routed)           0.208    41.221    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X98Y201        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123    41.344 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.533    41.877    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X99Y216        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.897    68.028    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X99Y216        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              4.947    72.975    
                         clock uncertainty           -0.235    72.740    
    SLICE_X99Y216        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    72.679    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         72.679    
                         arrival time                         -41.877    
  -------------------------------------------------------------------
                         slack                                 30.802    

Slack (MET) :             30.898ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.975ns  (logic 0.290ns (14.684%)  route 1.685ns (85.316%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.398ns = ( 68.064 - 66.666 ) 
    Source Clock Delay      (SCD):    6.412ns = ( 39.745 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.850ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.312ns (routing 0.069ns, distribution 1.243ns)
  Clock Net Delay (Destination): 0.933ns (routing 0.055ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.312    39.745    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X97Y200        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y200        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    39.822 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.583    40.405    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X97Y200        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066    40.471 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           0.229    40.700    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X98Y201        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.110    40.810 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.225    41.035    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X97Y206        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037    41.072 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.648    41.720    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X94Y217        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.933    68.064    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X94Y217        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              4.850    72.914    
                         clock uncertainty           -0.235    72.679    
    SLICE_X94Y217        FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    72.618    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         72.618    
                         arrival time                         -41.720    
  -------------------------------------------------------------------
                         slack                                 30.898    

Slack (MET) :             30.899ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.975ns  (logic 0.290ns (14.684%)  route 1.685ns (85.316%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.398ns = ( 68.064 - 66.666 ) 
    Source Clock Delay      (SCD):    6.412ns = ( 39.745 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.850ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.312ns (routing 0.069ns, distribution 1.243ns)
  Clock Net Delay (Destination): 0.933ns (routing 0.055ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.312    39.745    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X97Y200        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y200        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    39.822 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.583    40.405    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X97Y200        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066    40.471 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           0.229    40.700    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X98Y201        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.110    40.810 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.225    41.035    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X97Y206        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037    41.072 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.648    41.720    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X94Y217        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.933    68.064    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X94Y217        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              4.850    72.914    
                         clock uncertainty           -0.235    72.679    
    SLICE_X94Y217        FDCE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060    72.619    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         72.619    
                         arrival time                         -41.720    
  -------------------------------------------------------------------
                         slack                                 30.899    

Slack (MET) :             30.917ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.976ns  (logic 0.290ns (14.676%)  route 1.686ns (85.324%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.418ns = ( 68.084 - 66.666 ) 
    Source Clock Delay      (SCD):    6.412ns = ( 39.745 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.850ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.312ns (routing 0.069ns, distribution 1.243ns)
  Clock Net Delay (Destination): 0.953ns (routing 0.055ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.312    39.745    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X97Y200        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y200        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    39.822 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.583    40.405    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X97Y200        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066    40.471 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           0.229    40.700    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X98Y201        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.110    40.810 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.225    41.035    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X97Y206        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037    41.072 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.649    41.721    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X94Y218        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.953    68.084    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X94Y218        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              4.850    72.934    
                         clock uncertainty           -0.235    72.699    
    SLICE_X94Y218        FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    72.638    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         72.638    
                         arrival time                         -41.721    
  -------------------------------------------------------------------
                         slack                                 30.917    

Slack (MET) :             30.919ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.971ns  (logic 0.290ns (14.713%)  route 1.681ns (85.287%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.414ns = ( 68.080 - 66.666 ) 
    Source Clock Delay      (SCD):    6.412ns = ( 39.745 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.850ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.312ns (routing 0.069ns, distribution 1.243ns)
  Clock Net Delay (Destination): 0.949ns (routing 0.055ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.312    39.745    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X97Y200        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y200        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    39.822 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.583    40.405    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X97Y200        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066    40.471 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           0.229    40.700    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X98Y201        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.110    40.810 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.225    41.035    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X97Y206        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037    41.072 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.644    41.716    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X95Y218        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.949    68.080    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X95Y218        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              4.850    72.930    
                         clock uncertainty           -0.235    72.695    
    SLICE_X95Y218        FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    72.635    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         72.635    
                         arrival time                         -41.716    
  -------------------------------------------------------------------
                         slack                                 30.919    

Slack (MET) :             30.920ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.962ns  (logic 0.290ns (14.781%)  route 1.672ns (85.219%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 67.977 - 66.666 ) 
    Source Clock Delay      (SCD):    6.412ns = ( 39.745 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.946ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.312ns (routing 0.069ns, distribution 1.243ns)
  Clock Net Delay (Destination): 0.846ns (routing 0.055ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.312    39.745    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X97Y200        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y200        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    39.822 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.583    40.405    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X97Y200        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066    40.471 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           0.229    40.700    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X98Y201        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.110    40.810 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.225    41.035    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X97Y206        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037    41.072 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.635    41.707    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X95Y215        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.846    67.977    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X95Y215        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              4.946    72.923    
                         clock uncertainty           -0.235    72.687    
    SLICE_X95Y215        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    72.627    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         72.627    
                         arrival time                         -41.707    
  -------------------------------------------------------------------
                         slack                                 30.920    

Slack (MET) :             30.986ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.964ns  (logic 0.290ns (14.766%)  route 1.674ns (85.234%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.377ns = ( 68.043 - 66.666 ) 
    Source Clock Delay      (SCD):    6.412ns = ( 39.745 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.947ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.312ns (routing 0.069ns, distribution 1.243ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.055ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.312    39.745    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X97Y200        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y200        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    39.822 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.583    40.405    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X97Y200        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066    40.471 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           0.229    40.700    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X98Y201        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.110    40.810 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.225    41.035    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X97Y206        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037    41.072 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.637    41.709    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X95Y216        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.912    68.043    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X95Y216        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              4.947    72.990    
                         clock uncertainty           -0.235    72.755    
    SLICE_X95Y216        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    72.695    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         72.695    
                         arrival time                         -41.709    
  -------------------------------------------------------------------
                         slack                                 30.986    

Slack (MET) :             31.000ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.852ns  (logic 0.290ns (15.659%)  route 1.562ns (84.341%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.377ns = ( 68.043 - 66.666 ) 
    Source Clock Delay      (SCD):    6.412ns = ( 39.745 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.850ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.312ns (routing 0.069ns, distribution 1.243ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.055ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.312    39.745    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X97Y200        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y200        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    39.822 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.583    40.405    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X97Y200        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066    40.471 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           0.229    40.700    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X98Y201        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.110    40.810 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.225    41.035    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X97Y206        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037    41.072 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.525    41.597    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X96Y218        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.912    68.043    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X96Y218        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              4.850    72.893    
                         clock uncertainty           -0.235    72.658    
    SLICE_X96Y218        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    72.597    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         72.597    
                         arrival time                         -41.597    
  -------------------------------------------------------------------
                         slack                                 31.000    

Slack (MET) :             31.160ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.807ns  (logic 0.290ns (16.049%)  route 1.517ns (83.951%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.395ns = ( 68.061 - 66.666 ) 
    Source Clock Delay      (SCD):    6.412ns = ( 39.745 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.947ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.312ns (routing 0.069ns, distribution 1.243ns)
  Clock Net Delay (Destination): 0.930ns (routing 0.055ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.312    39.745    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X97Y200        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y200        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    39.822 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.583    40.405    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X97Y200        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066    40.471 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=4, routed)           0.229    40.700    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X98Y201        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.110    40.810 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=3, routed)           0.225    41.035    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X97Y206        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037    41.072 r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.480    41.552    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X96Y217        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.930    68.061    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X96Y217        FDCE                                         r  top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              4.947    73.008    
                         clock uncertainty           -0.235    72.773    
    SLICE_X96Y217        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    72.712    top_level_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         72.712    
                         arrival time                         -41.552    
  -------------------------------------------------------------------
                         slack                                 31.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.083ns (20.494%)  route 0.322ns (79.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.981ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    4.836ns
  Clock Net Delay (Source):      0.674ns (routing 0.055ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.881ns (routing 0.069ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.674     1.139    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X97Y198        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y198        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.180 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.313     1.493    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/in0
    SLICE_X97Y198        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.042     1.535 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.009     1.544    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X97Y198        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.881     5.981    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X97Y198        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -4.836     1.145    
    SLICE_X97Y198        FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.192    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.461ns  (logic 0.074ns (16.052%)  route 0.387ns (83.948%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 39.286 - 33.333 ) 
    Source Clock Delay      (SCD):    1.096ns = ( 34.429 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.773ns
  Clock Net Delay (Source):      0.631ns (routing 0.055ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.853ns (routing 0.069ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.631    34.429    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X97Y193        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y193        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    34.468 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.201    34.669    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X97Y196        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.035    34.704 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.186    34.890    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X97Y197        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.853    39.286    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X97Y197        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -4.773    34.513    
    SLICE_X97Y197        FDCE (Hold_AFF2_SLICEM_C_CE)
                                                     -0.007    34.506    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -34.506    
                         arrival time                          34.890    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.461ns  (logic 0.074ns (16.052%)  route 0.387ns (83.948%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 39.286 - 33.333 ) 
    Source Clock Delay      (SCD):    1.096ns = ( 34.429 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.773ns
  Clock Net Delay (Source):      0.631ns (routing 0.055ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.853ns (routing 0.069ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.631    34.429    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X97Y193        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y193        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    34.468 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.201    34.669    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X97Y196        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.035    34.704 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.186    34.890    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X97Y197        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.853    39.286    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X97Y197        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -4.773    34.513    
    SLICE_X97Y197        FDCE (Hold_BFF2_SLICEM_C_CE)
                                                     -0.007    34.506    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -34.506    
                         arrival time                          34.890    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.461ns  (logic 0.074ns (16.052%)  route 0.387ns (83.948%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 39.286 - 33.333 ) 
    Source Clock Delay      (SCD):    1.096ns = ( 34.429 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.773ns
  Clock Net Delay (Source):      0.631ns (routing 0.055ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.853ns (routing 0.069ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.631    34.429    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X97Y193        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y193        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    34.468 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.201    34.669    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X97Y196        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.035    34.704 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.186    34.890    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X97Y197        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.853    39.286    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X97Y197        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -4.773    34.513    
    SLICE_X97Y197        FDCE (Hold_AFF_SLICEM_C_CE)
                                                     -0.008    34.505    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -34.505    
                         arrival time                          34.890    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.461ns  (logic 0.074ns (16.052%)  route 0.387ns (83.948%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 39.286 - 33.333 ) 
    Source Clock Delay      (SCD):    1.096ns = ( 34.429 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.773ns
  Clock Net Delay (Source):      0.631ns (routing 0.055ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.853ns (routing 0.069ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.631    34.429    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X97Y193        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y193        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    34.468 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.201    34.669    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X97Y196        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.035    34.704 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.186    34.890    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X97Y197        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.853    39.286    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X97Y197        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -4.773    34.513    
    SLICE_X97Y197        FDCE (Hold_BFF_SLICEM_C_CE)
                                                     -0.008    34.505    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -34.505    
                         arrival time                          34.890    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.098ns (21.875%)  route 0.350ns (78.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.974ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    4.837ns
  Clock Net Delay (Source):      0.666ns (routing 0.055ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.874ns (routing 0.069ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.666     1.131    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X97Y200        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y200        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.170 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.344     1.514    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X97Y200        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.059     1.573 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.006     1.579    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_38
    SLICE_X97Y200        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.874     5.974    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X97Y200        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -4.837     1.137    
    SLICE_X97Y200        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.184    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.490ns  (logic 0.074ns (15.102%)  route 0.416ns (84.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 39.273 - 33.333 ) 
    Source Clock Delay      (SCD):    1.096ns = ( 34.429 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.773ns
  Clock Net Delay (Source):      0.631ns (routing 0.055ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.840ns (routing 0.069ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.631    34.429    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X97Y193        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y193        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    34.468 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.201    34.669    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X97Y196        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.035    34.704 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.215    34.919    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X97Y196        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.840    39.273    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X97Y196        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -4.773    34.500    
    SLICE_X97Y196        FDCE (Hold_EFF2_SLICEM_C_CE)
                                                     -0.007    34.493    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -34.493    
                         arrival time                          34.919    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.490ns  (logic 0.074ns (15.102%)  route 0.416ns (84.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 39.273 - 33.333 ) 
    Source Clock Delay      (SCD):    1.096ns = ( 34.429 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.773ns
  Clock Net Delay (Source):      0.631ns (routing 0.055ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.840ns (routing 0.069ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.631    34.429    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X97Y193        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y193        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    34.468 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.201    34.669    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X97Y196        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.035    34.704 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.215    34.919    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X97Y196        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.840    39.273    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X97Y196        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -4.773    34.500    
    SLICE_X97Y196        FDCE (Hold_FFF2_SLICEM_C_CE)
                                                     -0.007    34.493    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -34.493    
                         arrival time                          34.919    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.490ns  (logic 0.074ns (15.102%)  route 0.416ns (84.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 39.273 - 33.333 ) 
    Source Clock Delay      (SCD):    1.096ns = ( 34.429 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.773ns
  Clock Net Delay (Source):      0.631ns (routing 0.055ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.840ns (routing 0.069ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.631    34.429    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X97Y193        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y193        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    34.468 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.201    34.669    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X97Y196        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.035    34.704 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.215    34.919    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X97Y196        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.840    39.273    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X97Y196        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -4.773    34.500    
    SLICE_X97Y196        FDCE (Hold_EFF_SLICEM_C_CE)
                                                     -0.008    34.492    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -34.492    
                         arrival time                          34.919    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.490ns  (logic 0.074ns (15.102%)  route 0.416ns (84.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.940ns = ( 39.273 - 33.333 ) 
    Source Clock Delay      (SCD):    1.096ns = ( 34.429 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.773ns
  Clock Net Delay (Source):      0.631ns (routing 0.055ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.840ns (routing 0.069ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.631    34.429    top_level_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X97Y193        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y193        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    34.468 f  top_level_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.201    34.669    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X97Y196        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.035    34.704 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.215    34.919    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X97Y196        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.840    39.273    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X97Y196        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -4.773    34.500    
    SLICE_X97Y196        FDCE (Hold_FFF_SLICEM_C_CE)
                                                     -0.008    34.492    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -34.492    
                         arrival time                          34.919    
  -------------------------------------------------------------------
                         slack                                  0.427    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.666
Sources:            { top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X97Y195  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X97Y195  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X97Y200  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X97Y197  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X97Y196  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X97Y197  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X97Y196  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X97Y197  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X97Y197  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C   n/a            0.550         66.666      66.116     SLICE_X97Y196  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X97Y200  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X97Y197  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X97Y196  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X97Y196  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X97Y197  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X97Y196  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X97Y196  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X97Y197  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X97Y197  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X97Y196  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X97Y195  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X97Y195  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X97Y195  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X97Y195  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X97Y197  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X97Y197  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X97Y197  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X97Y197  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X97Y198  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         33.333      33.058     SLICE_X97Y198  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_level_clk_wiz_1_0
  To Clock:  RFDAC0_CLK

Setup :            0  Failing Endpoints,  Worst Slack        9.075ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.075ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.949ns  (logic 0.080ns (8.430%)  route 0.869ns (91.570%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y266                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X107Y266       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.869     0.949    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X108Y266       FDRE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X108Y266       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.949    
  -------------------------------------------------------------------
                         slack                                  9.075    

Slack (MET) :             9.230ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.794ns  (logic 0.076ns (9.572%)  route 0.718ns (90.428%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y279                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X107Y279       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.718     0.794    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X107Y279       FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X107Y279       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.794    
  -------------------------------------------------------------------
                         slack                                  9.230    

Slack (MET) :             9.350ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.674ns  (logic 0.079ns (11.721%)  route 0.595ns (88.279%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y279                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X108Y279       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.595     0.674    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X108Y279       FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X108Y279       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.674    
  -------------------------------------------------------------------
                         slack                                  9.350    

Slack (MET) :             9.373ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.651ns  (logic 0.079ns (12.135%)  route 0.572ns (87.865%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y280                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X108Y280       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.572     0.651    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X107Y280       FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X107Y280       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                  9.373    

Slack (MET) :             9.438ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.586ns  (logic 0.079ns (13.481%)  route 0.507ns (86.519%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y279                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X103Y279       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.507     0.586    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X104Y280       FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X104Y280       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                  9.438    

Slack (MET) :             9.447ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.577ns  (logic 0.078ns (13.518%)  route 0.499ns (86.482%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y257                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X103Y257       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.499     0.577    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X105Y257       FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X105Y257       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  9.447    

Slack (MET) :             9.533ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.491ns  (logic 0.078ns (15.886%)  route 0.413ns (84.114%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y279                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X103Y279       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.413     0.491    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X104Y281       FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X104Y281       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  9.533    

Slack (MET) :             9.615ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.409ns  (logic 0.078ns (19.071%)  route 0.331ns (80.929%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y301                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X104Y301       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.331     0.409    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X104Y301       FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X104Y301       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  9.615    

Slack (MET) :             9.624ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.400ns  (logic 0.076ns (19.000%)  route 0.324ns (81.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y300                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X103Y300       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.324     0.400    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X103Y300       FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X103Y300       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  9.624    

Slack (MET) :             9.633ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC0_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.391ns  (logic 0.080ns (20.460%)  route 0.311ns (79.540%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y287                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X100Y287       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.311     0.391    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X102Y287       FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X102Y287       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  9.633    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_level_clk_wiz_1_0
  To Clock:  RFDAC1_CLK

Setup :            0  Failing Endpoints,  Worst Slack        9.279ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.279ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.745ns  (logic 0.080ns (10.738%)  route 0.665ns (89.262%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y327                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X107Y327       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.665     0.745    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X108Y327       FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X108Y327       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                  9.279    

Slack (MET) :             9.303ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.721ns  (logic 0.081ns (11.234%)  route 0.640ns (88.766%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y339                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X108Y339       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.640     0.721    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X108Y339       FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X108Y339       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                  9.303    

Slack (MET) :             9.350ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.674ns  (logic 0.079ns (11.721%)  route 0.595ns (88.279%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y336                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X108Y336       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.595     0.674    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X108Y336       FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X108Y336       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.674    
  -------------------------------------------------------------------
                         slack                                  9.350    

Slack (MET) :             9.539ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.485ns  (logic 0.079ns (16.289%)  route 0.406ns (83.711%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y310                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X103Y310       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.406     0.485    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X102Y310       FDRE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X102Y310       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_4/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  9.539    

Slack (MET) :             9.576ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.448ns  (logic 0.079ns (17.634%)  route 0.369ns (82.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y318                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X98Y318        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.369     0.448    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X98Y318        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X98Y318        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                  9.576    

Slack (MET) :             9.598ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.426ns  (logic 0.076ns (17.840%)  route 0.350ns (82.160%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y346                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X104Y346       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.350     0.426    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X104Y346       FDRE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X104Y346       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  9.598    

Slack (MET) :             9.641ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.383ns  (logic 0.078ns (20.366%)  route 0.305ns (79.634%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y318                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X104Y318       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.305     0.383    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X104Y318       FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X104Y318       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  9.641    

Slack (MET) :             9.646ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.378ns  (logic 0.076ns (20.106%)  route 0.302ns (79.894%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y317                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X97Y317        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.302     0.378    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X97Y317        FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X97Y317        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  9.646    

Slack (MET) :             9.651ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.373ns  (logic 0.078ns (20.912%)  route 0.295ns (79.088%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y354                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X104Y354       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.295     0.373    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X104Y352       FDRE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X104Y352       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  9.651    

Slack (MET) :             9.656ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.368ns  (logic 0.079ns (21.467%)  route 0.289ns (78.533%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y325                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X107Y325       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.289     0.368    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X107Y325       FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X107Y325       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  9.656    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_level_clk_wiz_1_0
  To Clock:  RFDAC2_CLK

Setup :            0  Failing Endpoints,  Worst Slack        9.514ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.514ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.510ns  (logic 0.080ns (15.686%)  route 0.430ns (84.314%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y399                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X110Y399       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.430     0.510    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X110Y399       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X110Y399       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  9.514    

Slack (MET) :             9.613ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.411ns  (logic 0.079ns (19.221%)  route 0.332ns (80.779%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y380                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X106Y380       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.332     0.411    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X106Y381       FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X106Y381       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  9.613    

Slack (MET) :             9.615ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.409ns  (logic 0.079ns (19.315%)  route 0.330ns (80.685%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y410                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X101Y410       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.330     0.409    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X101Y410       FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X101Y410       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  9.615    

Slack (MET) :             9.630ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.394ns  (logic 0.079ns (20.051%)  route 0.315ns (79.949%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y357                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X101Y357       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.315     0.394    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X101Y357       FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X101Y357       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  9.630    

Slack (MET) :             9.642ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.382ns  (logic 0.081ns (21.204%)  route 0.301ns (78.796%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y371                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X102Y371       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.301     0.382    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X102Y371       FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X102Y371       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  9.642    

Slack (MET) :             9.645ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.379ns  (logic 0.078ns (20.580%)  route 0.301ns (79.420%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y356                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X103Y356       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.301     0.379    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X105Y357       FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X105Y357       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  9.645    

Slack (MET) :             9.646ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.378ns  (logic 0.076ns (20.106%)  route 0.302ns (79.894%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y382                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X104Y382       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.302     0.378    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X104Y382       FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X104Y382       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  9.646    

Slack (MET) :             9.653ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.371ns  (logic 0.079ns (21.294%)  route 0.292ns (78.706%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y369                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X101Y369       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.292     0.371    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X101Y369       FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X101Y369       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  9.653    

Slack (MET) :             9.654ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.370ns  (logic 0.076ns (20.541%)  route 0.294ns (79.459%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y412                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X99Y412        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.294     0.370    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X99Y412        FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X99Y412        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  9.654    

Slack (MET) :             9.661ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC2_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.363ns  (logic 0.078ns (21.488%)  route 0.285ns (78.512%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y400                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X110Y400       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.285     0.363    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X110Y400       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X110Y400       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  9.661    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_top_level_clk_wiz_1_0
  To Clock:  RFDAC3_CLK

Setup :            0  Failing Endpoints,  Worst Slack        9.394ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.394ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.630ns  (logic 0.080ns (12.698%)  route 0.550ns (87.302%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y434                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X107Y434       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.550     0.630    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X108Y432       FDRE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X108Y432       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.630    
  -------------------------------------------------------------------
                         slack                                  9.394    

Slack (MET) :             9.467ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.557ns  (logic 0.077ns (13.824%)  route 0.480ns (86.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y449                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X99Y449        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.480     0.557    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X99Y449        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X99Y449        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.557    
  -------------------------------------------------------------------
                         slack                                  9.467    

Slack (MET) :             9.507ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.517ns  (logic 0.081ns (15.667%)  route 0.436ns (84.333%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y434                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X100Y434       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.436     0.517    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X100Y433       FDRE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X100Y433       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  9.507    

Slack (MET) :             9.522ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.502ns  (logic 0.081ns (16.135%)  route 0.421ns (83.865%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y431                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X102Y431       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.421     0.502    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X102Y430       FDRE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X102Y430       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  9.522    

Slack (MET) :             9.556ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.468ns  (logic 0.079ns (16.880%)  route 0.389ns (83.120%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y448                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X104Y448       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.389     0.468    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X105Y450       FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X105Y450       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  9.556    

Slack (MET) :             9.589ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.435ns  (logic 0.079ns (18.161%)  route 0.356ns (81.839%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y431                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X106Y431       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.356     0.435    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X106Y431       FDRE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X106Y431       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  9.589    

Slack (MET) :             9.592ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.432ns  (logic 0.079ns (18.287%)  route 0.353ns (81.713%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y437                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X104Y437       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.353     0.432    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X104Y436       FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X104Y436       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  9.592    

Slack (MET) :             9.624ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.400ns  (logic 0.076ns (19.000%)  route 0.324ns (81.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y445                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X112Y445       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.324     0.400    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X112Y445       FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X112Y445       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  9.624    

Slack (MET) :             9.634ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.390ns  (logic 0.079ns (20.256%)  route 0.311ns (79.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y369                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X96Y369        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.311     0.390    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X96Y369        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X96Y369        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  9.634    

Slack (MET) :             9.641ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RFDAC3_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.383ns  (logic 0.078ns (20.366%)  route 0.305ns (79.634%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y446                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X99Y446        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.305     0.383    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X99Y446        FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X99Y446        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.024    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  9.641    





---------------------------------------------------------------------------------------------------
From Clock:  RFDAC0_CLK
  To Clock:  clk_out1_top_level_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.251ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.774ns  (logic 0.079ns (10.207%)  route 0.695ns (89.793%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y279                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X108Y279       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.695     0.774    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X108Y279       FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X108Y279       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             3.457ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.568ns  (logic 0.078ns (13.732%)  route 0.490ns (86.268%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y290                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X112Y290       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.490     0.568    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X111Y292       FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X111Y292       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.488ns  (logic 0.081ns (16.598%)  route 0.407ns (83.402%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y287                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X100Y287       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.407     0.488    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X99Y286        FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X99Y286        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.587ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.438ns  (logic 0.079ns (18.037%)  route 0.359ns (81.963%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y301                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X104Y301       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.359     0.438    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X104Y301       FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X104Y301       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  3.587    

Slack (MET) :             3.588ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.437ns  (logic 0.078ns (17.849%)  route 0.359ns (82.151%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y257                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X112Y257       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.359     0.437    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X111Y258       FDRE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X111Y258       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.437    
  -------------------------------------------------------------------
                         slack                                  3.588    

Slack (MET) :             3.612ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.413ns  (logic 0.078ns (18.886%)  route 0.335ns (81.114%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y278                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X103Y278       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.335     0.413    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X103Y279       FDRE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X103Y279       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_2/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  3.612    

Slack (MET) :             3.626ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.399ns  (logic 0.079ns (19.799%)  route 0.320ns (80.201%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y247                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X111Y247       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.320     0.399    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X110Y248       FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X110Y248       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  3.626    

Slack (MET) :             3.631ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.394ns  (logic 0.079ns (20.051%)  route 0.315ns (79.949%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y263                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X111Y263       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.315     0.394    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X111Y263       FDRE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X111Y263       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_1/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  3.631    

Slack (MET) :             3.632ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.393ns  (logic 0.078ns (19.847%)  route 0.315ns (80.153%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y256                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X104Y256       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.315     0.393    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X102Y257       FDRE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X102Y257       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_0/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  3.632    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.390ns  (logic 0.079ns (20.256%)  route 0.311ns (79.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y291                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X112Y291       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.311     0.390    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X112Y291       FDRE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X112Y291       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_3/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  3.635    





---------------------------------------------------------------------------------------------------
From Clock:  RFDAC1_CLK
  To Clock:  clk_out1_top_level_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.517ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.517ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.508ns  (logic 0.079ns (15.551%)  route 0.429ns (84.449%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y318                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X104Y318       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.429     0.508    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X105Y319       FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X105Y319       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  3.517    

Slack (MET) :             3.587ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.438ns  (logic 0.079ns (18.037%)  route 0.359ns (81.963%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y339                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X104Y339       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.359     0.438    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X104Y339       FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X104Y339       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  3.587    

Slack (MET) :             3.615ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.410ns  (logic 0.078ns (19.024%)  route 0.332ns (80.976%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y323                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X112Y323       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.332     0.410    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X111Y323       FDRE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X111Y323       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_5/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.622ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.403ns  (logic 0.079ns (19.603%)  route 0.324ns (80.397%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y339                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X113Y339       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.324     0.403    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X113Y338       FDRE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X113Y338       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_6/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  3.622    

Slack (MET) :             3.626ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.399ns  (logic 0.078ns (19.549%)  route 0.321ns (80.451%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y350                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X109Y350       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.321     0.399    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X110Y351       FDRE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X110Y351       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  3.626    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.383ns  (logic 0.078ns (20.366%)  route 0.305ns (79.634%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y354                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X104Y354       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.305     0.383    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X104Y354       FDRE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X104Y354       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.645ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.380ns  (logic 0.078ns (20.526%)  route 0.302ns (79.474%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y352                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X104Y352       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.302     0.380    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X103Y352       FDRE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X103Y352       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  3.645    

Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.378ns  (logic 0.076ns (20.106%)  route 0.302ns (79.894%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y352                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X110Y352       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.302     0.378    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X110Y352       FDRE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X110Y352       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  3.647    

Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.378ns  (logic 0.078ns (20.635%)  route 0.300ns (79.365%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y348                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X103Y348       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.300     0.378    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X102Y345       FDRE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X102Y345       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  3.647    

Slack (MET) :             3.656ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.369ns  (logic 0.079ns (21.409%)  route 0.290ns (78.591%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y352                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X104Y352       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.290     0.369    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X103Y354       FDRE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X103Y354       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_7/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  3.656    





---------------------------------------------------------------------------------------------------
From Clock:  RFDAC2_CLK
  To Clock:  clk_out1_top_level_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.476ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.549ns  (logic 0.078ns (14.208%)  route 0.471ns (85.792%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y397                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X107Y397       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.471     0.549    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X108Y395       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X108Y395       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.565ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.460ns  (logic 0.076ns (16.522%)  route 0.384ns (83.478%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y360                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X113Y360       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.384     0.460    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X113Y360       FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X113Y360       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  3.565    

Slack (MET) :             3.577ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.448ns  (logic 0.079ns (17.634%)  route 0.369ns (82.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y362                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X111Y362       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.369     0.448    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X111Y362       FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X111Y362       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                  3.577    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.390ns  (logic 0.079ns (20.256%)  route 0.311ns (79.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y421                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X99Y421        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.311     0.390    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X99Y421        FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X99Y421        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  3.635    

Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.362ns  (logic 0.079ns (21.823%)  route 0.283ns (78.177%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y392                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X101Y392       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.283     0.362    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X101Y392       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X101Y392       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  3.663    

Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.360ns  (logic 0.079ns (21.944%)  route 0.281ns (78.056%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y410                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X101Y410       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.281     0.360    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X101Y410       FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X101Y410       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  3.665    

Slack (MET) :             3.672ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.353ns  (logic 0.079ns (22.380%)  route 0.274ns (77.620%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y397                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X105Y397       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.274     0.353    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X105Y397       FDRE                                         r  top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X105Y397       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_10/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  3.672    

Slack (MET) :             3.672ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.353ns  (logic 0.078ns (22.096%)  route 0.275ns (77.904%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y384                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X99Y384        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.275     0.353    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X99Y384        FDRE                                         r  top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X99Y384        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_9/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  3.672    

Slack (MET) :             3.678ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.347ns  (logic 0.080ns (23.055%)  route 0.267ns (76.945%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y420                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X100Y420       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.267     0.347    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X99Y420        FDRE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X99Y420        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_11/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  3.678    

Slack (MET) :             3.681ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.344ns  (logic 0.079ns (22.965%)  route 0.265ns (77.035%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y373                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X101Y373       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.265     0.344    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X101Y373       FDRE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X101Y373       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_8/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  3.681    





---------------------------------------------------------------------------------------------------
From Clock:  RFDAC3_CLK
  To Clock:  clk_out1_top_level_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.409ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.409ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.616ns  (logic 0.078ns (12.662%)  route 0.538ns (87.338%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y458                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X113Y458       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.538     0.616    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X113Y458       FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X113Y458       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                  3.409    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.614ns  (logic 0.080ns (13.029%)  route 0.534ns (86.971%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y466                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X112Y466       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.534     0.614    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X111Y468       FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X111Y468       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.614    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.526ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.499ns  (logic 0.079ns (15.832%)  route 0.420ns (84.168%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y367                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X96Y367        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.420     0.499    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X98Y367        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X98Y367        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  3.526    

Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.457ns  (logic 0.076ns (16.630%)  route 0.381ns (83.370%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y367                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X97Y367        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.381     0.457    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X97Y367        FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X97Y367        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  3.568    

Slack (MET) :             3.569ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.456ns  (logic 0.078ns (17.105%)  route 0.378ns (82.895%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y439                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X103Y439       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.378     0.456    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X102Y439       FDRE                                         r  top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X102Y439       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_13/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  3.569    

Slack (MET) :             3.586ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.439ns  (logic 0.080ns (18.223%)  route 0.359ns (81.777%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y458                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X113Y458       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.359     0.439    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X113Y457       FDRE                                         r  top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X113Y457       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_14/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  3.586    

Slack (MET) :             3.587ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.438ns  (logic 0.081ns (18.493%)  route 0.357ns (81.507%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y365                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X102Y365       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.357     0.438    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X102Y366       FDRE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X102Y366       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_12/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.438    
  -------------------------------------------------------------------
                         slack                                  3.587    

Slack (MET) :             3.611ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.414ns  (logic 0.079ns (19.082%)  route 0.335ns (80.918%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y448                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X105Y448       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.335     0.414    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X104Y448       FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X104Y448       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_gpio/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  3.611    

Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.406ns  (logic 0.079ns (19.458%)  route 0.327ns (80.542%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y375                                     0.000     0.000 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X99Y375        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.327     0.406    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X101Y376       FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X101Y376       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.621ns  (required time - arrival time)
  Source:                 top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_top_level_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.404ns  (logic 0.078ns (19.307%)  route 0.326ns (80.693%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y466                                    0.000     0.000 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X112Y466       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.326     0.404    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X112Y466       FDRE                                         r  top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X112Y466       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.025    top_level_i/rfsoc_data_pipeline_15/inst/axis_data_fifo_clock_crossing/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.025    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  3.621    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RFDAC0_CLK
  To Clock:  RFDAC0_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[18]/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.105ns (4.251%)  route 2.365ns (95.749%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 6.014 - 4.000 ) 
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.517ns (routing 0.526ns, distribution 0.991ns)
  Clock Net Delay (Destination): 1.493ns (routing 0.477ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.517     2.190    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X90Y299        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y299        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.267 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.880     3.147    top_level_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.175 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2476, routed)        1.485     4.660    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_resetn
    SLICE_X112Y237       FDCE                                         f  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.493     6.014    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X112Y237       FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[18]/C
                         clock pessimism              0.205     6.219    
                         clock uncertainty           -0.035     6.184    
    SLICE_X112Y237       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     6.118    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[18]
  -------------------------------------------------------------------
                         required time                          6.118    
                         arrival time                          -4.660    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[19]/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.105ns (4.251%)  route 2.365ns (95.749%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 6.014 - 4.000 ) 
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.517ns (routing 0.526ns, distribution 0.991ns)
  Clock Net Delay (Destination): 1.493ns (routing 0.477ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.517     2.190    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X90Y299        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y299        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.267 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.880     3.147    top_level_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.175 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2476, routed)        1.485     4.660    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_resetn
    SLICE_X112Y237       FDCE                                         f  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.493     6.014    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X112Y237       FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[19]/C
                         clock pessimism              0.205     6.219    
                         clock uncertainty           -0.035     6.184    
    SLICE_X112Y237       FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066     6.118    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[19]
  -------------------------------------------------------------------
                         required time                          6.118    
                         arrival time                          -4.660    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[20]/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.105ns (4.251%)  route 2.365ns (95.749%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 6.014 - 4.000 ) 
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.517ns (routing 0.526ns, distribution 0.991ns)
  Clock Net Delay (Destination): 1.493ns (routing 0.477ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.517     2.190    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X90Y299        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y299        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.267 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.880     3.147    top_level_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.175 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2476, routed)        1.485     4.660    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_resetn
    SLICE_X112Y237       FDCE                                         f  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.493     6.014    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X112Y237       FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[20]/C
                         clock pessimism              0.205     6.219    
                         clock uncertainty           -0.035     6.184    
    SLICE_X112Y237       FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066     6.118    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[20]
  -------------------------------------------------------------------
                         required time                          6.118    
                         arrival time                          -4.660    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[21]/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.105ns (4.251%)  route 2.365ns (95.749%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 6.014 - 4.000 ) 
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.517ns (routing 0.526ns, distribution 0.991ns)
  Clock Net Delay (Destination): 1.493ns (routing 0.477ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.517     2.190    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X90Y299        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y299        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.267 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.880     3.147    top_level_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.175 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2476, routed)        1.485     4.660    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_resetn
    SLICE_X112Y237       FDCE                                         f  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.493     6.014    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X112Y237       FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[21]/C
                         clock pessimism              0.205     6.219    
                         clock uncertainty           -0.035     6.184    
    SLICE_X112Y237       FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066     6.118    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[21]
  -------------------------------------------------------------------
                         required time                          6.118    
                         arrival time                          -4.660    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[22]/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.105ns (4.251%)  route 2.365ns (95.749%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 6.014 - 4.000 ) 
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.517ns (routing 0.526ns, distribution 0.991ns)
  Clock Net Delay (Destination): 1.493ns (routing 0.477ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.517     2.190    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X90Y299        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y299        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.267 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.880     3.147    top_level_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.175 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2476, routed)        1.485     4.660    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_resetn
    SLICE_X112Y237       FDCE                                         f  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[22]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.493     6.014    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X112Y237       FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[22]/C
                         clock pessimism              0.205     6.219    
                         clock uncertainty           -0.035     6.184    
    SLICE_X112Y237       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     6.118    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[22]
  -------------------------------------------------------------------
                         required time                          6.118    
                         arrival time                          -4.660    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[25]/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.105ns (4.251%)  route 2.365ns (95.749%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 6.014 - 4.000 ) 
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.517ns (routing 0.526ns, distribution 0.991ns)
  Clock Net Delay (Destination): 1.493ns (routing 0.477ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.517     2.190    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X90Y299        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y299        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.267 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.880     3.147    top_level_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.175 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2476, routed)        1.485     4.660    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_resetn
    SLICE_X112Y236       FDCE                                         f  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[25]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.493     6.014    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X112Y236       FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[25]/C
                         clock pessimism              0.205     6.219    
                         clock uncertainty           -0.035     6.184    
    SLICE_X112Y236       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     6.118    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[25]
  -------------------------------------------------------------------
                         required time                          6.118    
                         arrival time                          -4.660    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.460ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[18]/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.105ns (4.256%)  route 2.362ns (95.744%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.013ns = ( 6.013 - 4.000 ) 
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.517ns (routing 0.526ns, distribution 0.991ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.477ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.517     2.190    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X90Y299        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y299        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.267 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.880     3.147    top_level_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.175 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2476, routed)        1.482     4.657    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[0]_0
    SLICE_X112Y237       FDCE                                         f  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.492     6.013    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X112Y237       FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[18]/C
                         clock pessimism              0.205     6.218    
                         clock uncertainty           -0.035     6.183    
    SLICE_X112Y237       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     6.117    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[18]
  -------------------------------------------------------------------
                         required time                          6.117    
                         arrival time                          -4.657    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.460ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[19]/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.105ns (4.256%)  route 2.362ns (95.744%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.013ns = ( 6.013 - 4.000 ) 
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.517ns (routing 0.526ns, distribution 0.991ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.477ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.517     2.190    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X90Y299        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y299        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.267 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.880     3.147    top_level_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.175 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2476, routed)        1.482     4.657    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[0]_0
    SLICE_X112Y237       FDCE                                         f  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.492     6.013    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X112Y237       FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[19]/C
                         clock pessimism              0.205     6.218    
                         clock uncertainty           -0.035     6.183    
    SLICE_X112Y237       FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066     6.117    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[19]
  -------------------------------------------------------------------
                         required time                          6.117    
                         arrival time                          -4.657    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.460ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[20]/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.105ns (4.256%)  route 2.362ns (95.744%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.013ns = ( 6.013 - 4.000 ) 
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.517ns (routing 0.526ns, distribution 0.991ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.477ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.517     2.190    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X90Y299        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y299        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.267 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.880     3.147    top_level_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.175 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2476, routed)        1.482     4.657    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[0]_0
    SLICE_X112Y237       FDCE                                         f  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.492     6.013    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X112Y237       FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[20]/C
                         clock pessimism              0.205     6.218    
                         clock uncertainty           -0.035     6.183    
    SLICE_X112Y237       FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066     6.117    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[20]
  -------------------------------------------------------------------
                         required time                          6.117    
                         arrival time                          -4.657    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.460ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[21]/CLR
                            (recovery check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC0_CLK rise@4.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.105ns (4.256%)  route 2.362ns (95.744%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.013ns = ( 6.013 - 4.000 ) 
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.517ns (routing 0.526ns, distribution 0.991ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.477ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.517     2.190    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X90Y299        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y299        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.267 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.880     3.147    top_level_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.175 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2476, routed)        1.482     4.657    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[0]_0
    SLICE_X112Y237       FDCE                                         f  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.492     6.013    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X112Y237       FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[21]/C
                         clock pessimism              0.205     6.218    
                         clock uncertainty           -0.035     6.183    
    SLICE_X112Y237       FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066     6.117    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[21]
  -------------------------------------------------------------------
                         required time                          6.117    
                         arrival time                          -4.657    
  -------------------------------------------------------------------
                         slack                                  1.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.074ns (20.556%)  route 0.286ns (79.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      0.876ns (routing 0.283ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.005ns (routing 0.317ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        0.876     1.225    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y297        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y297        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.264 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          0.213     1.477    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_bufg_place
    SLICE_X104Y297       LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.035     1.512 f  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/int_select_i_1/O
                         net (fo=2, routed)           0.073     1.585    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/lopt
    SLICE_X104Y297       FDCE                                         f  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.005     1.453    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X104Y297       FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/C
                         clock pessimism             -0.167     1.286    
    SLICE_X104Y297       FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.266    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.074ns (20.556%)  route 0.286ns (79.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      0.876ns (routing 0.283ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.005ns (routing 0.317ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        0.876     1.225    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y297        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y297        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.264 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          0.213     1.477    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_bufg_place
    SLICE_X104Y297       LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.035     1.512 f  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/int_select_i_1/O
                         net (fo=2, routed)           0.073     1.585    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/lopt
    SLICE_X104Y297       FDCE                                         f  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.005     1.453    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X104Y297       FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                         clock pessimism             -0.167     1.286    
    SLICE_X104Y297       FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.266    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/s_axis_tready_reg
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.087ns (23.262%)  route 0.287ns (76.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.436ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      0.876ns (routing 0.283ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.988ns (routing 0.317ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        0.876     1.225    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y297        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y297        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.264 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          0.176     1.440    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_bufg_place
    SLICE_X103Y284       LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.048     1.488 f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/int_select_i_1/O
                         net (fo=2, routed)           0.111     1.599    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/lopt
    SLICE_X102Y284       FDCE                                         f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        0.988     1.436    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X102Y284       FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/C
                         clock pessimism             -0.167     1.269    
    SLICE_X102Y284       FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     1.249    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.087ns (23.262%)  route 0.287ns (76.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.436ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      0.876ns (routing 0.283ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.988ns (routing 0.317ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        0.876     1.225    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y297        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y297        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.264 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          0.176     1.440    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_bufg_place
    SLICE_X103Y284       LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.048     1.488 f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/int_select_i_1/O
                         net (fo=2, routed)           0.111     1.599    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/lopt
    SLICE_X102Y284       FDCE                                         f  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        0.988     1.436    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X102Y284       FDCE                                         r  top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                         clock pessimism             -0.167     1.269    
    SLICE_X102Y284       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.249    top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/s_axis_tready_reg
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.098ns (16.752%)  route 0.487ns (83.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      0.876ns (routing 0.283ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.317ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        0.876     1.225    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y297        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y297        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.264 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          0.398     1.662    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_bufg_place
    SLICE_X105Y266       LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.059     1.721 f  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_pre_waveform/int_select_i_1/O
                         net (fo=2, routed)           0.089     1.810    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/lopt
    SLICE_X105Y266       FDCE                                         f  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        0.990     1.438    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X105Y266       FDCE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/C
                         clock pessimism             -0.167     1.271    
    SLICE_X105Y266       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.251    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.098ns (16.752%)  route 0.487ns (83.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      0.876ns (routing 0.283ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.317ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        0.876     1.225    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y297        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y297        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.264 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          0.398     1.662    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_bufg_place
    SLICE_X105Y266       LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.059     1.721 f  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_pre_waveform/int_select_i_1/O
                         net (fo=2, routed)           0.089     1.810    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/lopt
    SLICE_X105Y266       FDCE                                         f  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        0.990     1.438    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X105Y266       FDCE                                         r  top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                         clock pessimism             -0.167     1.271    
    SLICE_X105Y266       FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.251    top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/s_axis_tready_reg
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.098ns (14.286%)  route 0.588ns (85.714%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      0.876ns (routing 0.283ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.317ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        0.876     1.225    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y297        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y297        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.264 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          0.477     1.741    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_bufg_place
    SLICE_X104Y252       LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.059     1.800 f  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/int_select_i_1/O
                         net (fo=2, routed)           0.111     1.911    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/lopt
    SLICE_X104Y252       FDCE                                         f  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.006     1.454    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X104Y252       FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/C
                         clock pessimism             -0.167     1.287    
    SLICE_X104Y252       FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.267    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.098ns (14.286%)  route 0.588ns (85.714%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      0.876ns (routing 0.283ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.317ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        0.876     1.225    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X98Y297        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y297        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.264 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          0.477     1.741    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_bufg_place
    SLICE_X104Y252       LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.059     1.800 f  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/int_select_i_1/O
                         net (fo=2, routed)           0.111     1.911    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/lopt
    SLICE_X104Y252       FDCE                                         f  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.006     1.454    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X104Y252       FDCE                                         r  top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                         clock pessimism             -0.167     1.287    
    SLICE_X104Y252       FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.267    top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/s_axis_tready_reg
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             1.022ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[168]/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.055ns (4.549%)  route 1.154ns (95.451%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.522ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.833ns (routing 0.283ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.317ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        0.833     1.182    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X90Y299        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y299        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.220 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.465     1.685    top_level_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.702 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2476, routed)        0.689     2.391    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[0]_0
    SLICE_X115Y300       FDCE                                         f  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[168]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.074     1.522    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X115Y300       FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[168]/C
                         clock pessimism             -0.133     1.389    
    SLICE_X115Y300       FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.369    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[168]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.022ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[207]/CLR
                            (removal check against rising-edge clock RFDAC0_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC0_CLK rise@0.000ns - RFDAC0_CLK rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.055ns (4.549%)  route 1.154ns (95.451%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.522ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.833ns (routing 0.283ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.317ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        0.833     1.182    top_level_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X90Y299        FDRE                                         r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y299        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.220 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.465     1.685    top_level_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y140        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.702 r  top_level_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2476, routed)        0.689     2.391    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[0]_0
    SLICE_X115Y300       FDCE                                         f  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[207]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac0_0
    BUFG_GT_X1Y107       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac0_bufg_gt/O
    X4Y4 (CLOCK_ROOT)    net (fo=5480, routed)        1.074     1.522    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X115Y300       FDCE                                         r  top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[207]/C
                         clock pessimism             -0.133     1.389    
    SLICE_X115Y300       FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     1.369    top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[207]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  1.022    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RFDAC1_CLK
  To Clock:  RFDAC1_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.356ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[211]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.105ns (4.781%)  route 2.091ns (95.219%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 5.989 - 4.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.449ns (routing 0.454ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.468ns (routing 0.414ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.449     2.122    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X90Y301        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y301        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.199 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.818     3.017    top_level_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.045 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2476, routed)        1.273     4.318    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[0]_0
    SLICE_X115Y361       FDCE                                         f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[211]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.468     5.989    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X115Y361       FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[211]/C
                         clock pessimism              0.192     6.181    
                         clock uncertainty           -0.035     6.146    
    SLICE_X115Y361       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     6.080    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[211]
  -------------------------------------------------------------------
                         required time                          6.080    
                         arrival time                          -4.318    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[212]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.105ns (4.781%)  route 2.091ns (95.219%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 5.989 - 4.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.449ns (routing 0.454ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.468ns (routing 0.414ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.449     2.122    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X90Y301        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y301        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.199 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.818     3.017    top_level_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.045 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2476, routed)        1.273     4.318    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[0]_0
    SLICE_X115Y361       FDCE                                         f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[212]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.468     5.989    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X115Y361       FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[212]/C
                         clock pessimism              0.192     6.181    
                         clock uncertainty           -0.035     6.146    
    SLICE_X115Y361       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     6.080    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[212]
  -------------------------------------------------------------------
                         required time                          6.080    
                         arrival time                          -4.318    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[206]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.105ns (4.781%)  route 2.091ns (95.219%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 5.989 - 4.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.449ns (routing 0.454ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.468ns (routing 0.414ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.449     2.122    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X90Y301        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y301        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.199 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.818     3.017    top_level_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.045 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2476, routed)        1.273     4.318    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_resetn
    SLICE_X115Y361       FDCE                                         f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[206]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.468     5.989    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X115Y361       FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[206]/C
                         clock pessimism              0.192     6.181    
                         clock uncertainty           -0.035     6.146    
    SLICE_X115Y361       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     6.080    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[206]
  -------------------------------------------------------------------
                         required time                          6.080    
                         arrival time                          -4.318    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[207]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.105ns (4.781%)  route 2.091ns (95.219%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 5.989 - 4.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.449ns (routing 0.454ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.468ns (routing 0.414ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.449     2.122    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X90Y301        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y301        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.199 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.818     3.017    top_level_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.045 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2476, routed)        1.273     4.318    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_resetn
    SLICE_X115Y361       FDCE                                         f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[207]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.468     5.989    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X115Y361       FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[207]/C
                         clock pessimism              0.192     6.181    
                         clock uncertainty           -0.035     6.146    
    SLICE_X115Y361       FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066     6.080    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[207]
  -------------------------------------------------------------------
                         required time                          6.080    
                         arrival time                          -4.318    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[212]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.105ns (4.781%)  route 2.091ns (95.219%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 5.989 - 4.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.449ns (routing 0.454ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.468ns (routing 0.414ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.449     2.122    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X90Y301        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y301        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.199 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.818     3.017    top_level_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.045 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2476, routed)        1.273     4.318    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_resetn
    SLICE_X115Y361       FDCE                                         f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[212]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.468     5.989    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X115Y361       FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[212]/C
                         clock pessimism              0.192     6.181    
                         clock uncertainty           -0.035     6.146    
    SLICE_X115Y361       FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066     6.080    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[212]
  -------------------------------------------------------------------
                         required time                          6.080    
                         arrival time                          -4.318    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[213]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.105ns (4.781%)  route 2.091ns (95.219%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 5.989 - 4.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.449ns (routing 0.454ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.468ns (routing 0.414ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.449     2.122    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X90Y301        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y301        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.199 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.818     3.017    top_level_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.045 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2476, routed)        1.273     4.318    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_resetn
    SLICE_X115Y361       FDCE                                         f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[213]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.468     5.989    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X115Y361       FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[213]/C
                         clock pessimism              0.192     6.181    
                         clock uncertainty           -0.035     6.146    
    SLICE_X115Y361       FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066     6.080    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[213]
  -------------------------------------------------------------------
                         required time                          6.080    
                         arrival time                          -4.318    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.764ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[207]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.105ns (4.788%)  route 2.088ns (95.212%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 5.988 - 4.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.449ns (routing 0.454ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.467ns (routing 0.414ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.449     2.122    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X90Y301        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y301        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.199 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.818     3.017    top_level_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.045 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2476, routed)        1.270     4.315    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[0]_0
    SLICE_X115Y361       FDCE                                         f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[207]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.467     5.988    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X115Y361       FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[207]/C
                         clock pessimism              0.192     6.180    
                         clock uncertainty           -0.035     6.145    
    SLICE_X115Y361       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     6.079    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[207]
  -------------------------------------------------------------------
                         required time                          6.079    
                         arrival time                          -4.315    
  -------------------------------------------------------------------
                         slack                                  1.764    

Slack (MET) :             1.764ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[208]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.105ns (4.788%)  route 2.088ns (95.212%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 5.988 - 4.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.449ns (routing 0.454ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.467ns (routing 0.414ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.449     2.122    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X90Y301        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y301        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.199 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.818     3.017    top_level_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.045 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2476, routed)        1.270     4.315    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[0]_0
    SLICE_X115Y361       FDCE                                         f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[208]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.467     5.988    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X115Y361       FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[208]/C
                         clock pessimism              0.192     6.180    
                         clock uncertainty           -0.035     6.145    
    SLICE_X115Y361       FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066     6.079    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[208]
  -------------------------------------------------------------------
                         required time                          6.079    
                         arrival time                          -4.315    
  -------------------------------------------------------------------
                         slack                                  1.764    

Slack (MET) :             1.764ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[209]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.105ns (4.788%)  route 2.088ns (95.212%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 5.988 - 4.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.449ns (routing 0.454ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.467ns (routing 0.414ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.449     2.122    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X90Y301        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y301        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.199 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.818     3.017    top_level_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.045 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2476, routed)        1.270     4.315    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[0]_0
    SLICE_X115Y361       FDCE                                         f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[209]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.467     5.988    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X115Y361       FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[209]/C
                         clock pessimism              0.192     6.180    
                         clock uncertainty           -0.035     6.145    
    SLICE_X115Y361       FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066     6.079    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[209]
  -------------------------------------------------------------------
                         required time                          6.079    
                         arrival time                          -4.315    
  -------------------------------------------------------------------
                         slack                                  1.764    

Slack (MET) :             1.764ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[210]/CLR
                            (recovery check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC1_CLK rise@4.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.105ns (4.788%)  route 2.088ns (95.212%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 5.988 - 4.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.449ns (routing 0.454ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.467ns (routing 0.414ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.449     2.122    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X90Y301        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y301        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.199 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.818     3.017    top_level_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.045 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2476, routed)        1.270     4.315    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[0]_0
    SLICE_X115Y361       FDCE                                         f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[210]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.467     5.988    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X115Y361       FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[210]/C
                         clock pessimism              0.192     6.180    
                         clock uncertainty           -0.035     6.145    
    SLICE_X115Y361       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     6.079    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[210]
  -------------------------------------------------------------------
                         required time                          6.079    
                         arrival time                          -4.315    
  -------------------------------------------------------------------
                         slack                                  1.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.077ns (20.424%)  route 0.300ns (79.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.389ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      0.839ns (routing 0.246ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.941ns (routing 0.273ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        0.839     1.188    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X99Y301        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y301        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.226 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          0.172     1.398    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_bufg_place
    SLICE_X102Y311       LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.039     1.437 f  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_pre_waveform/int_select_i_1/O
                         net (fo=2, routed)           0.128     1.565    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/lopt
    SLICE_X102Y311       FDCE                                         f  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        0.941     1.389    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X102Y311       FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/C
                         clock pessimism             -0.160     1.229    
    SLICE_X102Y311       FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.209    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.077ns (20.424%)  route 0.300ns (79.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.389ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      0.839ns (routing 0.246ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.941ns (routing 0.273ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        0.839     1.188    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X99Y301        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y301        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.226 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          0.172     1.398    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_bufg_place
    SLICE_X102Y311       LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.039     1.437 f  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_pre_waveform/int_select_i_1/O
                         net (fo=2, routed)           0.128     1.565    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/lopt
    SLICE_X102Y311       FDCE                                         f  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        0.941     1.389    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X102Y311       FDCE                                         r  top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                         clock pessimism             -0.160     1.229    
    SLICE_X102Y311       FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     1.209    top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/s_axis_tready_reg
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.079ns (19.410%)  route 0.328ns (80.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.394ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      0.839ns (routing 0.246ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.946ns (routing 0.273ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        0.839     1.188    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X99Y301        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y301        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.226 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          0.242     1.468    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_bufg_place
    SLICE_X102Y320       LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.041     1.509 f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/int_select_i_1/O
                         net (fo=2, routed)           0.086     1.595    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/lopt
    SLICE_X102Y320       FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        0.946     1.394    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X102Y320       FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/C
                         clock pessimism             -0.160     1.234    
    SLICE_X102Y320       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.214    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.079ns (19.410%)  route 0.328ns (80.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.394ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      0.839ns (routing 0.246ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.946ns (routing 0.273ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        0.839     1.188    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X99Y301        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y301        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.226 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          0.242     1.468    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_bufg_place
    SLICE_X102Y320       LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.041     1.509 f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/int_select_i_1/O
                         net (fo=2, routed)           0.086     1.595    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/lopt
    SLICE_X102Y320       FDCE                                         f  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        0.946     1.394    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X102Y320       FDCE                                         r  top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                         clock pessimism             -0.160     1.234    
    SLICE_X102Y320       FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.214    top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/s_axis_tready_reg
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.087ns (16.926%)  route 0.427ns (83.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.396ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      0.839ns (routing 0.246ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.948ns (routing 0.273ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        0.839     1.188    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X99Y301        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y301        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.226 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          0.354     1.580    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_bufg_place
    SLICE_X103Y351       LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.049     1.629 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/int_select_i_1/O
                         net (fo=2, routed)           0.073     1.702    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/lopt
    SLICE_X103Y351       FDCE                                         f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        0.948     1.396    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X103Y351       FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/C
                         clock pessimism             -0.160     1.236    
    SLICE_X103Y351       FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.216    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.087ns (16.926%)  route 0.427ns (83.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.396ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      0.839ns (routing 0.246ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.948ns (routing 0.273ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        0.839     1.188    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X99Y301        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y301        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.226 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          0.354     1.580    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_bufg_place
    SLICE_X103Y351       LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.049     1.629 f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/int_select_i_1/O
                         net (fo=2, routed)           0.073     1.702    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/lopt
    SLICE_X103Y351       FDCE                                         f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        0.948     1.396    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X103Y351       FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                         clock pessimism             -0.160     1.236    
    SLICE_X103Y351       FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.216    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/s_axis_tready_reg
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.079ns (14.657%)  route 0.460ns (85.343%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.387ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      0.839ns (routing 0.246ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.939ns (routing 0.273ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        0.839     1.188    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X99Y301        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y301        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.226 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          0.371     1.597    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_bufg_place
    SLICE_X102Y340       LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.041     1.638 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_pre_waveform/int_select_i_1/O
                         net (fo=2, routed)           0.089     1.727    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/lopt
    SLICE_X102Y340       FDCE                                         f  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        0.939     1.387    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X102Y340       FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/C
                         clock pessimism             -0.160     1.227    
    SLICE_X102Y340       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.207    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.079ns (14.657%)  route 0.460ns (85.343%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.387ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      0.839ns (routing 0.246ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.939ns (routing 0.273ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        0.839     1.188    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X99Y301        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y301        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.226 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          0.371     1.597    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_bufg_place
    SLICE_X102Y340       LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.041     1.638 f  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_pre_waveform/int_select_i_1/O
                         net (fo=2, routed)           0.089     1.727    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/lopt
    SLICE_X102Y340       FDCE                                         f  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        0.939     1.387    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X102Y340       FDCE                                         r  top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/s_axis_tready_reg/C
                         clock pessimism             -0.160     1.227    
    SLICE_X102Y340       FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.207    top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/s_axis_tready_reg
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[213]/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.055ns (4.673%)  route 1.122ns (95.327%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.798ns (routing 0.246ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.273ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        0.798     1.147    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X90Y301        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y301        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.185 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.436     1.621    top_level_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.638 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2476, routed)        0.686     2.324    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[0]_0
    SLICE_X116Y360       FDCE                                         f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[213]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.024     1.472    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X116Y360       FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[213]/C
                         clock pessimism             -0.126     1.346    
    SLICE_X116Y360       FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.326    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[213]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[214]/CLR
                            (removal check against rising-edge clock RFDAC1_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC1_CLK rise@0.000ns - RFDAC1_CLK rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.055ns (4.673%)  route 1.122ns (95.327%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.798ns (routing 0.246ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.273ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        0.798     1.147    top_level_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X90Y301        FDRE                                         r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y301        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.185 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.436     1.621    top_level_i/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.638 r  top_level_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=2476, routed)        0.686     2.324    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[0]_0
    SLICE_X116Y360       FDCE                                         f  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[214]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1_0
    BUFG_GT_X1Y136       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac1_bufg_gt/O
    X4Y5 (CLOCK_ROOT)    net (fo=5480, routed)        1.024     1.472    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X116Y360       FDCE                                         r  top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[214]/C
                         clock pessimism             -0.126     1.346    
    SLICE_X116Y360       FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.326    top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[214]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.998    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RFDAC2_CLK
  To Clock:  RFDAC2_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[205]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.079ns (3.223%)  route 2.372ns (96.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns = ( 6.137 - 4.000 ) 
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.738ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.669ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.725     2.398    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X101Y323       FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y323       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.477 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=154, routed)         2.372     4.849    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_3_alias
    SLICE_X106Y421       FDCE                                         f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[205]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.616     6.137    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X106Y421       FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[205]/C
                         clock pessimism              0.221     6.358    
                         clock uncertainty           -0.035     6.323    
    SLICE_X106Y421       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     6.257    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[205]
  -------------------------------------------------------------------
                         required time                          6.257    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[206]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.079ns (3.223%)  route 2.372ns (96.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns = ( 6.137 - 4.000 ) 
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.738ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.669ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.725     2.398    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X101Y323       FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y323       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.477 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=154, routed)         2.372     4.849    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_3_alias
    SLICE_X106Y421       FDCE                                         f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[206]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.616     6.137    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X106Y421       FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[206]/C
                         clock pessimism              0.221     6.358    
                         clock uncertainty           -0.035     6.323    
    SLICE_X106Y421       FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066     6.257    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[206]
  -------------------------------------------------------------------
                         required time                          6.257    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[207]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.079ns (3.223%)  route 2.372ns (96.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns = ( 6.137 - 4.000 ) 
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.738ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.669ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.725     2.398    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X101Y323       FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y323       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.477 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=154, routed)         2.372     4.849    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_3_alias
    SLICE_X106Y421       FDCE                                         f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[207]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.616     6.137    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X106Y421       FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[207]/C
                         clock pessimism              0.221     6.358    
                         clock uncertainty           -0.035     6.323    
    SLICE_X106Y421       FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066     6.257    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[207]
  -------------------------------------------------------------------
                         required time                          6.257    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[220]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.079ns (3.223%)  route 2.372ns (96.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns = ( 6.137 - 4.000 ) 
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.738ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.669ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.725     2.398    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X101Y323       FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y323       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.477 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=154, routed)         2.372     4.849    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_3_alias
    SLICE_X106Y421       FDCE                                         f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[220]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.616     6.137    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X106Y421       FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[220]/C
                         clock pessimism              0.221     6.358    
                         clock uncertainty           -0.035     6.323    
    SLICE_X106Y421       FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066     6.257    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[220]
  -------------------------------------------------------------------
                         required time                          6.257    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[205]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.079ns (3.223%)  route 2.372ns (96.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns = ( 6.137 - 4.000 ) 
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.738ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.669ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.725     2.398    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X101Y323       FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y323       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.477 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=154, routed)         2.372     4.849    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_3_alias
    SLICE_X106Y421       FDCE                                         f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[205]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.616     6.137    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X106Y421       FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[205]/C
                         clock pessimism              0.221     6.358    
                         clock uncertainty           -0.035     6.323    
    SLICE_X106Y421       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     6.257    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[205]
  -------------------------------------------------------------------
                         required time                          6.257    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[206]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.079ns (3.223%)  route 2.372ns (96.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns = ( 6.137 - 4.000 ) 
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.738ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.669ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.725     2.398    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X101Y323       FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y323       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.477 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=154, routed)         2.372     4.849    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_3_alias
    SLICE_X106Y421       FDCE                                         f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[206]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.616     6.137    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X106Y421       FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[206]/C
                         clock pessimism              0.221     6.358    
                         clock uncertainty           -0.035     6.323    
    SLICE_X106Y421       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     6.257    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[206]
  -------------------------------------------------------------------
                         required time                          6.257    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[192]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.079ns (3.303%)  route 2.313ns (96.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 6.118 - 4.000 ) 
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.738ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.597ns (routing 0.669ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.725     2.398    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X101Y323       FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y323       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.477 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=154, routed)         2.313     4.790    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_3_alias
    SLICE_X107Y417       FDCE                                         f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[192]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.597     6.118    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X107Y417       FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[192]/C
                         clock pessimism              0.221     6.339    
                         clock uncertainty           -0.035     6.304    
    SLICE_X107Y417       FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066     6.238    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[192]
  -------------------------------------------------------------------
                         required time                          6.238    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[193]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.079ns (3.303%)  route 2.313ns (96.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 6.118 - 4.000 ) 
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.738ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.597ns (routing 0.669ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.725     2.398    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X101Y323       FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y323       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.477 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=154, routed)         2.313     4.790    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_3_alias
    SLICE_X107Y417       FDCE                                         f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[193]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.597     6.118    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X107Y417       FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[193]/C
                         clock pessimism              0.221     6.339    
                         clock uncertainty           -0.035     6.304    
    SLICE_X107Y417       FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066     6.238    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[193]
  -------------------------------------------------------------------
                         required time                          6.238    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[194]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.079ns (3.303%)  route 2.313ns (96.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 6.118 - 4.000 ) 
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.738ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.597ns (routing 0.669ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.725     2.398    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X101Y323       FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y323       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.477 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=154, routed)         2.313     4.790    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_3_alias
    SLICE_X107Y417       FDCE                                         f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[194]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.597     6.118    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X107Y417       FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[194]/C
                         clock pessimism              0.221     6.339    
                         clock uncertainty           -0.035     6.304    
    SLICE_X107Y417       FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066     6.238    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[194]
  -------------------------------------------------------------------
                         required time                          6.238    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[195]/CLR
                            (recovery check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC2_CLK rise@4.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.079ns (3.303%)  route 2.313ns (96.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 6.118 - 4.000 ) 
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.725ns (routing 0.738ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.597ns (routing 0.669ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.725     2.398    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X101Y323       FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y323       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.477 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3/Q
                         net (fo=154, routed)         2.313     4.790    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_3_alias
    SLICE_X107Y417       FDCE                                         f  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[195]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.597     6.118    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X107Y417       FDCE                                         r  top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[195]/C
                         clock pessimism              0.221     6.339    
                         clock uncertainty           -0.035     6.304    
    SLICE_X107Y417       FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066     6.238    top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[195]
  -------------------------------------------------------------------
                         required time                          6.238    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                  1.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[227]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.040ns (13.072%)  route 0.266ns (86.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      0.938ns (routing 0.401ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.452ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        0.938     1.287    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X100Y323       FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y323       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.327 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/Q
                         net (fo=137, routed)         0.266     1.593    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_9_alias
    SLICE_X103Y363       FDCE                                         f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[227]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.113     1.561    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X103Y363       FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[227]/C
                         clock pessimism             -0.150     1.411    
    SLICE_X103Y363       FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.391    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[227]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[228]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.040ns (13.072%)  route 0.266ns (86.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      0.938ns (routing 0.401ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.452ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        0.938     1.287    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X100Y323       FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y323       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.327 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/Q
                         net (fo=137, routed)         0.266     1.593    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_9_alias
    SLICE_X103Y363       FDCE                                         f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[228]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.113     1.561    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X103Y363       FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[228]/C
                         clock pessimism             -0.150     1.411    
    SLICE_X103Y363       FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.391    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[228]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[229]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.040ns (13.072%)  route 0.266ns (86.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      0.938ns (routing 0.401ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.452ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        0.938     1.287    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X100Y323       FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y323       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.327 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/Q
                         net (fo=137, routed)         0.266     1.593    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_9_alias
    SLICE_X103Y363       FDCE                                         f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[229]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.113     1.561    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X103Y363       FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[229]/C
                         clock pessimism             -0.150     1.411    
    SLICE_X103Y363       FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.391    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[229]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[227]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.040ns (13.072%)  route 0.266ns (86.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      0.938ns (routing 0.401ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.452ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        0.938     1.287    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X100Y323       FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y323       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.327 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/Q
                         net (fo=137, routed)         0.266     1.593    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_9_alias
    SLICE_X103Y363       FDCE                                         f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[227]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.113     1.561    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X103Y363       FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[227]/C
                         clock pessimism             -0.150     1.411    
    SLICE_X103Y363       FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.391    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[227]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[228]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.040ns (13.072%)  route 0.266ns (86.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      0.938ns (routing 0.401ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.452ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        0.938     1.287    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X100Y323       FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y323       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.327 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/Q
                         net (fo=137, routed)         0.266     1.593    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_9_alias
    SLICE_X103Y363       FDCE                                         f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[228]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.113     1.561    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X103Y363       FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[228]/C
                         clock pessimism             -0.150     1.411    
    SLICE_X103Y363       FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.391    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[228]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[217]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.040ns (12.384%)  route 0.283ns (87.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      0.938ns (routing 0.401ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.452ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        0.938     1.287    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X100Y323       FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y323       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.327 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/Q
                         net (fo=137, routed)         0.283     1.610    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_9_alias
    SLICE_X102Y363       FDCE                                         f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[217]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.108     1.556    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X102Y363       FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[217]/C
                         clock pessimism             -0.150     1.406    
    SLICE_X102Y363       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.386    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[217]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[221]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.040ns (12.384%)  route 0.283ns (87.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      0.938ns (routing 0.401ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.452ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        0.938     1.287    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X100Y323       FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y323       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.327 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/Q
                         net (fo=137, routed)         0.283     1.610    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_9_alias
    SLICE_X102Y363       FDCE                                         f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[221]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.108     1.556    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X102Y363       FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[221]/C
                         clock pessimism             -0.150     1.406    
    SLICE_X102Y363       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.386    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[221]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[222]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.040ns (11.594%)  route 0.305ns (88.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      0.938ns (routing 0.401ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.452ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        0.938     1.287    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X100Y323       FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y323       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.327 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/Q
                         net (fo=137, routed)         0.305     1.632    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_9_alias
    SLICE_X102Y361       FDCE                                         f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[222]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.117     1.565    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X102Y361       FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[222]/C
                         clock pessimism             -0.150     1.415    
    SLICE_X102Y361       FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.395    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[222]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[224]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.040ns (11.594%)  route 0.305ns (88.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      0.938ns (routing 0.401ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.452ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        0.938     1.287    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X100Y323       FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y323       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.327 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/Q
                         net (fo=137, routed)         0.305     1.632    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_9_alias
    SLICE_X102Y361       FDCE                                         f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[224]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.117     1.565    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X102Y361       FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[224]/C
                         clock pessimism             -0.150     1.415    
    SLICE_X102Y361       FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.395    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[224]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/C
                            (rising edge-triggered cell FDRE clocked by RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[225]/CLR
                            (removal check against rising-edge clock RFDAC2_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC2_CLK rise@0.000ns - RFDAC2_CLK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.040ns (11.594%)  route 0.305ns (88.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      0.938ns (routing 0.401ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.452ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        0.938     1.287    top_level_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X100Y323       FDRE                                         r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y323       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.327 r  top_level_i/proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_9/Q
                         net (fo=137, routed)         0.305     1.632    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_9_alias
    SLICE_X102Y361       FDCE                                         f  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[225]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y2           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y2           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac2_0
    BUFG_GT_X1Y144       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac2_bufg_gt/O
    X5Y5 (CLOCK_ROOT)    net (fo=5494, routed)        1.117     1.565    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X102Y361       FDCE                                         r  top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[225]/C
                         clock pessimism             -0.150     1.415    
    SLICE_X102Y361       FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.395    top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[225]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.237    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RFDAC3_CLK
  To Clock:  RFDAC3_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[189]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.077ns (2.897%)  route 2.581ns (97.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 6.399 - 4.000 ) 
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.917ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.831ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        2.018     2.691    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X103Y334       FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y334       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.768 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/Q
                         net (fo=125, routed)         2.581     5.349    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_13_alias
    SLICE_X116Y433       FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[189]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.878     6.399    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X116Y433       FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[189]/C
                         clock pessimism              0.238     6.637    
                         clock uncertainty           -0.035     6.602    
    SLICE_X116Y433       FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066     6.536    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[189]
  -------------------------------------------------------------------
                         required time                          6.536    
                         arrival time                          -5.349    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[194]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.077ns (2.897%)  route 2.581ns (97.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 6.399 - 4.000 ) 
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.917ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.831ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        2.018     2.691    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X103Y334       FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y334       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.768 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/Q
                         net (fo=125, routed)         2.581     5.349    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_13_alias
    SLICE_X116Y433       FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[194]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.878     6.399    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X116Y433       FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[194]/C
                         clock pessimism              0.238     6.637    
                         clock uncertainty           -0.035     6.602    
    SLICE_X116Y433       FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066     6.536    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[194]
  -------------------------------------------------------------------
                         required time                          6.536    
                         arrival time                          -5.349    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[208]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.077ns (2.897%)  route 2.581ns (97.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 6.399 - 4.000 ) 
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.917ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.831ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        2.018     2.691    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X103Y334       FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y334       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.768 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/Q
                         net (fo=125, routed)         2.581     5.349    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_13_alias
    SLICE_X116Y433       FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[208]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.878     6.399    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X116Y433       FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[208]/C
                         clock pessimism              0.238     6.637    
                         clock uncertainty           -0.035     6.602    
    SLICE_X116Y433       FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066     6.536    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[208]
  -------------------------------------------------------------------
                         required time                          6.536    
                         arrival time                          -5.349    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[209]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.077ns (2.897%)  route 2.581ns (97.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 6.399 - 4.000 ) 
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.917ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.831ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        2.018     2.691    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X103Y334       FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y334       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.768 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/Q
                         net (fo=125, routed)         2.581     5.349    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_13_alias
    SLICE_X116Y433       FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[209]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.878     6.399    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X116Y433       FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[209]/C
                         clock pessimism              0.238     6.637    
                         clock uncertainty           -0.035     6.602    
    SLICE_X116Y433       FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066     6.536    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[209]
  -------------------------------------------------------------------
                         required time                          6.536    
                         arrival time                          -5.349    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[189]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.077ns (2.897%)  route 2.581ns (97.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 6.399 - 4.000 ) 
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.917ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.831ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        2.018     2.691    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X103Y334       FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y334       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.768 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/Q
                         net (fo=125, routed)         2.581     5.349    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_13_alias
    SLICE_X116Y433       FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[189]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.878     6.399    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X116Y433       FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[189]/C
                         clock pessimism              0.238     6.637    
                         clock uncertainty           -0.035     6.602    
    SLICE_X116Y433       FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     6.536    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[189]
  -------------------------------------------------------------------
                         required time                          6.536    
                         arrival time                          -5.349    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[209]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.077ns (2.897%)  route 2.581ns (97.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 6.399 - 4.000 ) 
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.917ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.831ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        2.018     2.691    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X103Y334       FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y334       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.768 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/Q
                         net (fo=125, routed)         2.581     5.349    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_13_alias
    SLICE_X116Y433       FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[209]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.878     6.399    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X116Y433       FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[209]/C
                         clock pessimism              0.238     6.637    
                         clock uncertainty           -0.035     6.602    
    SLICE_X116Y433       FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066     6.536    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[209]
  -------------------------------------------------------------------
                         required time                          6.536    
                         arrival time                          -5.349    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[179]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.077ns (2.936%)  route 2.546ns (97.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.392ns = ( 6.392 - 4.000 ) 
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.917ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.831ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        2.018     2.691    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X103Y334       FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y334       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.768 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/Q
                         net (fo=125, routed)         2.546     5.314    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_13_alias
    SLICE_X117Y432       FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[179]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.871     6.392    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X117Y432       FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[179]/C
                         clock pessimism              0.238     6.630    
                         clock uncertainty           -0.035     6.595    
    SLICE_X117Y432       FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066     6.529    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[179]
  -------------------------------------------------------------------
                         required time                          6.529    
                         arrival time                          -5.314    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[180]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.077ns (2.936%)  route 2.546ns (97.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.392ns = ( 6.392 - 4.000 ) 
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.917ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.831ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        2.018     2.691    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X103Y334       FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y334       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.768 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/Q
                         net (fo=125, routed)         2.546     5.314    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_13_alias
    SLICE_X117Y432       FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[180]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.871     6.392    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X117Y432       FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[180]/C
                         clock pessimism              0.238     6.630    
                         clock uncertainty           -0.035     6.595    
    SLICE_X117Y432       FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066     6.529    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[180]
  -------------------------------------------------------------------
                         required time                          6.529    
                         arrival time                          -5.314    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[179]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.077ns (2.936%)  route 2.546ns (97.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.392ns = ( 6.392 - 4.000 ) 
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.917ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.831ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        2.018     2.691    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X103Y334       FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y334       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.768 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/Q
                         net (fo=125, routed)         2.546     5.314    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_13_alias
    SLICE_X117Y432       FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[179]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.871     6.392    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X117Y432       FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[179]/C
                         clock pessimism              0.238     6.630    
                         clock uncertainty           -0.035     6.595    
    SLICE_X117Y432       FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     6.529    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[179]
  -------------------------------------------------------------------
                         required time                          6.529    
                         arrival time                          -5.314    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[180]/CLR
                            (recovery check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (RFDAC3_CLK rise@4.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.077ns (2.936%)  route 2.546ns (97.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.392ns = ( 6.392 - 4.000 ) 
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.917ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.831ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     0.336 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     0.543    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.673 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        2.018     2.691    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X103Y334       FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y334       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.768 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_13/Q
                         net (fo=125, routed)         2.546     5.314    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_13_alias
    SLICE_X117Y432       FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[180]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      4.000     4.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     4.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.281     4.281 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.126     4.407    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.521 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.871     6.392    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X117Y432       FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[180]/C
                         clock pessimism              0.238     6.630    
                         clock uncertainty           -0.035     6.595    
    SLICE_X117Y432       FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066     6.529    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[180]
  -------------------------------------------------------------------
                         required time                          6.529    
                         arrival time                          -5.314    
  -------------------------------------------------------------------
                         slack                                  1.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[237]/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.038ns (7.037%)  route 0.502ns (92.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.107ns (routing 0.496ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.559ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.107     1.456    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X103Y334       FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y334       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.494 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/Q
                         net (fo=216, routed)         0.502     1.996    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_10_alias
    SLICE_X103Y433       FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[237]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.273     1.721    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X103Y433       FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[237]/C
                         clock pessimism             -0.162     1.559    
    SLICE_X103Y433       FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.539    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[237]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[237]/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.038ns (7.037%)  route 0.502ns (92.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.107ns (routing 0.496ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.559ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.107     1.456    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X103Y334       FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y334       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.494 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_10/Q
                         net (fo=216, routed)         0.502     1.996    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/peripheral_aresetn[0]_repN_10_alias
    SLICE_X103Y433       FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[237]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.273     1.721    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/rf_clock
    SLICE_X103Y433       FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[237]/C
                         clock pessimism             -0.162     1.559    
    SLICE_X103Y433       FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.539    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/data_out_reg[237]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[16]/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.039ns (7.091%)  route 0.511ns (92.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.714ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.106ns (routing 0.496ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.559ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.106     1.455    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X103Y334       FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y334       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.494 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=199, routed)         0.511     2.005    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_8_alias
    SLICE_X102Y423       FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.266     1.714    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X102Y423       FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[16]/C
                         clock pessimism             -0.162     1.552    
    SLICE_X102Y423       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.532    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[17]/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.039ns (7.091%)  route 0.511ns (92.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.714ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.106ns (routing 0.496ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.559ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.106     1.455    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X103Y334       FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y334       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.494 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=199, routed)         0.511     2.005    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_8_alias
    SLICE_X102Y423       FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.266     1.714    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X102Y423       FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[17]/C
                         clock pessimism             -0.162     1.552    
    SLICE_X102Y423       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.532    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[18]/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.039ns (7.091%)  route 0.511ns (92.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.714ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.106ns (routing 0.496ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.559ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.106     1.455    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X103Y334       FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y334       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.494 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=199, routed)         0.511     2.005    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_8_alias
    SLICE_X102Y423       FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.266     1.714    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X102Y423       FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[18]/C
                         clock pessimism             -0.162     1.552    
    SLICE_X102Y423       FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.532    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[19]/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.039ns (7.091%)  route 0.511ns (92.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.714ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.106ns (routing 0.496ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.559ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.106     1.455    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X103Y334       FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y334       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.494 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=199, routed)         0.511     2.005    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_8_alias
    SLICE_X102Y423       FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.266     1.714    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X102Y423       FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[19]/C
                         clock pessimism             -0.162     1.552    
    SLICE_X102Y423       FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.532    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[20]/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.039ns (7.091%)  route 0.511ns (92.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.714ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.106ns (routing 0.496ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.559ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.106     1.455    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X103Y334       FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y334       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.494 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=199, routed)         0.511     2.005    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_8_alias
    SLICE_X102Y423       FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.266     1.714    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X102Y423       FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[20]/C
                         clock pessimism             -0.162     1.552    
    SLICE_X102Y423       FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.532    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[21]/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.039ns (7.091%)  route 0.511ns (92.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.714ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.106ns (routing 0.496ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.559ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.106     1.455    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X103Y334       FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y334       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.494 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=199, routed)         0.511     2.005    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_8_alias
    SLICE_X102Y423       FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.266     1.714    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X102Y423       FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[21]/C
                         clock pessimism             -0.162     1.552    
    SLICE_X102Y423       FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.532    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[22]/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.039ns (7.091%)  route 0.511ns (92.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.714ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.106ns (routing 0.496ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.559ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.106     1.455    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X103Y334       FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y334       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.494 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=199, routed)         0.511     2.005    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/peripheral_aresetn[0]_repN_8_alias
    SLICE_X102Y423       FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[22]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.266     1.714    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/rf_clock
    SLICE_X102Y423       FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[22]/C
                         clock pessimism             -0.162     1.552    
    SLICE_X102Y423       FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.532    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_locking/data_out_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
                            (rising edge-triggered cell FDRE clocked by RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock RFDAC3_CLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RFDAC3_CLK rise@0.000ns - RFDAC3_CLK rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.039ns (6.818%)  route 0.533ns (93.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.106ns (routing 0.496ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.559ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.106     1.455    top_level_i/proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X103Y334       FDRE                                         r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y334       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.494 r  top_level_i/proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_8/Q
                         net (fo=199, routed)         0.533     2.027    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/peripheral_aresetn[0]_repN_8_alias
    SLICE_X99Y431        FDCE                                         f  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y3           HSDAC                        0.000     0.000 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y3           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.224     0.224 r  top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/CLK_DAC
                         net (fo=2, routed)           0.142     0.366    top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac3_0
    BUFG_GT_X1Y169       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.448 r  top_level_i/usp_rf_data_converter_0/inst/i_top_level_usp_rf_data_converter_0_0_bufg_gt_ctrl/dac3_bufg_gt/O
    X4Y6 (CLOCK_ROOT)    net (fo=5495, routed)        1.274     1.722    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/rf_clock
    SLICE_X99Y431        FDCE                                         r  top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.162     1.560    
    SLICE_X99Y431        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.540    top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.487    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_top_level_clk_wiz_1_0
  To Clock:  clk_out1_top_level_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        7.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.282ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.105ns (4.081%)  route 2.468ns (95.919%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.650ns = ( 13.649 - 9.999 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.533ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.483ns, distribution 1.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.909     3.165    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y166        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y166        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.242 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.912     4.154    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.182 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1151, routed)        1.556     5.738    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X103Y436       FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.843    13.649    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X103Y436       FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[14]/C
                         clock pessimism             -0.502    13.148    
                         clock uncertainty           -0.062    13.086    
    SLICE_X103Y436       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    13.020    top_level_i/channel_select_0/inst/sr/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         13.020    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  7.282    

Slack (MET) :             7.282ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.105ns (4.081%)  route 2.468ns (95.919%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.650ns = ( 13.649 - 9.999 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.533ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.483ns, distribution 1.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.909     3.165    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y166        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y166        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.242 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.912     4.154    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.182 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1151, routed)        1.556     5.738    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X103Y436       FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.843    13.649    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X103Y436       FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[15]/C
                         clock pessimism             -0.502    13.148    
                         clock uncertainty           -0.062    13.086    
    SLICE_X103Y436       FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    13.020    top_level_i/channel_select_0/inst/sr/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         13.020    
                         arrival time                          -5.738    
  -------------------------------------------------------------------
                         slack                                  7.282    

Slack (MET) :             7.295ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.105ns (4.106%)  route 2.452ns (95.894%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.647ns = ( 13.646 - 9.999 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.533ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.483ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.909     3.165    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y166        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y166        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.242 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.912     4.154    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.182 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1151, routed)        1.540     5.722    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X102Y436       FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.840    13.646    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X102Y436       FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[12]/C
                         clock pessimism             -0.502    13.145    
                         clock uncertainty           -0.062    13.083    
    SLICE_X102Y436       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    13.017    top_level_i/channel_select_0/inst/sr/data_out_reg[12]
  -------------------------------------------------------------------
                         required time                         13.017    
                         arrival time                          -5.722    
  -------------------------------------------------------------------
                         slack                                  7.295    

Slack (MET) :             7.295ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.105ns (4.106%)  route 2.452ns (95.894%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.647ns = ( 13.646 - 9.999 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.533ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.483ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.909     3.165    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y166        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y166        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.242 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.912     4.154    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.182 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1151, routed)        1.540     5.722    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X102Y436       FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.840    13.646    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X102Y436       FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[13]/C
                         clock pessimism             -0.502    13.145    
                         clock uncertainty           -0.062    13.083    
    SLICE_X102Y436       FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    13.017    top_level_i/channel_select_0/inst/sr/data_out_reg[13]
  -------------------------------------------------------------------
                         required time                         13.017    
                         arrival time                          -5.722    
  -------------------------------------------------------------------
                         slack                                  7.295    

Slack (MET) :             7.299ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.105ns (4.095%)  route 2.459ns (95.905%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 13.657 - 9.999 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.533ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.483ns, distribution 1.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.909     3.165    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y166        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y166        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.242 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.912     4.154    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.182 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1151, routed)        1.547     5.729    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X102Y421       FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.851    13.657    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X102Y421       FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[11]/C
                         clock pessimism             -0.502    13.156    
                         clock uncertainty           -0.062    13.094    
    SLICE_X102Y421       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    13.028    top_level_i/channel_select_0/inst/sr/data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         13.028    
                         arrival time                          -5.729    
  -------------------------------------------------------------------
                         slack                                  7.299    

Slack (MET) :             7.394ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.105ns (4.293%)  route 2.341ns (95.707%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.635ns = ( 13.634 - 9.999 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.533ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.828ns (routing 0.483ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.909     3.165    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y166        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y166        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.242 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.912     4.154    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.182 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1151, routed)        1.429     5.611    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X103Y377       FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.828    13.634    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X103Y377       FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[8]/C
                         clock pessimism             -0.502    13.133    
                         clock uncertainty           -0.062    13.071    
    SLICE_X103Y377       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    13.005    top_level_i/channel_select_0/inst/sr/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         13.005    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                  7.394    

Slack (MET) :             7.409ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.105ns (4.339%)  route 2.315ns (95.661%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.624ns = ( 13.623 - 9.999 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.533ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.483ns, distribution 1.334ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.909     3.165    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y166        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y166        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.242 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.912     4.154    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.182 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1151, routed)        1.403     5.585    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X101Y399       FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.817    13.623    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X101Y399       FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[10]/C
                         clock pessimism             -0.502    13.122    
                         clock uncertainty           -0.062    13.060    
    SLICE_X101Y399       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    12.994    top_level_i/channel_select_0/inst/sr/data_out_reg[10]
  -------------------------------------------------------------------
                         required time                         12.994    
                         arrival time                          -5.585    
  -------------------------------------------------------------------
                         slack                                  7.409    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 0.105ns (4.351%)  route 2.308ns (95.649%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.618ns = ( 13.617 - 9.999 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.533ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.483ns, distribution 1.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.909     3.165    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y166        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y166        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.242 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.912     4.154    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.182 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1151, routed)        1.396     5.578    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X101Y388       FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.811    13.617    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X101Y388       FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[9]/C
                         clock pessimism             -0.502    13.116    
                         clock uncertainty           -0.062    13.054    
    SLICE_X101Y388       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    12.988    top_level_i/channel_select_0/inst/sr/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         12.988    
                         arrival time                          -5.578    
  -------------------------------------------------------------------
                         slack                                  7.410    

Slack (MET) :             7.510ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.105ns (4.540%)  route 2.208ns (95.460%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.618ns = ( 13.617 - 9.999 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.533ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.483ns, distribution 1.328ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.909     3.165    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y166        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y166        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.242 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.912     4.154    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.182 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1151, routed)        1.296     5.478    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X103Y342       FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.811    13.617    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X103Y342       FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[6]/C
                         clock pessimism             -0.502    13.116    
                         clock uncertainty           -0.062    13.054    
    SLICE_X103Y342       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    12.988    top_level_i/channel_select_0/inst/sr/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         12.988    
                         arrival time                          -5.478    
  -------------------------------------------------------------------
                         slack                                  7.510    

Slack (MET) :             7.511ns  (required time - arrival time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_top_level_clk_wiz_1_0 rise@9.999ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 0.105ns (4.524%)  route 2.216ns (95.476%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.627ns = ( 13.626 - 9.999 ) 
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.533ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.483ns, distribution 1.337ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.677     0.677 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.727    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.727 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.111    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.984 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.228    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.256 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.909     3.165    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y166        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y166        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.242 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.912     4.154    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.182 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1151, routed)        1.304     5.486    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X103Y305       FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      9.999     9.999 r  
    AP22                                              0.000     9.999 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     9.999    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.566    10.565 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.605    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.605 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.938    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.568 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.782    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.820    13.626    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X103Y305       FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[3]/C
                         clock pessimism             -0.502    13.125    
                         clock uncertainty           -0.062    13.063    
    SLICE_X103Y305       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    12.997    top_level_i/channel_select_0/inst/sr/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.997    
                         arrival time                          -5.486    
  -------------------------------------------------------------------
                         slack                                  7.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.055ns (4.591%)  route 1.143ns (95.409%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Net Delay (Source):      1.055ns (routing 0.294ns, distribution 0.761ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.330ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.055     2.025    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y166        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y166        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.063 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.483     2.546    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.563 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1151, routed)        0.660     3.223    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X104Y288       FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.251     1.860    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X104Y288       FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[2]/C
                         clock pessimism              0.326     2.185    
    SLICE_X104Y288       FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     2.165    top_level_i/channel_select_0/inst/sr/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.060ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.055ns (4.630%)  route 1.133ns (95.370%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Net Delay (Source):      1.055ns (routing 0.294ns, distribution 0.761ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.330ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.055     2.025    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y166        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y166        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.063 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.483     2.546    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.563 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1151, routed)        0.650     3.213    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X104Y271       FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.239     1.848    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X104Y271       FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[0]/C
                         clock pessimism              0.326     2.173    
    SLICE_X104Y271       FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.153    top_level_i/channel_select_0/inst/sr/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.055ns (4.630%)  route 1.133ns (95.370%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Net Delay (Source):      1.055ns (routing 0.294ns, distribution 0.761ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.330ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.055     2.025    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y166        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y166        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.063 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.483     2.546    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.563 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1151, routed)        0.650     3.213    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X104Y271       FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.239     1.848    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X104Y271       FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[1]/C
                         clock pessimism              0.326     2.173    
    SLICE_X104Y271       FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     2.153    top_level_i/channel_select_0/inst/sr/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.090ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/state_reg/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.055ns (4.362%)  route 1.206ns (95.638%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Net Delay (Source):      1.055ns (routing 0.294ns, distribution 0.761ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.330ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.055     2.025    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y166        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y166        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.063 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.483     2.546    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.563 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1151, routed)        0.723     3.286    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X105Y312       FDCE                                         f  top_level_i/channel_select_0/inst/sr/state_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.282     1.891    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X105Y312       FDCE                                         r  top_level_i/channel_select_0/inst/sr/state_reg/C
                         clock pessimism              0.326     2.216    
    SLICE_X105Y312       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.196    top_level_i/channel_select_0/inst/sr/state_reg
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           3.286    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.055ns (4.379%)  route 1.201ns (95.621%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Net Delay (Source):      1.055ns (routing 0.294ns, distribution 0.761ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.330ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.055     2.025    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y166        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y166        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.063 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.483     2.546    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.563 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1151, routed)        0.718     3.281    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X101Y356       FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.276     1.885    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X101Y356       FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[7]/C
                         clock pessimism              0.326     2.210    
    SLICE_X101Y356       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.190    top_level_i/channel_select_0/inst/sr/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           3.281    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/channel_select_0/inst/sr/data_out_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.055ns (4.379%)  route 1.201ns (95.621%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Net Delay (Source):      1.055ns (routing 0.294ns, distribution 0.761ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.330ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.055     2.025    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y166        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y166        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.063 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.483     2.546    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.563 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1151, routed)        0.718     3.281    top_level_i/channel_select_0/inst/sr/mb_reset
    SLICE_X102Y312       FDCE                                         f  top_level_i/channel_select_0/inst/sr/data_out_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.264     1.873    top_level_i/channel_select_0/inst/sr/mb_clk
    SLICE_X102Y312       FDCE                                         r  top_level_i/channel_select_0/inst/sr/data_out_reg[4]/C
                         clock pessimism              0.326     2.198    
    SLICE_X102Y312       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.178    top_level_i/channel_select_0/inst/sr/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           3.281    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.104ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/trigger_buffer_0/inst/trigger_out_reg/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.055ns (4.382%)  route 1.200ns (95.618%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Net Delay (Source):      1.055ns (routing 0.294ns, distribution 0.761ns)
  Clock Net Delay (Destination): 1.262ns (routing 0.330ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.055     2.025    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y166        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y166        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.063 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.483     2.546    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.563 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1151, routed)        0.717     3.280    top_level_i/trigger_buffer_0/inst/reset
    SLICE_X100Y355       FDCE                                         f  top_level_i/trigger_buffer_0/inst/trigger_out_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.262     1.871    top_level_i/trigger_buffer_0/inst/clk
    SLICE_X100Y355       FDCE                                         r  top_level_i/trigger_buffer_0/inst/trigger_out_reg/C
                         clock pessimism              0.326     2.196    
    SLICE_X100Y355       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.176    top_level_i/trigger_buffer_0/inst/trigger_out_reg
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           3.280    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/trigger_buffer_0/inst/FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.055ns (4.389%)  route 1.198ns (95.611%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Net Delay (Source):      1.055ns (routing 0.294ns, distribution 0.761ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.330ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.055     2.025    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y166        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y166        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.063 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.483     2.546    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.563 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1151, routed)        0.715     3.278    top_level_i/trigger_buffer_0/inst/reset
    SLICE_X98Y354        FDPE                                         f  top_level_i/trigger_buffer_0/inst/FSM_onehot_state_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.256     1.865    top_level_i/trigger_buffer_0/inst/clk
    SLICE_X98Y354        FDPE                                         r  top_level_i/trigger_buffer_0/inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.326     2.190    
    SLICE_X98Y354        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     2.170    top_level_i/trigger_buffer_0/inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           3.278    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/trigger_buffer_0/inst/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.055ns (4.389%)  route 1.198ns (95.611%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Net Delay (Source):      1.055ns (routing 0.294ns, distribution 0.761ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.330ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.055     2.025    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y166        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y166        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.063 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.483     2.546    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.563 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1151, routed)        0.715     3.278    top_level_i/trigger_buffer_0/inst/reset
    SLICE_X98Y354        FDCE                                         f  top_level_i/trigger_buffer_0/inst/FSM_onehot_state_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.256     1.865    top_level_i/trigger_buffer_0/inst/clk
    SLICE_X98Y354        FDCE                                         r  top_level_i/trigger_buffer_0/inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.326     2.190    
    SLICE_X98Y354        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     2.170    top_level_i/trigger_buffer_0/inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           3.278    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.108ns  (arrival time - required time)
  Source:                 top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            top_level_i/trigger_buffer_0/inst/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_top_level_clk_wiz_1_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_top_level_clk_wiz_1_0 rise@0.000ns - clk_out1_top_level_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.055ns (4.382%)  route 1.200ns (95.618%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    -0.326ns
  Clock Net Delay (Source):      1.055ns (routing 0.294ns, distribution 0.761ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.330ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.342     0.342 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.382    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.382 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.578    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.808 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.953    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.970 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.055     2.025    top_level_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X89Y166        FDRE                                         r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y166        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.063 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.483     2.546    top_level_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.563 r  top_level_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1151, routed)        0.717     3.280    top_level_i/trigger_buffer_0/inst/reset
    SLICE_X100Y356       FDCE                                         f  top_level_i/trigger_buffer_0/inst/count_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_top_level_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AP22                                              0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    top_level_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y60 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.448     0.448 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.498    top_level_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    AP22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 r  top_level_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.720    top_level_i/clk_wiz_1/inst/clk_in1_top_level_clk_wiz_1_0
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.425 r  top_level_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.590    top_level_i/clk_wiz_1/inst/clk_out1_top_level_clk_wiz_1_0
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.609 r  top_level_i/clk_wiz_1/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=20359, routed)       1.258     1.867    top_level_i/trigger_buffer_0/inst/clk
    SLICE_X100Y356       FDCE                                         r  top_level_i/trigger_buffer_0/inst/count_reg[0]/C
                         clock pessimism              0.326     2.192    
    SLICE_X100Y356       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     2.172    top_level_i/trigger_buffer_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           3.280    
  -------------------------------------------------------------------
                         slack                                  1.108    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       31.877ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       33.443ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.877ns  (required time - arrival time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.880ns  (logic 0.127ns (14.432%)  route 0.753ns (85.568%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 67.953 - 66.666 ) 
    Source Clock Delay      (SCD):    6.412ns = ( 39.745 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.850ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.312ns (routing 0.069ns, distribution 1.243ns)
  Clock Net Delay (Destination): 0.822ns (routing 0.055ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.312    39.745    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X97Y200        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y200        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    39.822 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.593    40.415    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X98Y198        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050    40.465 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.160    40.625    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset6_out
    SLICE_X98Y198        FDCE                                         f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.822    67.953    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X98Y198        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              4.850    72.803    
                         clock uncertainty           -0.235    72.568    
    SLICE_X98Y198        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    72.502    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         72.502    
                         arrival time                         -40.625    
  -------------------------------------------------------------------
                         slack                                 31.877    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.443ns  (arrival time - required time)
  Source:                 top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -33.333ns  (top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.581ns  (logic 0.093ns (16.007%)  route 0.488ns (83.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.405ns
    Source Clock Delay      (SCD):    1.287ns = ( 34.620 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.850ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.822ns (routing 0.055ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.305ns (routing 0.069ns, distribution 1.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.822    34.620    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X97Y200        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y200        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.058    34.678 r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=19, routed)          0.403    35.081    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X98Y198        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035    35.116 f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.085    35.201    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset6_out
    SLICE_X98Y198        FDCE                                         f  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  top_level_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.305     6.405    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X98Y198        FDCE                                         r  top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -4.850     1.555    
                         clock uncertainty            0.235     1.790    
    SLICE_X98Y198        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.032     1.758    top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                          35.201    
  -------------------------------------------------------------------
                         slack                                 33.443    





