<profile>

<section name = "Vitis HLS Report for 'D_drain_IO_L1_out_wrapper_0_2_x0'" level="0">
<item name = "Date">Sun Sep 18 14:03:30 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">17161, 17161, 57.198 us, 57.198 us, 17161, 17161, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- D_drain_IO_L1_out_wrapper_0_2_x0_loop_1_D_drain_IO_L1_out_wrapper_0_2_x0_loop_2">17160, 17160, 715, -, -, 24, no</column>
<column name=" + D_drain_IO_L1_out_wrapper_0_2_x0_loop_3_D_drain_IO_L1_out_wrapper_0_2_x0_loop_4">641, 641, 7, 5, 1, 128, yes</column>
<column name=" + D_drain_IO_L1_out_wrapper_0_2_x0_loop_6">70, 70, 35, -, -, 2, no</column>
<column name="  ++ D_drain_IO_L1_out_wrapper_0_2_x0_loop_7">32, 32, 3, 2, 2, 16, yes</column>
<column name="  ++ D_drain_IO_L1_out_wrapper_0_2_x0_loop_9">32, 32, 3, 2, 2, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 191, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">4, -, 32, 33, -</column>
<column name="Multiplexer">-, -, -, 364, -</column>
<column name="Register">-, -, 365, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="data_split_V_U">D_drain_IO_L1_out_boundary_wrapper_0_x0_data_split_V, 0, 32, 33, 0, 4, 32, 1, 128</column>
<column name="local_D_V_U">D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V, 4, 0, 0, 0, 32, 128, 1, 4096</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln691_1005_fu_423_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_1006_fu_469_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_1007_fu_451_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_1008_fu_463_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln691_fu_330_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln890_54_fu_306_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln890_fu_318_p2">+, 0, 0, 15, 8, 1</column>
<column name="ap_block_pp0_stage3_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state17_pp2_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage3_iter0">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln870_fu_445_p2">icmp, 0, 0, 8, 3, 2</column>
<column name="icmp_ln890_910_fu_324_p2">icmp, 0, 0, 11, 8, 9</column>
<column name="icmp_ln890_911_fu_336_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_912_fu_439_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln890_913_fu_475_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_914_fu_457_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_fu_312_p2">icmp, 0, 0, 9, 5, 5</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state13_pp1_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="or_ln9234_fu_494_p2">or, 0, 0, 6, 6, 1</column>
<column name="select_ln890_22_fu_350_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln890_fu_342_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 15, 1, 15</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_c5_V_44_phi_fu_288_p4">9, 2, 5, 10</column>
<column name="ap_phi_mux_c5_V_phi_fu_299_p4">9, 2, 5, 10</column>
<column name="ap_phi_mux_c7_V_phi_fu_254_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_c8_V_phi_fu_265_p4">9, 2, 5, 10</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_243_p4">9, 2, 8, 16</column>
<column name="c4_V_reg_272">9, 2, 3, 6</column>
<column name="c5_V_44_reg_284">9, 2, 5, 10</column>
<column name="c5_V_reg_295">9, 2, 5, 10</column>
<column name="c7_V_reg_250">9, 2, 4, 8</column>
<column name="c8_V_reg_261">9, 2, 5, 10</column>
<column name="data_split_V_address0">26, 5, 2, 10</column>
<column name="data_split_V_address1">20, 4, 2, 8</column>
<column name="data_split_V_d0">20, 4, 32, 128</column>
<column name="data_split_V_d1">14, 3, 32, 96</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_0_2_x0175_blk_n">9, 2, 1, 2</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_0_2_x0175_din">20, 4, 128, 512</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_0_3_x0176_blk_n">9, 2, 1, 2</column>
<column name="fifo_D_drain_PE_2_0_x0143_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten8_reg_228">9, 2, 5, 10</column>
<column name="indvar_flatten_reg_239">9, 2, 8, 16</column>
<column name="local_D_V_address0">14, 3, 5, 15</column>
<column name="local_D_V_address1">14, 3, 5, 15</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln691_1005_reg_580">5, 0, 5, 0</column>
<column name="add_ln691_1006_reg_617">5, 0, 5, 0</column>
<column name="add_ln691_1007_reg_603">5, 0, 5, 0</column>
<column name="add_ln890_54_reg_531">5, 0, 5, 0</column>
<column name="add_ln890_reg_540">8, 0, 8, 0</column>
<column name="ap_CS_fsm">14, 0, 14, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="c4_V_reg_272">3, 0, 3, 0</column>
<column name="c5_V_44_reg_284">5, 0, 5, 0</column>
<column name="c5_V_reg_295">5, 0, 5, 0</column>
<column name="c7_V_reg_250">4, 0, 4, 0</column>
<column name="c8_V_reg_261">5, 0, 5, 0</column>
<column name="icmp_ln890_910_reg_545">1, 0, 1, 0</column>
<column name="icmp_ln890_910_reg_545_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln890_913_reg_622">1, 0, 1, 0</column>
<column name="icmp_ln890_914_reg_608">1, 0, 1, 0</column>
<column name="indvar_flatten8_reg_228">5, 0, 5, 0</column>
<column name="indvar_flatten_reg_239">8, 0, 8, 0</column>
<column name="local_D_V_addr_reg_564">5, 0, 5, 0</column>
<column name="local_D_V_addr_reg_564_pp0_iter1_reg">5, 0, 5, 0</column>
<column name="local_D_V_load_1_reg_636">128, 0, 128, 0</column>
<column name="p_Result_2_reg_570">32, 0, 32, 0</column>
<column name="p_Result_3_reg_575">32, 0, 32, 0</column>
<column name="select_ln890_22_reg_554">4, 0, 4, 0</column>
<column name="select_ln890_reg_549">5, 0, 5, 0</column>
<column name="trunc_ln890_reg_559">2, 0, 2, 0</column>
<column name="v2_V_1783_reg_590">32, 0, 32, 0</column>
<column name="v2_V_reg_585">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, D_drain_IO_L1_out_wrapper_0_2_x0, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, D_drain_IO_L1_out_wrapper_0_2_x0, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, D_drain_IO_L1_out_wrapper_0_2_x0, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, D_drain_IO_L1_out_wrapper_0_2_x0, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, D_drain_IO_L1_out_wrapper_0_2_x0, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, D_drain_IO_L1_out_wrapper_0_2_x0, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, D_drain_IO_L1_out_wrapper_0_2_x0, return value</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_0_3_x0176_dout">in, 128, ap_fifo, fifo_D_drain_D_drain_IO_L1_out_0_3_x0176, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_0_3_x0176_empty_n">in, 1, ap_fifo, fifo_D_drain_D_drain_IO_L1_out_0_3_x0176, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_0_3_x0176_read">out, 1, ap_fifo, fifo_D_drain_D_drain_IO_L1_out_0_3_x0176, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_0_2_x0175_din">out, 128, ap_fifo, fifo_D_drain_D_drain_IO_L1_out_0_2_x0175, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_0_2_x0175_full_n">in, 1, ap_fifo, fifo_D_drain_D_drain_IO_L1_out_0_2_x0175, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_0_2_x0175_write">out, 1, ap_fifo, fifo_D_drain_D_drain_IO_L1_out_0_2_x0175, pointer</column>
<column name="fifo_D_drain_PE_2_0_x0143_dout">in, 32, ap_fifo, fifo_D_drain_PE_2_0_x0143, pointer</column>
<column name="fifo_D_drain_PE_2_0_x0143_empty_n">in, 1, ap_fifo, fifo_D_drain_PE_2_0_x0143, pointer</column>
<column name="fifo_D_drain_PE_2_0_x0143_read">out, 1, ap_fifo, fifo_D_drain_PE_2_0_x0143, pointer</column>
</table>
</item>
</section>
</profile>
