Analysis & Synthesis report for computer
Sat May 24 19:15:32 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |computer|memory_controller:mc|last_command_register
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: memory_controller:mc
 16. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 17. Port Connectivity Checks: "memory_controller:mc"
 18. SignalTap II Logic Analyzer Settings
 19. Elapsed Time Per Partition
 20. Connections to In-System Debugging Instance "auto_signaltap_0"
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May 24 19:15:32 2025           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; computer                                        ;
; Top-level Entity Name              ; computer                                        ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 3,092                                           ;
;     Total combinational functions  ; 1,467                                           ;
;     Dedicated logic registers      ; 2,429                                           ;
; Total registers                    ; 2429                                            ;
; Total pins                         ; 48                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 18,816                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; computer           ; computer           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Preserve fewer node names                                                  ; Off                ; On                 ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; computer.v                       ; yes             ; User Verilog HDL File        ; C:/Users/dev/Documents/vga_controller/computer.v                               ;         ;
; memory_controller.v              ; yes             ; User Verilog HDL File        ; C:/Users/dev/Documents/vga_controller/memory_controller.v                      ;         ;
; video_controller.v               ; yes             ; User Verilog HDL File        ; C:/Users/dev/Documents/vga_controller/video_controller.v                       ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_p124.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/dev/Documents/vga_controller/db/altsyncram_p124.tdf                   ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_ssc.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/dev/Documents/vga_controller/db/mux_ssc.tdf                           ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_dvf.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/dev/Documents/vga_controller/db/decode_dvf.tdf                        ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_fii.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/dev/Documents/vga_controller/db/cntr_fii.tdf                          ;         ;
; db/cmpr_ugc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/dev/Documents/vga_controller/db/cmpr_ugc.tdf                          ;         ;
; db/cntr_i6j.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/dev/Documents/vga_controller/db/cntr_i6j.tdf                          ;         ;
; db/cntr_egi.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/dev/Documents/vga_controller/db/cntr_egi.tdf                          ;         ;
; db/cmpr_qgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/dev/Documents/vga_controller/db/cmpr_qgc.tdf                          ;         ;
; db/cntr_23j.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/dev/Documents/vga_controller/db/cntr_23j.tdf                          ;         ;
; db/cmpr_ngc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/dev/Documents/vga_controller/db/cmpr_ngc.tdf                          ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 3,092        ;
;                                             ;              ;
; Total combinational functions               ; 1467         ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 819          ;
;     -- 3 input functions                    ; 323          ;
;     -- <=2 input functions                  ; 325          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 1239         ;
;     -- arithmetic mode                      ; 228          ;
;                                             ;              ;
; Total registers                             ; 2429         ;
;     -- Dedicated logic registers            ; 2429         ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 48           ;
; Total memory bits                           ; 18816        ;
; Embedded Multiplier 9-bit elements          ; 0            ;
; Maximum fan-out node                        ; clk50M~input ;
; Maximum fan-out                             ; 1623         ;
; Total fan-out                               ; 14377        ;
; Average fan-out                             ; 3.45         ;
+---------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |computer                                                                                               ; 1467 (295)        ; 2429 (222)   ; 18816       ; 0            ; 0       ; 0         ; 48   ; 0            ; |computer                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |memory_controller:mc|                                                                               ; 308 (308)         ; 117 (117)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|memory_controller:mc                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 118 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 117 (79)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 693 (1)           ; 1978 (294)   ; 18816       ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 692 (0)           ; 1684 (0)     ; 18816       ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 692 (19)          ; 1684 (614)   ; 18816       ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                              ; work         ;
;                |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ; work         ;
;                   |mux_ssc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 18816       ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work         ;
;                |altsyncram_p124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 18816       ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p124:auto_generated                                                                                                                                            ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 346 (1)           ; 751 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 294 (0)           ; 735 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 441 (441)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 294 (0)           ; 294 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 51 (51)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 215 (12)          ; 197 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work         ;
;                   |cntr_fii:auto_generated|                                                             ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fii:auto_generated                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_i6j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work         ;
;                   |cntr_egi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 147 (147)         ; 147 (147)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work         ;
;    |video_controller:vc|                                                                                ; 53 (53)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |computer|video_controller:vc                                                                                                                                                                                                                                                                                                                   ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 147          ; 128          ; 147          ; 18816 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |computer|memory_controller:mc|last_command_register                                                                                                                                                                                     ;
+--------------------------------------------+--------------------------------------------+------------------------------------+-------------------------------------+-------------------------------------------+-----------------------------------------+
; Name                                       ; last_command_register.command_no_operation ; last_command_register.command_read ; last_command_register.command_write ; last_command_register.command_bank_active ; last_command_register.command_precharge ;
+--------------------------------------------+--------------------------------------------+------------------------------------+-------------------------------------+-------------------------------------------+-----------------------------------------+
; last_command_register.command_precharge    ; 0                                          ; 0                                  ; 0                                   ; 0                                         ; 0                                       ;
; last_command_register.command_bank_active  ; 0                                          ; 0                                  ; 0                                   ; 1                                         ; 1                                       ;
; last_command_register.command_write        ; 0                                          ; 0                                  ; 1                                   ; 0                                         ; 1                                       ;
; last_command_register.command_read         ; 0                                          ; 1                                  ; 0                                   ; 0                                         ; 1                                       ;
; last_command_register.command_no_operation ; 1                                          ; 0                                  ; 0                                   ; 0                                         ; 1                                       ;
+--------------------------------------------+--------------------------------------------+------------------------------------+-------------------------------------+-------------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                       ;
+-------------------------------------------------------+--------------------------------------------------+
; Register name                                         ; Reason for Removal                               ;
+-------------------------------------------------------+--------------------------------------------------+
; bus_data_write_buffer[3,7,11,15]                      ; Stuck at GND due to stuck port data_in           ;
; data4pixel[106][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[10][0]                                     ; Merged with data4pixel[102][0]                   ;
; data4pixel[110][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[114][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[118][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[122][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[126][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[130][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[134][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[138][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[142][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[146][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[14][0]                                     ; Merged with data4pixel[102][0]                   ;
; data4pixel[150][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[154][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[158][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[162][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[166][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[170][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[174][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[178][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[182][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[186][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[18][0]                                     ; Merged with data4pixel[102][0]                   ;
; data4pixel[190][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[194][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[198][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[202][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[206][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[210][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[214][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[218][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[222][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[226][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[22][0]                                     ; Merged with data4pixel[102][0]                   ;
; data4pixel[230][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[234][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[238][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[242][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[246][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[250][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[254][0]                                    ; Merged with data4pixel[102][0]                   ;
; data4pixel[26][0]                                     ; Merged with data4pixel[102][0]                   ;
; data4pixel[2][0]                                      ; Merged with data4pixel[102][0]                   ;
; data4pixel[30][0]                                     ; Merged with data4pixel[102][0]                   ;
; data4pixel[34][0]                                     ; Merged with data4pixel[102][0]                   ;
; data4pixel[38][0]                                     ; Merged with data4pixel[102][0]                   ;
; data4pixel[42][0]                                     ; Merged with data4pixel[102][0]                   ;
; data4pixel[46][0]                                     ; Merged with data4pixel[102][0]                   ;
; data4pixel[50][0]                                     ; Merged with data4pixel[102][0]                   ;
; data4pixel[54][0]                                     ; Merged with data4pixel[102][0]                   ;
; data4pixel[58][0]                                     ; Merged with data4pixel[102][0]                   ;
; data4pixel[62][0]                                     ; Merged with data4pixel[102][0]                   ;
; data4pixel[66][0]                                     ; Merged with data4pixel[102][0]                   ;
; data4pixel[6][0]                                      ; Merged with data4pixel[102][0]                   ;
; data4pixel[70][0]                                     ; Merged with data4pixel[102][0]                   ;
; data4pixel[74][0]                                     ; Merged with data4pixel[102][0]                   ;
; data4pixel[78][0]                                     ; Merged with data4pixel[102][0]                   ;
; data4pixel[82][0]                                     ; Merged with data4pixel[102][0]                   ;
; data4pixel[86][0]                                     ; Merged with data4pixel[102][0]                   ;
; data4pixel[90][0]                                     ; Merged with data4pixel[102][0]                   ;
; data4pixel[94][0]                                     ; Merged with data4pixel[102][0]                   ;
; data4pixel[98][0]                                     ; Merged with data4pixel[102][0]                   ;
; data4pixel[105][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[109][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[113][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[117][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[121][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[125][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[129][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[133][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[137][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[13][2]                                     ; Merged with data4pixel[101][2]                   ;
; data4pixel[141][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[145][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[149][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[153][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[157][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[161][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[165][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[169][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[173][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[177][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[17][2]                                     ; Merged with data4pixel[101][2]                   ;
; data4pixel[181][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[185][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[189][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[193][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[197][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[1][2]                                      ; Merged with data4pixel[101][2]                   ;
; data4pixel[201][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[205][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[209][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[213][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[217][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[21][2]                                     ; Merged with data4pixel[101][2]                   ;
; data4pixel[221][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[225][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[229][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[233][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[237][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[241][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[245][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[249][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[253][2]                                    ; Merged with data4pixel[101][2]                   ;
; data4pixel[25][2]                                     ; Merged with data4pixel[101][2]                   ;
; data4pixel[29][2]                                     ; Merged with data4pixel[101][2]                   ;
; data4pixel[33][2]                                     ; Merged with data4pixel[101][2]                   ;
; data4pixel[37][2]                                     ; Merged with data4pixel[101][2]                   ;
; data4pixel[41][2]                                     ; Merged with data4pixel[101][2]                   ;
; data4pixel[45][2]                                     ; Merged with data4pixel[101][2]                   ;
; data4pixel[49][2]                                     ; Merged with data4pixel[101][2]                   ;
; data4pixel[53][2]                                     ; Merged with data4pixel[101][2]                   ;
; data4pixel[57][2]                                     ; Merged with data4pixel[101][2]                   ;
; data4pixel[5][2]                                      ; Merged with data4pixel[101][2]                   ;
; data4pixel[61][2]                                     ; Merged with data4pixel[101][2]                   ;
; data4pixel[65][2]                                     ; Merged with data4pixel[101][2]                   ;
; data4pixel[69][2]                                     ; Merged with data4pixel[101][2]                   ;
; data4pixel[73][2]                                     ; Merged with data4pixel[101][2]                   ;
; data4pixel[77][2]                                     ; Merged with data4pixel[101][2]                   ;
; data4pixel[81][2]                                     ; Merged with data4pixel[101][2]                   ;
; data4pixel[85][2]                                     ; Merged with data4pixel[101][2]                   ;
; data4pixel[89][2]                                     ; Merged with data4pixel[101][2]                   ;
; data4pixel[93][2]                                     ; Merged with data4pixel[101][2]                   ;
; data4pixel[97][2]                                     ; Merged with data4pixel[101][2]                   ;
; data4pixel[9][2]                                      ; Merged with data4pixel[101][2]                   ;
; data4pixel[105][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[109][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[113][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[117][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[121][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[125][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[129][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[133][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[137][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[13][1]                                     ; Merged with data4pixel[101][1]                   ;
; data4pixel[141][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[145][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[149][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[153][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[157][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[161][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[165][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[169][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[173][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[177][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[17][1]                                     ; Merged with data4pixel[101][1]                   ;
; data4pixel[181][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[185][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[189][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[193][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[197][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[1][1]                                      ; Merged with data4pixel[101][1]                   ;
; data4pixel[201][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[205][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[209][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[213][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[217][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[21][1]                                     ; Merged with data4pixel[101][1]                   ;
; data4pixel[221][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[225][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[229][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[233][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[237][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[241][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[245][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[249][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[253][1]                                    ; Merged with data4pixel[101][1]                   ;
; data4pixel[25][1]                                     ; Merged with data4pixel[101][1]                   ;
; data4pixel[29][1]                                     ; Merged with data4pixel[101][1]                   ;
; data4pixel[33][1]                                     ; Merged with data4pixel[101][1]                   ;
; data4pixel[37][1]                                     ; Merged with data4pixel[101][1]                   ;
; data4pixel[41][1]                                     ; Merged with data4pixel[101][1]                   ;
; data4pixel[45][1]                                     ; Merged with data4pixel[101][1]                   ;
; data4pixel[49][1]                                     ; Merged with data4pixel[101][1]                   ;
; data4pixel[53][1]                                     ; Merged with data4pixel[101][1]                   ;
; data4pixel[57][1]                                     ; Merged with data4pixel[101][1]                   ;
; data4pixel[5][1]                                      ; Merged with data4pixel[101][1]                   ;
; data4pixel[61][1]                                     ; Merged with data4pixel[101][1]                   ;
; data4pixel[65][1]                                     ; Merged with data4pixel[101][1]                   ;
; data4pixel[69][1]                                     ; Merged with data4pixel[101][1]                   ;
; data4pixel[73][1]                                     ; Merged with data4pixel[101][1]                   ;
; data4pixel[77][1]                                     ; Merged with data4pixel[101][1]                   ;
; data4pixel[81][1]                                     ; Merged with data4pixel[101][1]                   ;
; data4pixel[85][1]                                     ; Merged with data4pixel[101][1]                   ;
; data4pixel[89][1]                                     ; Merged with data4pixel[101][1]                   ;
; data4pixel[93][1]                                     ; Merged with data4pixel[101][1]                   ;
; data4pixel[97][1]                                     ; Merged with data4pixel[101][1]                   ;
; data4pixel[9][1]                                      ; Merged with data4pixel[101][1]                   ;
; data4pixel[105][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[109][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[113][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[117][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[121][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[125][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[129][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[133][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[137][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[13][0]                                     ; Merged with data4pixel[101][0]                   ;
; data4pixel[141][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[145][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[149][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[153][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[157][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[161][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[165][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[169][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[173][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[177][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[17][0]                                     ; Merged with data4pixel[101][0]                   ;
; data4pixel[181][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[185][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[189][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[193][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[197][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[1][0]                                      ; Merged with data4pixel[101][0]                   ;
; data4pixel[201][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[205][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[209][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[213][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[217][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[21][0]                                     ; Merged with data4pixel[101][0]                   ;
; data4pixel[221][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[225][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[229][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[233][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[237][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[241][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[245][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[249][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[253][0]                                    ; Merged with data4pixel[101][0]                   ;
; data4pixel[25][0]                                     ; Merged with data4pixel[101][0]                   ;
; data4pixel[29][0]                                     ; Merged with data4pixel[101][0]                   ;
; data4pixel[33][0]                                     ; Merged with data4pixel[101][0]                   ;
; data4pixel[37][0]                                     ; Merged with data4pixel[101][0]                   ;
; data4pixel[41][0]                                     ; Merged with data4pixel[101][0]                   ;
; data4pixel[45][0]                                     ; Merged with data4pixel[101][0]                   ;
; data4pixel[49][0]                                     ; Merged with data4pixel[101][0]                   ;
; data4pixel[53][0]                                     ; Merged with data4pixel[101][0]                   ;
; data4pixel[57][0]                                     ; Merged with data4pixel[101][0]                   ;
; data4pixel[5][0]                                      ; Merged with data4pixel[101][0]                   ;
; data4pixel[61][0]                                     ; Merged with data4pixel[101][0]                   ;
; data4pixel[65][0]                                     ; Merged with data4pixel[101][0]                   ;
; data4pixel[69][0]                                     ; Merged with data4pixel[101][0]                   ;
; data4pixel[73][0]                                     ; Merged with data4pixel[101][0]                   ;
; data4pixel[77][0]                                     ; Merged with data4pixel[101][0]                   ;
; data4pixel[81][0]                                     ; Merged with data4pixel[101][0]                   ;
; data4pixel[85][0]                                     ; Merged with data4pixel[101][0]                   ;
; data4pixel[89][0]                                     ; Merged with data4pixel[101][0]                   ;
; data4pixel[93][0]                                     ; Merged with data4pixel[101][0]                   ;
; data4pixel[97][0]                                     ; Merged with data4pixel[101][0]                   ;
; data4pixel[9][0]                                      ; Merged with data4pixel[101][0]                   ;
; data4pixel[100][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[104][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[108][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[112][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[116][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[120][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[124][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[128][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[12][2]                                     ; Merged with data4pixel[0][2]                     ;
; data4pixel[132][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[136][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[140][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[144][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[148][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[152][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[156][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[160][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[164][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[168][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[16][2]                                     ; Merged with data4pixel[0][2]                     ;
; data4pixel[172][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[176][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[180][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[184][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[188][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[192][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[196][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[200][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[204][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[208][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[20][2]                                     ; Merged with data4pixel[0][2]                     ;
; data4pixel[212][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[216][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[220][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[224][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[228][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[232][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[236][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[240][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[244][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[248][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[24][2]                                     ; Merged with data4pixel[0][2]                     ;
; data4pixel[252][2]                                    ; Merged with data4pixel[0][2]                     ;
; data4pixel[28][2]                                     ; Merged with data4pixel[0][2]                     ;
; data4pixel[32][2]                                     ; Merged with data4pixel[0][2]                     ;
; data4pixel[36][2]                                     ; Merged with data4pixel[0][2]                     ;
; data4pixel[40][2]                                     ; Merged with data4pixel[0][2]                     ;
; data4pixel[44][2]                                     ; Merged with data4pixel[0][2]                     ;
; data4pixel[48][2]                                     ; Merged with data4pixel[0][2]                     ;
; data4pixel[4][2]                                      ; Merged with data4pixel[0][2]                     ;
; data4pixel[52][2]                                     ; Merged with data4pixel[0][2]                     ;
; data4pixel[56][2]                                     ; Merged with data4pixel[0][2]                     ;
; data4pixel[60][2]                                     ; Merged with data4pixel[0][2]                     ;
; data4pixel[64][2]                                     ; Merged with data4pixel[0][2]                     ;
; data4pixel[68][2]                                     ; Merged with data4pixel[0][2]                     ;
; data4pixel[72][2]                                     ; Merged with data4pixel[0][2]                     ;
; data4pixel[76][2]                                     ; Merged with data4pixel[0][2]                     ;
; data4pixel[80][2]                                     ; Merged with data4pixel[0][2]                     ;
; data4pixel[84][2]                                     ; Merged with data4pixel[0][2]                     ;
; data4pixel[88][2]                                     ; Merged with data4pixel[0][2]                     ;
; data4pixel[8][2]                                      ; Merged with data4pixel[0][2]                     ;
; data4pixel[92][2]                                     ; Merged with data4pixel[0][2]                     ;
; data4pixel[96][2]                                     ; Merged with data4pixel[0][2]                     ;
; data4pixel[100][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[104][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[108][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[112][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[116][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[120][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[124][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[128][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[12][1]                                     ; Merged with data4pixel[0][1]                     ;
; data4pixel[132][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[136][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[140][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[144][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[148][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[152][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[156][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[160][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[164][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[168][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[16][1]                                     ; Merged with data4pixel[0][1]                     ;
; data4pixel[172][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[176][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[180][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[184][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[188][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[192][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[196][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[200][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[204][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[208][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[20][1]                                     ; Merged with data4pixel[0][1]                     ;
; data4pixel[212][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[216][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[220][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[224][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[228][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[232][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[236][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[240][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[244][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[248][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[24][1]                                     ; Merged with data4pixel[0][1]                     ;
; data4pixel[252][1]                                    ; Merged with data4pixel[0][1]                     ;
; data4pixel[28][1]                                     ; Merged with data4pixel[0][1]                     ;
; data4pixel[32][1]                                     ; Merged with data4pixel[0][1]                     ;
; data4pixel[36][1]                                     ; Merged with data4pixel[0][1]                     ;
; data4pixel[40][1]                                     ; Merged with data4pixel[0][1]                     ;
; data4pixel[44][1]                                     ; Merged with data4pixel[0][1]                     ;
; data4pixel[48][1]                                     ; Merged with data4pixel[0][1]                     ;
; data4pixel[4][1]                                      ; Merged with data4pixel[0][1]                     ;
; data4pixel[52][1]                                     ; Merged with data4pixel[0][1]                     ;
; data4pixel[56][1]                                     ; Merged with data4pixel[0][1]                     ;
; data4pixel[60][1]                                     ; Merged with data4pixel[0][1]                     ;
; data4pixel[64][1]                                     ; Merged with data4pixel[0][1]                     ;
; data4pixel[68][1]                                     ; Merged with data4pixel[0][1]                     ;
; data4pixel[72][1]                                     ; Merged with data4pixel[0][1]                     ;
; data4pixel[76][1]                                     ; Merged with data4pixel[0][1]                     ;
; data4pixel[80][1]                                     ; Merged with data4pixel[0][1]                     ;
; data4pixel[84][1]                                     ; Merged with data4pixel[0][1]                     ;
; data4pixel[88][1]                                     ; Merged with data4pixel[0][1]                     ;
; data4pixel[8][1]                                      ; Merged with data4pixel[0][1]                     ;
; data4pixel[92][1]                                     ; Merged with data4pixel[0][1]                     ;
; data4pixel[96][1]                                     ; Merged with data4pixel[0][1]                     ;
; data4pixel[100][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[104][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[108][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[112][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[116][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[120][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[124][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[128][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[12][0]                                     ; Merged with data4pixel[0][0]                     ;
; data4pixel[132][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[136][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[140][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[144][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[148][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[152][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[156][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[160][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[164][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[168][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[16][0]                                     ; Merged with data4pixel[0][0]                     ;
; data4pixel[172][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[176][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[180][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[184][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[188][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[192][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[196][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[200][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[204][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[208][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[20][0]                                     ; Merged with data4pixel[0][0]                     ;
; data4pixel[212][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[216][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[220][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[224][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[228][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[232][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[236][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[240][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[244][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[248][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[24][0]                                     ; Merged with data4pixel[0][0]                     ;
; data4pixel[252][0]                                    ; Merged with data4pixel[0][0]                     ;
; data4pixel[28][0]                                     ; Merged with data4pixel[0][0]                     ;
; data4pixel[32][0]                                     ; Merged with data4pixel[0][0]                     ;
; data4pixel[36][0]                                     ; Merged with data4pixel[0][0]                     ;
; data4pixel[40][0]                                     ; Merged with data4pixel[0][0]                     ;
; data4pixel[44][0]                                     ; Merged with data4pixel[0][0]                     ;
; data4pixel[48][0]                                     ; Merged with data4pixel[0][0]                     ;
; data4pixel[4][0]                                      ; Merged with data4pixel[0][0]                     ;
; data4pixel[52][0]                                     ; Merged with data4pixel[0][0]                     ;
; data4pixel[56][0]                                     ; Merged with data4pixel[0][0]                     ;
; data4pixel[60][0]                                     ; Merged with data4pixel[0][0]                     ;
; data4pixel[64][0]                                     ; Merged with data4pixel[0][0]                     ;
; data4pixel[68][0]                                     ; Merged with data4pixel[0][0]                     ;
; data4pixel[72][0]                                     ; Merged with data4pixel[0][0]                     ;
; data4pixel[76][0]                                     ; Merged with data4pixel[0][0]                     ;
; data4pixel[80][0]                                     ; Merged with data4pixel[0][0]                     ;
; data4pixel[84][0]                                     ; Merged with data4pixel[0][0]                     ;
; data4pixel[88][0]                                     ; Merged with data4pixel[0][0]                     ;
; data4pixel[8][0]                                      ; Merged with data4pixel[0][0]                     ;
; data4pixel[92][0]                                     ; Merged with data4pixel[0][0]                     ;
; data4pixel[96][0]                                     ; Merged with data4pixel[0][0]                     ;
; data4pixel[107][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[111][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[115][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[119][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[11][2]                                     ; Merged with data4pixel[103][2]                   ;
; data4pixel[123][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[127][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[131][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[135][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[139][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[143][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[147][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[151][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[155][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[159][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[15][2]                                     ; Merged with data4pixel[103][2]                   ;
; data4pixel[163][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[167][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[171][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[175][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[179][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[183][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[187][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[191][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[195][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[199][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[19][2]                                     ; Merged with data4pixel[103][2]                   ;
; data4pixel[203][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[207][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[211][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[215][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[219][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[223][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[227][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[231][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[235][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[239][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[23][2]                                     ; Merged with data4pixel[103][2]                   ;
; data4pixel[243][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[247][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[251][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[255][2]                                    ; Merged with data4pixel[103][2]                   ;
; data4pixel[27][2]                                     ; Merged with data4pixel[103][2]                   ;
; data4pixel[31][2]                                     ; Merged with data4pixel[103][2]                   ;
; data4pixel[35][2]                                     ; Merged with data4pixel[103][2]                   ;
; data4pixel[39][2]                                     ; Merged with data4pixel[103][2]                   ;
; data4pixel[3][2]                                      ; Merged with data4pixel[103][2]                   ;
; data4pixel[43][2]                                     ; Merged with data4pixel[103][2]                   ;
; data4pixel[47][2]                                     ; Merged with data4pixel[103][2]                   ;
; data4pixel[51][2]                                     ; Merged with data4pixel[103][2]                   ;
; data4pixel[55][2]                                     ; Merged with data4pixel[103][2]                   ;
; data4pixel[59][2]                                     ; Merged with data4pixel[103][2]                   ;
; data4pixel[63][2]                                     ; Merged with data4pixel[103][2]                   ;
; data4pixel[67][2]                                     ; Merged with data4pixel[103][2]                   ;
; data4pixel[71][2]                                     ; Merged with data4pixel[103][2]                   ;
; data4pixel[75][2]                                     ; Merged with data4pixel[103][2]                   ;
; data4pixel[79][2]                                     ; Merged with data4pixel[103][2]                   ;
; data4pixel[7][2]                                      ; Merged with data4pixel[103][2]                   ;
; data4pixel[83][2]                                     ; Merged with data4pixel[103][2]                   ;
; data4pixel[87][2]                                     ; Merged with data4pixel[103][2]                   ;
; data4pixel[91][2]                                     ; Merged with data4pixel[103][2]                   ;
; data4pixel[95][2]                                     ; Merged with data4pixel[103][2]                   ;
; data4pixel[99][2]                                     ; Merged with data4pixel[103][2]                   ;
; data4pixel[107][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[111][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[115][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[119][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[11][1]                                     ; Merged with data4pixel[103][1]                   ;
; data4pixel[123][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[127][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[131][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[135][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[139][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[143][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[147][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[151][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[155][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[159][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[15][1]                                     ; Merged with data4pixel[103][1]                   ;
; data4pixel[163][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[167][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[171][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[175][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[179][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[183][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[187][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[191][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[195][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[199][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[19][1]                                     ; Merged with data4pixel[103][1]                   ;
; data4pixel[203][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[207][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[211][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[215][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[219][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[223][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[227][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[231][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[235][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[239][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[23][1]                                     ; Merged with data4pixel[103][1]                   ;
; data4pixel[243][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[247][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[251][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[255][1]                                    ; Merged with data4pixel[103][1]                   ;
; data4pixel[27][1]                                     ; Merged with data4pixel[103][1]                   ;
; data4pixel[31][1]                                     ; Merged with data4pixel[103][1]                   ;
; data4pixel[35][1]                                     ; Merged with data4pixel[103][1]                   ;
; data4pixel[39][1]                                     ; Merged with data4pixel[103][1]                   ;
; data4pixel[3][1]                                      ; Merged with data4pixel[103][1]                   ;
; data4pixel[43][1]                                     ; Merged with data4pixel[103][1]                   ;
; data4pixel[47][1]                                     ; Merged with data4pixel[103][1]                   ;
; data4pixel[51][1]                                     ; Merged with data4pixel[103][1]                   ;
; data4pixel[55][1]                                     ; Merged with data4pixel[103][1]                   ;
; data4pixel[59][1]                                     ; Merged with data4pixel[103][1]                   ;
; data4pixel[63][1]                                     ; Merged with data4pixel[103][1]                   ;
; data4pixel[67][1]                                     ; Merged with data4pixel[103][1]                   ;
; data4pixel[71][1]                                     ; Merged with data4pixel[103][1]                   ;
; data4pixel[75][1]                                     ; Merged with data4pixel[103][1]                   ;
; data4pixel[79][1]                                     ; Merged with data4pixel[103][1]                   ;
; data4pixel[7][1]                                      ; Merged with data4pixel[103][1]                   ;
; data4pixel[83][1]                                     ; Merged with data4pixel[103][1]                   ;
; data4pixel[87][1]                                     ; Merged with data4pixel[103][1]                   ;
; data4pixel[91][1]                                     ; Merged with data4pixel[103][1]                   ;
; data4pixel[95][1]                                     ; Merged with data4pixel[103][1]                   ;
; data4pixel[99][1]                                     ; Merged with data4pixel[103][1]                   ;
; data4pixel[107][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[111][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[115][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[119][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[11][0]                                     ; Merged with data4pixel[103][0]                   ;
; data4pixel[123][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[127][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[131][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[135][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[139][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[143][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[147][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[151][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[155][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[159][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[15][0]                                     ; Merged with data4pixel[103][0]                   ;
; data4pixel[163][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[167][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[171][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[175][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[179][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[183][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[187][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[191][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[195][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[199][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[19][0]                                     ; Merged with data4pixel[103][0]                   ;
; data4pixel[203][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[207][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[211][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[215][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[219][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[223][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[227][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[231][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[235][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[239][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[23][0]                                     ; Merged with data4pixel[103][0]                   ;
; data4pixel[243][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[247][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[251][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[255][0]                                    ; Merged with data4pixel[103][0]                   ;
; data4pixel[27][0]                                     ; Merged with data4pixel[103][0]                   ;
; data4pixel[31][0]                                     ; Merged with data4pixel[103][0]                   ;
; data4pixel[35][0]                                     ; Merged with data4pixel[103][0]                   ;
; data4pixel[39][0]                                     ; Merged with data4pixel[103][0]                   ;
; data4pixel[3][0]                                      ; Merged with data4pixel[103][0]                   ;
; data4pixel[43][0]                                     ; Merged with data4pixel[103][0]                   ;
; data4pixel[47][0]                                     ; Merged with data4pixel[103][0]                   ;
; data4pixel[51][0]                                     ; Merged with data4pixel[103][0]                   ;
; data4pixel[55][0]                                     ; Merged with data4pixel[103][0]                   ;
; data4pixel[59][0]                                     ; Merged with data4pixel[103][0]                   ;
; data4pixel[63][0]                                     ; Merged with data4pixel[103][0]                   ;
; data4pixel[67][0]                                     ; Merged with data4pixel[103][0]                   ;
; data4pixel[71][0]                                     ; Merged with data4pixel[103][0]                   ;
; data4pixel[75][0]                                     ; Merged with data4pixel[103][0]                   ;
; data4pixel[79][0]                                     ; Merged with data4pixel[103][0]                   ;
; data4pixel[7][0]                                      ; Merged with data4pixel[103][0]                   ;
; data4pixel[83][0]                                     ; Merged with data4pixel[103][0]                   ;
; data4pixel[87][0]                                     ; Merged with data4pixel[103][0]                   ;
; data4pixel[91][0]                                     ; Merged with data4pixel[103][0]                   ;
; data4pixel[95][0]                                     ; Merged with data4pixel[103][0]                   ;
; data4pixel[99][0]                                     ; Merged with data4pixel[103][0]                   ;
; data4pixel[106][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[10][2]                                     ; Merged with data4pixel[102][2]                   ;
; data4pixel[110][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[114][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[118][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[122][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[126][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[130][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[134][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[138][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[142][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[146][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[14][2]                                     ; Merged with data4pixel[102][2]                   ;
; data4pixel[150][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[154][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[158][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[162][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[166][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[170][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[174][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[178][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[182][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[186][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[18][2]                                     ; Merged with data4pixel[102][2]                   ;
; data4pixel[190][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[194][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[198][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[202][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[206][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[210][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[214][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[218][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[222][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[226][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[22][2]                                     ; Merged with data4pixel[102][2]                   ;
; data4pixel[230][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[234][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[238][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[242][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[246][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[250][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[254][2]                                    ; Merged with data4pixel[102][2]                   ;
; data4pixel[26][2]                                     ; Merged with data4pixel[102][2]                   ;
; data4pixel[2][2]                                      ; Merged with data4pixel[102][2]                   ;
; data4pixel[30][2]                                     ; Merged with data4pixel[102][2]                   ;
; data4pixel[34][2]                                     ; Merged with data4pixel[102][2]                   ;
; data4pixel[38][2]                                     ; Merged with data4pixel[102][2]                   ;
; data4pixel[42][2]                                     ; Merged with data4pixel[102][2]                   ;
; data4pixel[46][2]                                     ; Merged with data4pixel[102][2]                   ;
; data4pixel[50][2]                                     ; Merged with data4pixel[102][2]                   ;
; data4pixel[54][2]                                     ; Merged with data4pixel[102][2]                   ;
; data4pixel[58][2]                                     ; Merged with data4pixel[102][2]                   ;
; data4pixel[62][2]                                     ; Merged with data4pixel[102][2]                   ;
; data4pixel[66][2]                                     ; Merged with data4pixel[102][2]                   ;
; data4pixel[6][2]                                      ; Merged with data4pixel[102][2]                   ;
; data4pixel[70][2]                                     ; Merged with data4pixel[102][2]                   ;
; data4pixel[74][2]                                     ; Merged with data4pixel[102][2]                   ;
; data4pixel[78][2]                                     ; Merged with data4pixel[102][2]                   ;
; data4pixel[82][2]                                     ; Merged with data4pixel[102][2]                   ;
; data4pixel[86][2]                                     ; Merged with data4pixel[102][2]                   ;
; data4pixel[90][2]                                     ; Merged with data4pixel[102][2]                   ;
; data4pixel[94][2]                                     ; Merged with data4pixel[102][2]                   ;
; data4pixel[98][2]                                     ; Merged with data4pixel[102][2]                   ;
; data4pixel[106][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[10][1]                                     ; Merged with data4pixel[102][1]                   ;
; data4pixel[110][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[114][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[118][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[122][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[126][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[130][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[134][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[138][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[142][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[146][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[14][1]                                     ; Merged with data4pixel[102][1]                   ;
; data4pixel[150][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[154][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[158][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[162][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[166][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[170][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[174][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[178][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[182][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[186][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[18][1]                                     ; Merged with data4pixel[102][1]                   ;
; data4pixel[190][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[194][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[198][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[202][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[206][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[210][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[214][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[218][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[222][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[226][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[22][1]                                     ; Merged with data4pixel[102][1]                   ;
; data4pixel[230][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[234][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[238][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[242][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[246][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[250][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[254][1]                                    ; Merged with data4pixel[102][1]                   ;
; data4pixel[26][1]                                     ; Merged with data4pixel[102][1]                   ;
; data4pixel[2][1]                                      ; Merged with data4pixel[102][1]                   ;
; data4pixel[30][1]                                     ; Merged with data4pixel[102][1]                   ;
; data4pixel[34][1]                                     ; Merged with data4pixel[102][1]                   ;
; data4pixel[38][1]                                     ; Merged with data4pixel[102][1]                   ;
; data4pixel[42][1]                                     ; Merged with data4pixel[102][1]                   ;
; data4pixel[46][1]                                     ; Merged with data4pixel[102][1]                   ;
; data4pixel[50][1]                                     ; Merged with data4pixel[102][1]                   ;
; data4pixel[54][1]                                     ; Merged with data4pixel[102][1]                   ;
; data4pixel[58][1]                                     ; Merged with data4pixel[102][1]                   ;
; data4pixel[62][1]                                     ; Merged with data4pixel[102][1]                   ;
; data4pixel[66][1]                                     ; Merged with data4pixel[102][1]                   ;
; data4pixel[6][1]                                      ; Merged with data4pixel[102][1]                   ;
; data4pixel[70][1]                                     ; Merged with data4pixel[102][1]                   ;
; data4pixel[74][1]                                     ; Merged with data4pixel[102][1]                   ;
; data4pixel[78][1]                                     ; Merged with data4pixel[102][1]                   ;
; data4pixel[82][1]                                     ; Merged with data4pixel[102][1]                   ;
; data4pixel[86][1]                                     ; Merged with data4pixel[102][1]                   ;
; data4pixel[90][1]                                     ; Merged with data4pixel[102][1]                   ;
; data4pixel[94][1]                                     ; Merged with data4pixel[102][1]                   ;
; data4pixel[98][1]                                     ; Merged with data4pixel[102][1]                   ;
; bus_addr_write_buffer[0]                              ; Merged with addr_is_written[0]                   ;
; bus_addr_write_buffer[1]                              ; Merged with addr_is_written[1]                   ;
; bus_addr_write_buffer[2]                              ; Merged with addr_is_written[2]                   ;
; bus_addr_write_buffer[3]                              ; Merged with addr_is_written[3]                   ;
; bus_addr_write_buffer[4]                              ; Merged with addr_is_written[4]                   ;
; bus_addr_write_buffer[5]                              ; Merged with addr_is_written[5]                   ;
; bus_addr_write_buffer[6]                              ; Merged with addr_is_written[6]                   ;
; bus_addr_write_buffer[7]                              ; Merged with addr_is_written[7]                   ;
; bus_addr_write_buffer[8]                              ; Merged with addr_is_written[8]                   ;
; bus_addr_write_buffer[9]                              ; Merged with addr_is_written[9]                   ;
; bus_addr_write_buffer[10]                             ; Merged with addr_is_written[10]                  ;
; bus_addr_write_buffer[11]                             ; Merged with addr_is_written[11]                  ;
; bus_addr_write_buffer[12]                             ; Merged with addr_is_written[12]                  ;
; bus_addr_write_buffer[13]                             ; Merged with addr_is_written[13]                  ;
; bus_addr_write_buffer[14]                             ; Merged with addr_is_written[14]                  ;
; bus_addr_write_buffer[15]                             ; Merged with addr_is_written[15]                  ;
; bus_addr_write_buffer[16]                             ; Merged with addr_is_written[16]                  ;
; bus_addr_write_buffer[17]                             ; Merged with addr_is_written[17]                  ;
; bus_addr_write_buffer[18]                             ; Merged with addr_is_written[18]                  ;
; bus_addr_write_buffer[19]                             ; Merged with addr_is_written[19]                  ;
; bus_addr_write_buffer[20]                             ; Merged with addr_is_written[20]                  ;
; bus_addr_write_buffer[21]                             ; Merged with addr_is_written[21]                  ;
; bus_data_write_buffer[4,8,12]                         ; Merged with bus_data_write_buffer[0]             ;
; bus_data_write_buffer[1,5,9]                          ; Merged with bus_data_write_buffer[13]            ;
; bus_data_write_buffer[2,6,14]                         ; Merged with bus_data_write_buffer[10]            ;
; memory_controller:mc|time_counter[1..4]               ; Merged with memory_controller:mc|time_counter[0] ;
; memory_controller:mc|last_command_register~2          ; Lost fanout                                      ;
; memory_controller:mc|last_command_register~3          ; Lost fanout                                      ;
; memory_controller:mc|last_command_register~4          ; Lost fanout                                      ;
; memory_controller:mc|last_command_register~5          ; Lost fanout                                      ;
; memory_controller:mc|last_command_register~6          ; Lost fanout                                      ;
; counter1250[0]                                        ; Merged with video_controller:vc|hcount[0]        ;
; memory_controller:mc|ram_data_write_buffer[3,7,11,15] ; Stuck at GND due to stuck port data_in           ;
; Total Number of Removed Registers = 805               ;                                                  ;
+-------------------------------------------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                            ;
+---------------------------+---------------------------+------------------------------------------------+
; Register name             ; Reason for Removal        ; Registers Removed due to This Register         ;
+---------------------------+---------------------------+------------------------------------------------+
; bus_data_write_buffer[3]  ; Stuck at GND              ; memory_controller:mc|ram_data_write_buffer[3]  ;
;                           ; due to stuck port data_in ;                                                ;
; bus_data_write_buffer[7]  ; Stuck at GND              ; memory_controller:mc|ram_data_write_buffer[7]  ;
;                           ; due to stuck port data_in ;                                                ;
; bus_data_write_buffer[11] ; Stuck at GND              ; memory_controller:mc|ram_data_write_buffer[11] ;
;                           ; due to stuck port data_in ;                                                ;
; bus_data_write_buffer[15] ; Stuck at GND              ; memory_controller:mc|ram_data_write_buffer[15] ;
;                           ; due to stuck port data_in ;                                                ;
+---------------------------+---------------------------+------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2429  ;
; Number of registers using Synchronous Clear  ; 71    ;
; Number of registers using Synchronous Load   ; 64    ;
; Number of registers using Asynchronous Clear ; 720   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 848   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; bus_n_write_enable                                                                                                                                                            ; 29      ;
; is_current_first                                                                                                                                                              ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 14                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |computer|bus_addr_read_buffer[3]                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |computer|rgb_data[0]                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |computer|video_controller:vc|vcount[1]                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |computer|value[2]                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |computer|memory_controller:mc|ram_addr[11]                      ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |computer|addr_write_buffer[12]                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |computer|memory_controller:mc|time_counter[29]                  ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |computer|memory_controller:mc|last_row[2]                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |computer|memory_controller:mc|step[0]                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |computer|memory_controller:mc|bus_data_read[11]~reg0            ;
; 18:1               ; 3 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |computer|memory_controller:mc|ram_command_register[0]           ;
; 18:1               ; 11 bits   ; 132 LEs       ; 44 LEs               ; 88 LEs                 ; Yes        ; |computer|memory_controller:mc|time_counter[22]                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |computer|memory_controller:mc|ram_ba0                           ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |computer|memory_controller:mc|ram_addr[7]                       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |computer|memory_controller:mc|time_counter[11]                  ;
; 11:1               ; 6 bits    ; 42 LEs        ; 30 LEs               ; 12 LEs                 ; Yes        ; |computer|memory_controller:mc|time_counter[15]                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; No         ; |computer|memory_controller:mc|current_status.status_write       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |computer|memory_controller:mc|current_status.status_write_ready ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_controller:mc ;
+------------------+-----------+------------------------------------+
; Parameter Name   ; Value     ; Type                               ;
+------------------+-----------+------------------------------------+
; DELAY_tMIN       ; 20000     ; Signed Integer                     ;
; DELAY_tRC        ; 63000     ; Signed Integer                     ;
; DELAY_tRRC       ; 63000     ; Signed Integer                     ;
; DELAY_tRCD       ; 20000     ; Signed Integer                     ;
; DELAY_tRAS       ; 42000     ; Signed Integer                     ;
; DELAY_tRP        ; 20000     ; Signed Integer                     ;
; DELAY_tRRD       ; 15000     ; Signed Integer                     ;
; DELAY_tCCD       ; 20000     ; Signed Integer                     ;
; DELAY_tDPL       ; 40000     ; Signed Integer                     ;
; DELAY_tDAL       ; 60000     ; Signed Integer                     ;
; DELAY_tPROZ3     ; 60000     ; Signed Integer                     ;
; DELAY_tPROZ2     ; 40000     ; Signed Integer                     ;
; DELAY_tMRD       ; 40000     ; Signed Integer                     ;
; DELAY_tTO        ; 2500      ; Signed Integer                     ;
; DELAY_tAS        ; 1500      ; Signed Integer                     ;
; DELAY_tAH        ; 800       ; Signed Integer                     ;
; DELAY_tREF       ; 64000000  ; Signed Integer                     ;
; DELAY_tRFC       ; 64000000  ; Signed Integer                     ;
; DELEY_tBEFORINIT ; 100000000 ; Signed Integer                     ;
+------------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 147                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 147                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_node_crc_hiword                             ; 14773                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_node_crc_loword                             ; 9479                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 462                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_controller:mc"                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; busy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 147                 ; 147              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                            ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                      ; Details                                                                                                                                                        ;
+-----------------------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; bus_addr_read_buffer[0]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[0]                                                ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[0]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[0]                                                ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[10]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[10]                                               ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[10]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[10]                                               ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[11]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[11]                                               ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[11]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[11]                                               ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[12]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[12]                                               ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[12]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[12]                                               ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[13]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[13]                                               ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[13]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[13]                                               ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[14]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[14]                                               ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[14]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[14]                                               ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[15]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[15]                                               ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[15]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[15]                                               ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[16]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[16]                                               ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[16]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[16]                                               ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[17]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[17]                                               ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[17]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[17]                                               ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[18]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[18]                                               ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[18]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[18]                                               ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[19]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[19]                                               ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[19]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[19]                                               ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[1]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[1]                                                ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[1]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[1]                                                ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[20]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[20]                                               ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[20]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[20]                                               ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[21]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[21]                                               ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[21]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[21]                                               ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[22]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[22]                                               ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[22]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[22]                                               ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[23]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[23]                                               ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[23]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[23]                                               ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[2]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[2]                                                ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[2]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[2]                                                ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[3]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[3]                                                ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[3]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[3]                                                ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[4]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[4]                                                ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[4]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[4]                                                ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[5]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[5]                                                ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[5]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[5]                                                ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[6]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[6]                                                ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[6]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[6]                                                ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[7]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[7]                                                ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[7]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[7]                                                ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[8]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[8]                                                ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[8]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[8]                                                ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[9]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[9]                                                ; N/A                                                                                                                                                            ;
; bus_addr_read_buffer[9]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_read_buffer[9]                                                ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[0]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[0]                                                     ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[0]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[0]                                                     ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[10]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[10]                                                    ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[10]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[10]                                                    ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[11]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[11]                                                    ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[11]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[11]                                                    ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[12]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[12]                                                    ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[12]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[12]                                                    ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[13]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[13]                                                    ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[13]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[13]                                                    ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[14]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[14]                                                    ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[14]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[14]                                                    ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[15]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[15]                                                    ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[15]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[15]                                                    ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[16]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[16]                                                    ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[16]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[16]                                                    ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[17]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[17]                                                    ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[17]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[17]                                                    ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[18]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[18]                                                    ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[18]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[18]                                                    ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[19]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[19]                                                    ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[19]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[19]                                                    ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[1]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[1]                                                     ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[1]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[1]                                                     ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[20]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[20]                                                    ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[20]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[20]                                                    ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[21]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[21]                                                    ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[21]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[21]                                                    ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[22]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_write_buffer[22]                                              ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[22]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_write_buffer[22]                                              ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[23]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_write_buffer[23]                                              ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[23]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_addr_write_buffer[23]                                              ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[2]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[2]                                                     ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[2]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[2]                                                     ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[3]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[3]                                                     ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[3]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[3]                                                     ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[4]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[4]                                                     ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[4]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[4]                                                     ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[5]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[5]                                                     ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[5]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[5]                                                     ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[6]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[6]                                                     ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[6]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[6]                                                     ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[7]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[7]                                                     ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[7]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[7]                                                     ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[8]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[8]                                                     ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[8]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[8]                                                     ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[9]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[9]                                                     ; N/A                                                                                                                                                            ;
; bus_addr_write_buffer[9]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; addr_is_written[9]                                                     ; N/A                                                                                                                                                            ;
; bus_n_write_enable                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_n_write_enable~_wirecell                                           ; N/A                                                                                                                                                            ;
; bus_n_write_enable                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_n_write_enable~_wirecell                                           ; N/A                                                                                                                                                            ;
; bus_ram_request                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_ram_request                                                        ; N/A                                                                                                                                                            ;
; bus_ram_request                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bus_ram_request                                                        ; N/A                                                                                                                                                            ;
; clk25M                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk25M                                                                 ; N/A                                                                                                                                                            ;
; clk25M                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk25M                                                                 ; N/A                                                                                                                                                            ;
; clk50M                                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk50M                                                                 ; N/A                                                                                                                                                            ;
; memory_controller:mc|bus_data_read[0]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|bus_data_read[0]~reg0                             ; N/A                                                                                                                                                            ;
; memory_controller:mc|bus_data_read[0]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|bus_data_read[0]~reg0                             ; N/A                                                                                                                                                            ;
; memory_controller:mc|bus_data_read[10]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|bus_data_read[10]~reg0                            ; N/A                                                                                                                                                            ;
; memory_controller:mc|bus_data_read[10]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|bus_data_read[10]~reg0                            ; N/A                                                                                                                                                            ;
; memory_controller:mc|bus_data_read[11]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|bus_data_read[11]~reg0                            ; N/A                                                                                                                                                            ;
; memory_controller:mc|bus_data_read[11]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|bus_data_read[11]~reg0                            ; N/A                                                                                                                                                            ;
; memory_controller:mc|bus_data_read[12]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|bus_data_read[12]~reg0                            ; N/A                                                                                                                                                            ;
; memory_controller:mc|bus_data_read[12]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|bus_data_read[12]~reg0                            ; N/A                                                                                                                                                            ;
; memory_controller:mc|bus_data_read[13]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|bus_data_read[13]~reg0                            ; N/A                                                                                                                                                            ;
; memory_controller:mc|bus_data_read[13]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|bus_data_read[13]~reg0                            ; N/A                                                                                                                                                            ;
; memory_controller:mc|bus_data_read[14]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|bus_data_read[14]~reg0                            ; N/A                                                                                                                                                            ;
; memory_controller:mc|bus_data_read[14]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|bus_data_read[14]~reg0                            ; N/A                                                                                                                                                            ;
; memory_controller:mc|bus_data_read[15]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|bus_data_read[15]~reg0                            ; N/A                                                                                                                                                            ;
; memory_controller:mc|bus_data_read[15]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|bus_data_read[15]~reg0                            ; N/A                                                                                                                                                            ;
; memory_controller:mc|bus_data_read[1]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|bus_data_read[1]~reg0                             ; N/A                                                                                                                                                            ;
; memory_controller:mc|bus_data_read[1]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|bus_data_read[1]~reg0                             ; N/A                                                                                                                                                            ;
; memory_controller:mc|bus_data_read[2]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|bus_data_read[2]~reg0                             ; N/A                                                                                                                                                            ;
; memory_controller:mc|bus_data_read[2]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|bus_data_read[2]~reg0                             ; N/A                                                                                                                                                            ;
; memory_controller:mc|bus_data_read[3]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|bus_data_read[3]~reg0                             ; N/A                                                                                                                                                            ;
; memory_controller:mc|bus_data_read[3]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|bus_data_read[3]~reg0                             ; N/A                                                                                                                                                            ;
; memory_controller:mc|bus_data_read[4]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|bus_data_read[4]~reg0                             ; N/A                                                                                                                                                            ;
; memory_controller:mc|bus_data_read[4]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|bus_data_read[4]~reg0                             ; N/A                                                                                                                                                            ;
; memory_controller:mc|bus_data_read[5]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|bus_data_read[5]~reg0                             ; N/A                                                                                                                                                            ;
; memory_controller:mc|bus_data_read[5]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|bus_data_read[5]~reg0                             ; N/A                                                                                                                                                            ;
; memory_controller:mc|bus_data_read[6]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|bus_data_read[6]~reg0                             ; N/A                                                                                                                                                            ;
; memory_controller:mc|bus_data_read[6]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|bus_data_read[6]~reg0                             ; N/A                                                                                                                                                            ;
; memory_controller:mc|bus_data_read[7]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|bus_data_read[7]~reg0                             ; N/A                                                                                                                                                            ;
; memory_controller:mc|bus_data_read[7]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|bus_data_read[7]~reg0                             ; N/A                                                                                                                                                            ;
; memory_controller:mc|bus_data_read[8]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|bus_data_read[8]~reg0                             ; N/A                                                                                                                                                            ;
; memory_controller:mc|bus_data_read[8]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|bus_data_read[8]~reg0                             ; N/A                                                                                                                                                            ;
; memory_controller:mc|bus_data_read[9]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|bus_data_read[9]~reg0                             ; N/A                                                                                                                                                            ;
; memory_controller:mc|bus_data_read[9]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|bus_data_read[9]~reg0                             ; N/A                                                                                                                                                            ;
; memory_controller:mc|current_status.status_bank_active          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|current_status.status_bank_active~2               ; N/A                                                                                                                                                            ;
; memory_controller:mc|current_status.status_bank_active          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|current_status.status_bank_active~2               ; N/A                                                                                                                                                            ;
; memory_controller:mc|current_status.status_delay                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|current_status.status_delay~0                     ; N/A                                                                                                                                                            ;
; memory_controller:mc|current_status.status_delay                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|current_status.status_delay~0                     ; N/A                                                                                                                                                            ;
; memory_controller:mc|current_status.status_no_operation         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|current_status.status_no_operation~0_wirecell     ; N/A                                                                                                                                                            ;
; memory_controller:mc|current_status.status_no_operation         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|current_status.status_no_operation~0_wirecell     ; N/A                                                                                                                                                            ;
; memory_controller:mc|current_status.status_precharge            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|current_status.status_precharge~1                 ; N/A                                                                                                                                                            ;
; memory_controller:mc|current_status.status_precharge            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|current_status.status_precharge~1                 ; N/A                                                                                                                                                            ;
; memory_controller:mc|current_status.status_read                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|current_status.status_read~0                      ; N/A                                                                                                                                                            ;
; memory_controller:mc|current_status.status_read                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|current_status.status_read~0                      ; N/A                                                                                                                                                            ;
; memory_controller:mc|current_status.status_read_ready           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|current_status.status_read_ready~1                ; N/A                                                                                                                                                            ;
; memory_controller:mc|current_status.status_read_ready           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|current_status.status_read_ready~1                ; N/A                                                                                                                                                            ;
; memory_controller:mc|current_status.status_write                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|current_status.status_write~2_wirecell            ; N/A                                                                                                                                                            ;
; memory_controller:mc|current_status.status_write                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|current_status.status_write~2_wirecell            ; N/A                                                                                                                                                            ;
; memory_controller:mc|current_status.status_write_ready          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|current_status.status_write_ready~0               ; N/A                                                                                                                                                            ;
; memory_controller:mc|current_status.status_write_ready          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|current_status.status_write_ready~0               ; N/A                                                                                                                                                            ;
; memory_controller:mc|dqm_buffer                                 ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; memory_controller:mc|dqm_buffer                                 ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; memory_controller:mc|last_command_register.command_bank_active  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|last_command_register.command_bank_active         ; N/A                                                                                                                                                            ;
; memory_controller:mc|last_command_register.command_bank_active  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|last_command_register.command_bank_active         ; N/A                                                                                                                                                            ;
; memory_controller:mc|last_command_register.command_no_operation ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|last_command_register.command_no_operation        ; N/A                                                                                                                                                            ;
; memory_controller:mc|last_command_register.command_no_operation ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|last_command_register.command_no_operation        ; N/A                                                                                                                                                            ;
; memory_controller:mc|last_command_register.command_precharge    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|last_command_register.command_precharge~_wirecell ; N/A                                                                                                                                                            ;
; memory_controller:mc|last_command_register.command_precharge    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|last_command_register.command_precharge~_wirecell ; N/A                                                                                                                                                            ;
; memory_controller:mc|last_command_register.command_read         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|last_command_register.command_read                ; N/A                                                                                                                                                            ;
; memory_controller:mc|last_command_register.command_read         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|last_command_register.command_read                ; N/A                                                                                                                                                            ;
; memory_controller:mc|last_command_register.command_write        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|last_command_register.command_write               ; N/A                                                                                                                                                            ;
; memory_controller:mc|last_command_register.command_write        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|last_command_register.command_write               ; N/A                                                                                                                                                            ;
; memory_controller:mc|ram_ldqm                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; memory_controller:mc|ram_ldqm                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; memory_controller:mc|ram_udqm                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; memory_controller:mc|ram_udqm                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                    ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[0]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[0]                                   ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[0]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[0]                                   ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[10]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[10]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[10]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[10]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[11]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[11]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[11]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[11]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[12]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[12]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[12]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[12]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[13]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[13]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[13]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[13]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[14]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[14]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[14]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[14]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[15]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[15]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[15]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[15]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[16]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[16]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[16]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[16]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[17]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[17]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[17]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[17]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[18]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[18]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[18]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[18]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[19]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[19]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[19]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[19]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[1]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[0]                                   ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[1]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[0]                                   ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[20]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[20]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[20]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[20]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[21]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[21]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[21]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[21]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[22]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[22]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[22]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[22]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[23]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[23]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[23]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[23]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[24]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[24]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[24]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[24]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[25]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[25]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[25]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[25]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[26]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[26]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[26]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[26]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[27]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[27]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[27]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[27]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[28]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[28]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[28]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[28]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[29]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[29]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[29]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[29]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[2]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[0]                                   ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[2]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[0]                                   ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[30]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[30]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[30]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[30]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[31]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[31]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[31]                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[31]                                  ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[3]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[0]                                   ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[3]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[0]                                   ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[4]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[0]                                   ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[4]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[0]                                   ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[5]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[5]                                   ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[5]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[5]                                   ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[6]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[6]                                   ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[6]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[6]                                   ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[7]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[7]                                   ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[7]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[7]                                   ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[8]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[8]                                   ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[8]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[8]                                   ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[9]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[9]                                   ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter[9]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter[9]                                   ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[0]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[4]~0                          ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[0]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[4]~0                          ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[10]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[10]~1                         ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[10]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[10]~1                         ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[11]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[11]~2                         ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[11]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[11]~2                         ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[12]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[12]~3                         ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[12]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[12]~3                         ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[13]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[13]~4                         ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[13]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[13]~4                         ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[14]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[14]~5                         ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[14]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[14]~5                         ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[15]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[15]~6                         ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[15]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[15]~6                         ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[16]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[16]~7                         ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[16]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[16]~7                         ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[17]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[17]~8                         ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[17]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[17]~8                         ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[18]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[18]~9                         ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[18]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[18]~9                         ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[19]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[19]~10                        ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[19]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[19]~10                        ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[1]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[4]~0                          ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[1]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[4]~0                          ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[20]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[20]~11                        ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[20]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[20]~11                        ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[21]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[21]~12                        ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[21]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[21]~12                        ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[22]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[22]~13                        ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[22]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[22]~13                        ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[23]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[23]~14                        ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[23]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[23]~14                        ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[24]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[24]~15                        ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[24]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[24]~15                        ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[25]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[25]~16                        ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[25]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[25]~16                        ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[26]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[26]~17                        ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[26]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[26]~17                        ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[27]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[27]~18                        ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[27]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[27]~18                        ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[28]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[28]~19                        ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[28]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[28]~19                        ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[29]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[29]~20                        ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[29]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[29]~20                        ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[2]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[4]~0                          ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[2]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[4]~0                          ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[30]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[30]~21                        ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[30]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[30]~21                        ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[31]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[31]~22                        ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[31]                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[31]~22                        ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[3]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[4]~0                          ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[3]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[4]~0                          ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[4]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[4]~0                          ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[4]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[4]~0                          ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[5]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[5]~23                         ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[5]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[5]~23                         ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[6]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[6]~24                         ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[6]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[6]~24                         ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[7]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[7]~25                         ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[7]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[7]~25                         ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[8]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[8]~26                         ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[8]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[8]~26                         ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[9]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[9]~27                         ; N/A                                                                                                                                                            ;
; memory_controller:mc|time_counter_result[9]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; memory_controller:mc|time_counter_result[9]~27                         ; N/A                                                                                                                                                            ;
+-----------------------------------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat May 24 19:15:19 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off computer -c computer
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file computer.v
    Info (12023): Found entity 1: computer
Info (12021): Found 1 design units, including 1 entities, in source file memory_controller.v
    Info (12023): Found entity 1: memory_controller
Info (12021): Found 1 design units, including 1 entities, in source file video_controller.v
    Info (12023): Found entity 1: video_controller
Info (12127): Elaborating entity "computer" for the top level hierarchy
Info (12128): Elaborating entity "video_controller" for hierarchy "video_controller:vc"
Info (12128): Elaborating entity "memory_controller" for hierarchy "memory_controller:mc"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p124.tdf
    Info (12023): Found entity 1: altsyncram_p124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fii.tdf
    Info (12023): Found entity 1: cntr_fii
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "bus_addr[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "bus_addr[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "bus_addr[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "bus_addr[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "bus_addr[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "bus_addr[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "bus_addr[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "bus_addr[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "bus_addr[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "bus_addr[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "bus_addr[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "bus_addr[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "bus_addr[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "bus_addr[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "bus_addr[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "bus_addr[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "bus_addr[16]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "bus_addr[17]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "bus_addr[18]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "bus_addr[19]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "bus_addr[20]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "bus_addr[21]" feeding internal logic into a wire
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ram_udqm" is stuck at GND
    Warning (13410): Pin "ram_ldqm" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/dev/Documents/vga_controller/computer.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 293 of its 295 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3350 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 29 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 3150 logic cells
    Info (21064): Implemented 147 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 4691 megabytes
    Info: Processing ended: Sat May 24 19:15:32 2025
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:10


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/dev/Documents/vga_controller/computer.map.smsg.


