I 000051 55 2095          1719933821831 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1719933821832 2024.07.02 18:53:41)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code 693d3a69333f387f3a3b2a323d6f686f3a6e6c6f68)
	(_coverage d)
	(_ent
		(_time 1719933821828)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0))(_mon)(_read(11)(12)(13)(14)(15)(1)(2(4))(2(d_3_0))(4)(5)(6)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5017          1719934055534 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1719934055535 2024.07.02 18:57:35)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code 50530753520452460253130b045754565255065651)
	(_coverage d)
	(_ent
		(_time 1719934055532)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_sig(_int clk_counter -3 0 37(_arch(_uni((i 0))))))
		(_prcs
			(clk_process(_arch 0 0 57(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 66(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 25701)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(33686019 33686018 33686018 33686018)
		(1953719636 1935762208 540156005 1818845542 25701)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 25701)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 25701)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 25701)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 25701)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 25701)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 25701)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 6579564)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 6579564)
		(33686275 2)
		(1953719636 1935762208 842080357 1767990816 6579564)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 6579564)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686274 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 875634789 1767990816 6579564)
		(50463490 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 892412005 1767990816 6579564)
		(50528770 33686274)
		(33686018 33686018 50528770 33686274)
		(1953719636 1935762208 909189221 1767990816 6579564)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 6579564)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 6579564)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 5902          1719934620256 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1719934620257 2024.07.02 19:07:00)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code 3f6d6a3a6b6b3d296a3c7c646b383b393d3a69393e)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 25701)
		(1953719636 1935762208 540090469 1936941424 25701)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(33686019 33686018 33686018 33686018)
		(1953719636 1935762208 540156005 1818845542 25701)
		(1953719636 1935762208 540156005 1936941424 25701)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 25701)
		(1953719636 1935762208 540221541 1936941424 25701)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 25701)
		(1953719636 1935762208 540287077 1936941424 25701)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 25701)
		(1953719636 1935762208 540352613 1936941424 25701)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 25701)
		(1953719636 1935762208 540418149 1936941424 25701)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 25701)
		(1953719636 1935762208 540483685 1936941424 25701)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 25701)
		(1953719636 1935762208 540549221 1936941424 25701)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 25701)
		(1953719636 1935762208 540614757 1936941424 25701)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 6579564)
		(1953719636 1935762208 808525925 1935765536 6579571)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 6579564)
		(1953719636 1935762208 825303141 1935765536 6579571)
		(33686275 2)
		(1953719636 1935762208 842080357 1767990816 6579564)
		(1953719636 1935762208 842080357 1935765536 6579571)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 6579564)
		(1953719636 1935762208 858857573 1935765536 6579571)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686274 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 875634789 1767990816 6579564)
		(1953719636 1935762208 875634789 1935765536 6579571)
		(50463490 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 892412005 1767990816 6579564)
		(1953719636 1935762208 892412005 1935765536 6579571)
		(50528770 33686274)
		(33686018 33686018 50528770 33686274)
		(1953719636 1935762208 909189221 1767990816 6579564)
		(1953719636 1935762208 909189221 1935765536 6579571)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 6579564)
		(1953719636 1935762208 925966437 1935765536 6579571)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 6579564)
		(1953719636 1935762208 942743653 1935765536 6579571)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 5910          1719935118363 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1719935118364 2024.07.02 19:15:18)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code ece3ebbfbdb8eefabbb9afb7b8ebe8eaeee9baeaed)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(33686019 33686018 33686018 33686018)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(33686275 2)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686274 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2095          1719935215619 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1719935215620 2024.07.02 19:16:55)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code de8e898cd8888fc88d8c9d858ad8dfd88dd9dbd8df)
	(_coverage d)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0))(_mon)(_read(11)(12)(13)(14)(15)(1)(2(4))(2(d_3_0))(4)(5)(6)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5910          1719935215645 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1719935215646 2024.07.02 19:16:55)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code fdacafadaba9ffebaaa8bea6a9faf9fbfff8abfbfc)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(33686019 33686018 33686018 33686018)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(33686275 2)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686274 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 5962          1719935599306 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1719935599307 2024.07.02 19:23:19)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code a6f5f3f1a2f2a4b0f1f6e5fdf2a1a2a0a4a3f0a0a7)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(33686019 33686018 33686018 33686018)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(33686275 2)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686274 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
		(543452741 1931503215 1819635049 1869182049 110)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 5910          1719936622372 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1719936622373 2024.07.02 19:40:22)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code fcfcfeacada8feeaaba9bfa7a8fbf8fafef9aafafd)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(33686019 33686018 33686018 33686018)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(33686275 2)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686274 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 5910          1719936782014 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1719936782015 2024.07.02 19:43:02)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code 95c7979a92c19783c2c0d6cec19291939790c39394)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(33686019 33686018 33686018 33686018)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(33686275 2)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686274 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 5910          1719936820793 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1719936820794 2024.07.02 19:43:40)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code 121243151246100445475149461516141017441413)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(33686019 33686018 33686018 33686018)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(33686275 2)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686274 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2095          1719938583467 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1719938583468 2024.07.02 20:13:03)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code 727270732324236421203129267473742175777473)
	(_coverage d)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0))(_mon)(_read(11)(12)(13)(14)(15)(1)(2(4))(2(d_3_0))(4)(5)(6)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5910          1719938583488 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1719938583489 2024.07.02 20:13:03)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code 9190969e92c59387c6c4d2cac59695979394c79790)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(33686019 33686018 33686018 33686018)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(33686275 2)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686274 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 5910          1719938868318 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1719938868319 2024.07.02 20:17:48)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code 3d686a386b693f2b6a687e66693a393b3f386b3b3c)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(33686019 33686018 33686018 33686018)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(33686275 2)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686274 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 5926          1719939180857 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1719939180858 2024.07.02 20:23:00)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code 101f1517124412064745534b441714161215461611)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(33686019 33686018 33686018 33686018)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(33686275 2)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686274 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 5926          1719940015339 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1719940015340 2024.07.02 20:36:55)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code c5c19290c291c7d392ca869e91c2c1c3c7c093c3c4)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(33686019 33686018 33686018 33686018)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(33686275 2)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686274 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 5926          1719940462811 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1719940462812 2024.07.02 20:44:22)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code b2b4b6e6b2e6b0a4e5e7f1e9e6b5b6b4b0b7e4b4b3)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(33686019 33686018 33686018 33686018)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(33686275 2)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 5929          1719940580388 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1719940580389 2024.07.02 20:46:20)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code fcafaaacada8feeaaba9bfa7a8fbf8fafef9aafafd)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(4)(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(33686019 33686018 33686018 33686018)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(33686275 2)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 5926          1719940611294 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1719940611295 2024.07.02 20:46:51)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code b6b4b6e2b2e2b4a0e1e3f5ede2b1b2b0b4b3e0b0b7)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(33686019 33686018 33686018 33686018)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(33686275 2)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 5926          1719940935786 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1719940935787 2024.07.02 20:52:15)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code 4a494648191e485c1d1f09111e4d4e4c484f1c4c4b)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(33686019 33686018 33686018 33686018)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(33686275 2)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686274 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2095          1719941074750 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1719941074751 2024.07.02 20:54:34)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code 131315144345420540415048471512154014161512)
	(_coverage d)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0))(_mon)(_read(11)(12)(13)(14)(15)(1)(2(4))(2(d_3_0))(4)(5)(6)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5926          1719941074796 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1719941074797 2024.07.02 20:54:34)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code 424341404216405415170119164546444047144443)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(33686019 33686018 33686018 33686018)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(33686275 2)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2095          1719946457453 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1719946457454 2024.07.02 22:24:17)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code 424c4a401314135411100119164443441145474443)
	(_coverage d)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0))(_mon)(_read(11)(12)(13)(14)(15)(1)(2(4))(2(d_3_0))(4)(5)(6)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5967          1719946457495 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1719946457496 2024.07.02 22:24:17)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code 717e7c70722573672624322a257675777374277770)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(33686019 33686018 33686018 33686018)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(33686275 2)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 5951          1719946772587 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1719946772588 2024.07.02 22:29:32)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code 47454b45421345511012041c134043414542114146)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(33686019 33686018 33686018 33686018)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 5951          1719946825691 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1719946825692 2024.07.02 22:30:25)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code bcb9bfe8ede8beaaebe9ffe7e8bbb8babeb9eababd)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(33686019 33686018 33686018 33686018)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2095          1719946868483 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1719946868484 2024.07.02 22:31:08)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code d98c8d8b838f88cf8a8b9a828ddfd8df8adedcdfd8)
	(_coverage d)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0))(_mon)(_read(11)(12)(13)(14)(15)(1)(2(4))(2(d_3_0))(4)(5)(6)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5951          1719946868514 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1719946868515 2024.07.02 22:31:08)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code f9ada8a9f2adfbefaeacbaa2adfefdfffbfcaffff8)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(33686019 33686018 33686018 33686018)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2087          1720002298395 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720002298396 2024.07.03 13:54:58)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 37353232636166216465746c633136316430323136)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0)(11)(12)(13)(14)(15)(2(4))(2(d_3_0))(4)(5)(6)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5989          1720002298505 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720002298506 2024.07.03 13:54:58)
	(_source(\../src/alu_test.vhd\))
	(_parameters tan)
	(_code a4a7a4f3a2f0a6b2f3f1e7fff0a3a0a2a6a1f2a2a5)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(33686019 33686018 33686018 33686018)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 6013          1720002793617 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 1 8))
	(_version vef)
	(_time 1720002793618 2024.07.03 14:03:13)
	(_source(\../src/alu_test.vhd\(\../src/alu_test0.vhd\)))
	(_parameters tan)
	(_code aaf9acfdf9fea8bcfdffe9f1feadaeaca8affcacab)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 1 22(_ent (_in))))
				(_port(_int enable_in -1 1 23(_ent (_in))))
				(_port(_int alu_op_in 3 1 24(_ent (_in))))
				(_port(_int pc_in 4 1 25(_ent (_in))))
				(_port(_int rM_data_in 4 1 26(_ent (_in))))
				(_port(_int rN_data_in 4 1 27(_ent (_in))))
				(_port(_int imm_data_in 5 1 28(_ent (_in))))
				(_port(_int result_out 4 1 29(_ent (_out))))
				(_port(_int branch_out -1 1 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 1 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst uut 1 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 1 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 1 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 1 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 1 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 1 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 1 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 1 15(_arch(_uni))))
		(_sig(_int result_out 1 1 16(_arch(_uni))))
		(_sig(_int branch_out -1 1 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 1 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 1 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 1 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 1 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 1 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 1 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 1 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 1 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 3467          1720002811856 Behavioral
(_unit VHDL(alu_test 0 6(behavioral 0 9))
	(_version vef)
	(_time 1720002811857 2024.07.03 14:03:31)
	(_source(\../src/alu_test.vhd\))
	(_parameters tan)
	(_code e4e3ecb7b3b2b5f1b4e2f0beb0e3e7e3e0e2e5e2b7)
	(_ent
		(_time 1720002811842)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 24(_ent (_in))))
				(_port(_int enable_in -1 0 25(_ent (_in))))
				(_port(_int alu_op_in 3 0 26(_ent (_in))))
				(_port(_int pc_in 4 0 27(_ent (_in))))
				(_port(_int rM_data_in 4 0 28(_ent (_in))))
				(_port(_int rN_data_in 4 0 29(_ent (_in))))
				(_port(_int imm_data_in 5 0 30(_ent (_in))))
				(_port(_int result_out 4 0 31(_ent (_out))))
				(_port(_int branch_out -1 0 32(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 33(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 34(_ent (_out))))
			)
		)
	)
	(_inst uut 0 41(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 11(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 13(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 14(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 15(_arch(_uni((_others(i 2)))))))
		(_sig(_int rN_data_in 1 0 16(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 17(_arch(_uni((_others(i 2)))))))
		(_sig(_int result_out 1 0 18(_arch(_uni((_others(i 2)))))))
		(_sig(_int branch_out -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_in -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 21(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 26(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 30(_array -1((_dto i 7 i 0)))))
		(_cnst(_int period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 63(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(9))(_mon)(_read(4)(5)(7)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686019 2)
		(50529027 50529027 50529027 33751811)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529027 50529027 33686018 50463234)
		(33686018 33686018 33686018 50463234)
		(50529027 50529027 33686018 33751554)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2087          1720003266646 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720003266647 2024.07.03 14:11:06)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 71772170232720672223322a257770772276747770)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0)(11)(12)(13)(14)(15)(2(4))(2(d_3_0))(4)(5)(6)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 6013          1720003266746 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 1 8))
	(_version vef)
	(_time 1720003266747 2024.07.03 14:11:06)
	(_source(\../src/alu_test.vhd\(\../src/alu_test0.vhd\)))
	(_parameters tan)
	(_code cfc89a9a9b9bcdd9989a8c949bc8cbc9cdca99c9ce)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 1 22(_ent (_in))))
				(_port(_int enable_in -1 1 23(_ent (_in))))
				(_port(_int alu_op_in 3 1 24(_ent (_in))))
				(_port(_int pc_in 4 1 25(_ent (_in))))
				(_port(_int rM_data_in 4 1 26(_ent (_in))))
				(_port(_int rN_data_in 4 1 27(_ent (_in))))
				(_port(_int imm_data_in 5 1 28(_ent (_in))))
				(_port(_int result_out 4 1 29(_ent (_out))))
				(_port(_int branch_out -1 1 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 1 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst uut 1 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 1 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 1 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 1 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 1 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 1 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 1 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 1 15(_arch(_uni))))
		(_sig(_int result_out 1 1 16(_arch(_uni))))
		(_sig(_int branch_out -1 1 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 1 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 1 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 1 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 1 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 1 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 1 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 1 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 1 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 6117          1720006021069 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 1 8))
	(_version vef)
	(_time 1720006021070 2024.07.03 14:57:01)
	(_source(\../src/alu_test.vhd\(\../src/alu_test0.vhd\)))
	(_parameters tan)
	(_code e7e1e2b4e2b3e5f1b0b5a4bcb3e0e3e1e5e2b1e1e6)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 1 22(_ent (_in))))
				(_port(_int enable_in -1 1 23(_ent (_in))))
				(_port(_int alu_op_in 3 1 24(_ent (_in))))
				(_port(_int pc_in 4 1 25(_ent (_in))))
				(_port(_int rM_data_in 4 1 26(_ent (_in))))
				(_port(_int rN_data_in 4 1 27(_ent (_in))))
				(_port(_int imm_data_in 5 1 28(_ent (_in))))
				(_port(_int result_out 4 1 29(_ent (_out))))
				(_port(_int branch_out -1 1 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 1 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst uut 1 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 1 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 1 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 1 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 1 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 1 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 1 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 1 15(_arch(_uni))))
		(_sig(_int result_out 1 1 16(_arch(_uni))))
		(_sig(_int branch_out -1 1 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 1 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 1 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 1 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 1 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 1 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 1 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 1 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 1 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 6113          1720006058821 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 1 8))
	(_version vef)
	(_time 1720006058822 2024.07.03 14:57:38)
	(_source(\../src/alu_test.vhd\(\../src/alu_test0.vhd\)))
	(_parameters tan)
	(_code 5d0b5c5e0b095f4b0a0f1e06095a595b5f580b5b5c)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 1 22(_ent (_in))))
				(_port(_int enable_in -1 1 23(_ent (_in))))
				(_port(_int alu_op_in 3 1 24(_ent (_in))))
				(_port(_int pc_in 4 1 25(_ent (_in))))
				(_port(_int rM_data_in 4 1 26(_ent (_in))))
				(_port(_int rN_data_in 4 1 27(_ent (_in))))
				(_port(_int imm_data_in 5 1 28(_ent (_in))))
				(_port(_int result_out 4 1 29(_ent (_out))))
				(_port(_int branch_out -1 1 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 1 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst uut 1 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 1 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 1 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 1 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 1 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 1 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 1 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 1 15(_arch(_uni))))
		(_sig(_int result_out 1 1 16(_arch(_uni))))
		(_sig(_int branch_out -1 1 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 1 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 1 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 1 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 1 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 1 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 1 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 1 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 1 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2087          1720006091588 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720006091589 2024.07.03 14:58:11)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 5a5e5e59580c0b4c090819010e5c5b5c095d5f5c5b)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0)(11)(12)(13)(14)(15)(2(4))(2(d_3_0))(4)(5)(6)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 6113          1720006091659 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 1 8))
	(_version vef)
	(_time 1720006091660 2024.07.03 14:58:11)
	(_source(\../src/alu_test.vhd\(\../src/alu_test0.vhd\)))
	(_parameters tan)
	(_code a8ada9ffa2fcaabefffaebf3fcafacaeaaadfeaea9)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 1 22(_ent (_in))))
				(_port(_int enable_in -1 1 23(_ent (_in))))
				(_port(_int alu_op_in 3 1 24(_ent (_in))))
				(_port(_int pc_in 4 1 25(_ent (_in))))
				(_port(_int rM_data_in 4 1 26(_ent (_in))))
				(_port(_int rN_data_in 4 1 27(_ent (_in))))
				(_port(_int imm_data_in 5 1 28(_ent (_in))))
				(_port(_int result_out 4 1 29(_ent (_out))))
				(_port(_int branch_out -1 1 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 1 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst uut 1 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 1 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 1 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 1 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 1 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 1 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 1 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 1 15(_arch(_uni))))
		(_sig(_int result_out 1 1 16(_arch(_uni))))
		(_sig(_int branch_out -1 1 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 1 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 1 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 1 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 1 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 1 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 1 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 1 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 1 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 6113          1720006158716 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 1 8))
	(_version vef)
	(_time 1720006158717 2024.07.03 14:59:18)
	(_source(\../src/alu_test.vhd\(\../src/alu_test0.vhd\)))
	(_parameters tan)
	(_code 8f8ad981dbdb8d99d8ddccd4db888b898d8ad9898e)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 1 22(_ent (_in))))
				(_port(_int enable_in -1 1 23(_ent (_in))))
				(_port(_int alu_op_in 3 1 24(_ent (_in))))
				(_port(_int pc_in 4 1 25(_ent (_in))))
				(_port(_int rM_data_in 4 1 26(_ent (_in))))
				(_port(_int rN_data_in 4 1 27(_ent (_in))))
				(_port(_int imm_data_in 5 1 28(_ent (_in))))
				(_port(_int result_out 4 1 29(_ent (_out))))
				(_port(_int branch_out -1 1 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 1 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst uut 1 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 1 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 1 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 1 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 1 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 1 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 1 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 1 15(_arch(_uni))))
		(_sig(_int result_out 1 1 16(_arch(_uni))))
		(_sig(_int branch_out -1 1 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 1 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 1 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 1 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 1 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 1 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 1 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 1 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 1 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33686274)
		(33686018 2)
		(33686018 33686018 33686018 50463235)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 50528770)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 6113          1720006332457 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 1 8))
	(_version vef)
	(_time 1720006332458 2024.07.03 15:02:12)
	(_source(\../src/alu_test.vhd\(\../src/alu_test0.vhd\)))
	(_parameters tan)
	(_code 45164347421147531217061e114241434740134344)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 1 22(_ent (_in))))
				(_port(_int enable_in -1 1 23(_ent (_in))))
				(_port(_int alu_op_in 3 1 24(_ent (_in))))
				(_port(_int pc_in 4 1 25(_ent (_in))))
				(_port(_int rM_data_in 4 1 26(_ent (_in))))
				(_port(_int rN_data_in 4 1 27(_ent (_in))))
				(_port(_int imm_data_in 5 1 28(_ent (_in))))
				(_port(_int result_out 4 1 29(_ent (_out))))
				(_port(_int branch_out -1 1 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 1 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 1 32(_ent (_out))))
			)
		)
	)
	(_inst uut 1 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 1 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 1 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 1 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 1 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 1 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 1 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 1 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 1 15(_arch(_uni))))
		(_sig(_int result_out 1 1 16(_arch(_uni))))
		(_sig(_int branch_out -1 1 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 1 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 1 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 1 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 1 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 1 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 1 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 1 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 1 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 1 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33686274)
		(33686018 2)
		(33686018 33686018 33686018 50463235)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(33686019 33686018 33686018 33686018)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 50528770)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2087          1720006494170 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720006494171 2024.07.03 15:04:54)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code eceee4bfecbabdfabfbfafb7b8eaedeabfebe9eaed)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0)(11)(12)(13)(14)(15)(2(4))(2(d_3_0))(4)(5)(6)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2087          1720006517055 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720006517056 2024.07.03 15:05:17)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 57005554030106410404140c035156510450525156)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10)(11)(12)(13)(14)(15))(_sens(0)(2(4))(2(d_3_0))(4)(5)(6)(9)(11)(12)(13)(14)(15))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 6093          1720006517133 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720006517134 2024.07.03 15:05:17)
	(_source(\../src/alu_test.vhd\))
	(_parameters tan)
	(_code a5f3a2f2a2f1a7b3f2f7e6fef1a2a1a3a7a0f3a3a4)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33686274)
		(33686018 2)
		(33686018 33686018 33686018 50463235)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 50528770)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2087          1720006633383 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720006633384 2024.07.03 15:07:13)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code bfbfb7ebbae9eea9ececfce4ebb9beb9ecb8bab9be)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0)(11)(12)(13)(14)(15)(2(4))(2(d_3_0))(4)(5)(6)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 6093          1720006633446 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720006633447 2024.07.03 15:07:13)
	(_source(\../src/alu_test.vhd\))
	(_parameters tan)
	(_code fefff3aea9aafce8a9acbda5aaf9faf8fcfba8f8ff)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33686274)
		(33686018 2)
		(33686018 33686018 33686018 50463235)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 50528770)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2087          1720006697208 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720006697209 2024.07.03 15:08:17)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 04040602535255125757475f500205025703010205)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0)(11)(12)(13)(14)(15)(2(4))(2(d_3_0))(4)(5)(6)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 6093          1720006697285 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720006697286 2024.07.03 15:08:17)
	(_source(\../src/alu_test.vhd\))
	(_parameters tan)
	(_code 61606661623563773633223a356665676364376760)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33686274)
		(33686018 2)
		(33686018 33686018 33686018 50463235)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 50528770)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2087          1720006752061 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720006752062 2024.07.03 15:09:12)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 4f4a474d4a191e591c1c0c141b494e491c484a494e)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0)(11)(12)(13)(14)(15)(2(4))(2(d_3_0))(4)(5)(6)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5993          1720006752123 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720006752124 2024.07.03 15:09:12)
	(_source(\../src/alu_test.vhd\))
	(_parameters tan)
	(_code 8e8a8380d9da8c98d9dbcdd5da898a888c8bd8888f)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33686274)
		(33686018 2)
		(33686018 33686018 33686018 50463235)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 50528770)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2087          1720007278448 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720007278449 2024.07.03 15:17:58)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 86848688d3d0d790d5d5c5ddd2808780d581838087)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0)(11)(12)(13)(14)(15)(2(4))(2(d_3_0))(4)(5)(6)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5937          1720007278511 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720007278512 2024.07.03 15:17:58)
	(_source(\../src/alu_test.vhd\))
	(_parameters tan)
	(_code c4c7c191c290c6d29391879f90c3c0c2c6c192c2c5)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33686274)
		(33686018 2)
		(33686018 33686018 33686018 50463235)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 50528770)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2087          1720008475356 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720008475357 2024.07.03 15:37:55)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code f0fef5a0a3a6a1e6a3a3b3aba4f6f1f6a3f7f5f6f1)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0)(11)(12)(13)(14)(15)(2(4))(2(d_3_0))(4)(5)(6)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5937          1720008475416 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720008475417 2024.07.03 15:37:55)
	(_source(\../src/alu_test.vhd\))
	(_parameters tan)
	(_code 2e212f2a797a2c38797b6d757a292a282c2b78282f)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33686274)
		(33686018 2)
		(33686018 33686018 33686018 50463235)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 50528770)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 5992          1720008757913 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720008757914 2024.07.03 15:42:37)
	(_source(\../src/alu_test.vhd\))
	(_parameters tan)
	(_code b2e1b2e6b2e6b0a4e5e7f1e9e6b5b6b4b0b7e4b4b3)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(33686019 33686018 33686018 33686018)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2087          1720008809369 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720008809370 2024.07.03 15:43:29)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code b0bfe5e4e3e6e1a6e3e2f3ebe4b6b1b6e3b7b5b6b1)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0)(11)(12)(13)(14)(15)(2(4))(2(d_3_0))(4)(5)(6)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5992          1720008809446 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720008809447 2024.07.03 15:43:29)
	(_source(\../src/alu_test.vhd\))
	(_parameters tan)
	(_code fef0aeaea9aafce8a9abbda5aaf9faf8fcfba8f8ff)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(33686019 33686018 33686018 33686018)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2087          1720008848630 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720008848631 2024.07.03 15:44:08)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 11141716434740074243524a451710174216141710)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0)(11)(12)(13)(14)(15)(2(4))(2(d_3_0))(4)(5)(6)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5992          1720008848693 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720008848694 2024.07.03 15:44:08)
	(_source(\../src/alu_test.vhd\))
	(_parameters tan)
	(_code 50545353520452460705130b045754565255065651)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2087          1720008895251 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720008895252 2024.07.03 15:44:55)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 237076277375723570716078772522257024262522)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0)(11)(12)(13)(14)(15)(2(4))(2(d_3_0))(4)(5)(6)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5993          1720008895310 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720008895311 2024.07.03 15:44:55)
	(_source(\../src/alu_test.vhd\))
	(_parameters tan)
	(_code 61333161623563773634223a356665676364376760)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2087          1720008961510 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720008961511 2024.07.03 15:46:01)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code fcafabacfcaaadeaafaebfa7a8fafdfaaffbf9fafd)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0)(11)(12)(13)(14)(15)(2(4))(2(d_3_0))(4)(5)(6)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5993          1720008961580 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720008961581 2024.07.03 15:46:01)
	(_source(\../src/alu_test.vhd\))
	(_parameters tan)
	(_code 4a1b4e48191e485c1d1f09111e4d4e4c484f1c4c4b)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2087          1720009219544 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720009219545 2024.07.03 15:50:19)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code ebb9bcb8eabdbafdb8b9a8b0bfedeaedb8eceeedea)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0)(11)(12)(13)(14)(15)(2(4))(2(d_3_0))(4)(5)(6)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 6000          1720009219608 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720009219609 2024.07.03 15:50:19)
	(_source(\../src/alu_test.vhd\))
	(_parameters tan)
	(_code 2a782e2e797e283c7d7f69717e2d2e2c282f7c2c2b)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2083          1720009385945 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720009385946 2024.07.03 15:53:05)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code f2f2faa2a3a4a3e4a1a7b1a9a6f4f3f4a1f5f7f4f3)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0)(11)(12)(13)(14)(15)(2(4))(2(d_3_0))(4)(5)(6)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 6000          1720009386031 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720009386032 2024.07.03 15:53:06)
	(_source(\../src/alu_test.vhd\))
	(_parameters tan)
	(_code 40411542421442561715031b144744464245164641)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2079          1720009628455 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720009628456 2024.07.03 15:57:08)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 45421047131314531617061e114344431642404344)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0)(11)(12)(13)(14)(15)(2(4))(2(d_3_0))(4)(5)(6)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 6000          1720009628537 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720009628538 2024.07.03 15:57:08)
	(_source(\../src/alu_test.vhd\))
	(_parameters tan)
	(_code 9395c39c92c79185c4c6d0c8c79497959196c59592)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 6000          1720009711367 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720009711368 2024.07.03 15:58:31)
	(_source(\../src/alu_test.vhd\))
	(_parameters tan)
	(_code 20212524227422367775637b742724262225762621)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2079          1720009958828 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720009958829 2024.07.03 16:02:38)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code bdb9bbe9baebecabefbafee6e9bbbcbbeebab8bbbc)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0)(11)(12)(13)(14)(15)(2(4))(2(d_3_0))(4)(5)(6)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 6000          1720009958914 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720009958915 2024.07.03 16:02:38)
	(_source(\../src/alu_test.vhd\))
	(_parameters tan)
	(_code 1a1f161d494e180c4d4f59414e1d1e1c181f4c1c1b)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2079          1720010310252 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720010310253 2024.07.03 16:08:30)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 7b757e7a7a2d2a6d297c38202f7d7a7d287c7e7d7a)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_trgt(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0)(11)(12)(13)(14)(15)(2(4))(2(d_3_0))(4)(5)(6)(9))(_dssslsensitivity 1)(_mon)(_read(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 6000          1720010310322 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720010310323 2024.07.03 16:08:30)
	(_source(\../src/alu_test.vhd\))
	(_parameters tan)
	(_code c9c6c99cc29dcbdf9e9c8a929dcecdcfcbcc9fcfc8)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2087          1720010397456 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720010397457 2024.07.03 16:09:57)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code 1e4c161918484f084c195d454a181f184d191b181f)
	(_coverage d)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0))(_mon)(_read(11)(12)(13)(14)(15)(1)(2(4))(2(d_3_0))(4)(5)(6)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5962          1720010397572 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720010397573 2024.07.03 16:09:57)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code 9bc89694cbcf998dccced8c0cf9c9f9d999ecd9d9a)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2153          1720011841858 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720011841859 2024.07.03 16:34:01)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code 54075657030205420657170f005255520753515255)
	(_coverage d)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(11)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0))(_mon)(_read(11)(12)(15)(1)(2(4))(2(d_3_0))(4)(5)(6)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5962          1720011841945 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720011841946 2024.07.03 16:34:01)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code b2e0b5e6b2e6b0a4e5e7f1e9e6b5b6b4b0b7e4b4b3)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2153          1720011927968 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720011927969 2024.07.03 16:35:27)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code b1b4b3e5e3e7e0a7e3b2f2eae5b7b0b7e2b6b4b7b0)
	(_coverage d)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10)(11))(_sens(0))(_mon)(_read(1)(2(4))(2(d_3_0))(4)(5)(6)(9)(11)(12)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5962          1720011928050 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720011928051 2024.07.03 16:35:28)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code 0f0b0f095b5b0d19585a4c545b080b090d0a59090e)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2153          1720012111134 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720012111135 2024.07.03 16:38:31)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code 35656230636364236736766e613334336632303334)
	(_coverage d)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(11)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0))(_mon)(_read(11)(12)(15)(1)(2(4))(2(d_3_0))(4)(5)(6)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5962          1720012111206 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720012111207 2024.07.03 16:38:31)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code 83d2d18d82d78195d4d6c0d8d78487858186d58582)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2153          1720012231589 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720012231590 2024.07.03 16:40:31)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code bae8beeeb8ecebace8b9f9e1eebcbbbce9bdbfbcbb)
	(_coverage d)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(11)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0))(_mon)(_read(11)(12)(15)(1)(2(4))(2(d_3_0))(4)(5)(6)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5962          1720012231667 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720012231668 2024.07.03 16:40:31)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code 085b0a0e025c0a1e5f5d4b535c0f0c0e0a0d5e0e09)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2095          1720013089330 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720013089331 2024.07.03 16:54:49)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code 41121343131710571213021a154740471246444740)
	(_coverage d)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0))(_mon)(_read(11)(12)(13)(14)(15)(1)(2(4))(2(d_3_0))(4)(5)(6)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5962          1720013089416 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720013089417 2024.07.03 16:54:49)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code 9eccc991c9ca9c88c9cbddc5ca999a989c9bc8989f)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2095          1720013234742 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720013234743 2024.07.03 16:57:14)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code 4f4b4a4d4a191e591c1d0c141b494e491c484a494e)
	(_coverage d)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0))(_mon)(_read(11)(12)(13)(14)(15)(1)(2(4))(2(d_3_0))(4)(5)(6)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 6109          1720013234810 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720013234811 2024.07.03 16:57:14)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code 8d888d83dbd98f9bdadeced6d98a898b8f88db8b8c)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1802465132 544497952 1701995880 540680225)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2095          1720013282395 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720013282396 2024.07.03 16:58:02)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code 67353367333136713435243c336166613460626166)
	(_coverage d)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0))(_mon)(_read(11)(12)(13)(14)(15)(1)(2(4))(2(d_3_0))(4)(5)(6)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 6109          1720013282462 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720013282463 2024.07.03 16:58:02)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code b5e6e4e1b2e1b7a3e2e6f6eee1b2b1b3b7b0e3b3b4)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1802465132 544497952 1701995880 540680225)
		(33686019 33686018 33686018 33686018)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2095          1720013328994 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720013328995 2024.07.03 16:58:48)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code 79767c78232f286f2a2b3a222d7f787f2a7e7c7f78)
	(_coverage d)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0))(_mon)(_read(11)(12)(13)(14)(15)(1)(2(4))(2(d_3_0))(4)(5)(6)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 6109          1720013329081 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720013329082 2024.07.03 16:58:49)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code d6d8d684d282d4c08185958d82d1d2d0d4d380d0d7)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(2 SIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1802465132 544497952 1701995880 540680225)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 5962          1720013618579 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720013618580 2024.07.03 17:03:38)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code b2e3e0e6b2e6b0a4e5e1f1e9e6b5b6b4b0b7e4b4b3)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2095          1720013668885 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720013668886 2024.07.03 17:04:28)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code 2b7e2e2f2a7d7a3d787b68707f2d2a2d782c2e2d2a)
	(_coverage d)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0))(_mon)(_read(11)(12)(13)(14)(15)(1)(2(4))(2(d_3_0))(4)(5)(6)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5962          1720013668975 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720013668976 2024.07.03 17:04:28)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code 89dd898782dd8b9fdedacad2dd8e8d8f8b8cdf8f88)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2095          1720013830993 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720013830994 2024.07.03 17:07:10)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code 696c3c69333f387f3a3b2a323d6f686f3a6e6c6f68)
	(_coverage d)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0))(_mon)(_read(11)(12)(13)(14)(15)(1)(2(4))(2(d_3_0))(4)(5)(6)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 6113          1720013831074 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720013831075 2024.07.03 17:07:11)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code b7b3e7e3b2e3b5a1e0e4f4ece3b0b3b1b5b2e1b1b6)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1802465132 544497952 1701995880 540680225)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2095          1720014521784 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720014521785 2024.07.03 17:18:41)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code d580d387838384c387d6968e81d3d4d386d2d0d3d4)
	(_coverage d)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0))(_mon)(_read(11)(12)(13)(14)(15)(1)(2(4))(2(d_3_0))(4)(5)(6)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 6113          1720014521869 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720014521870 2024.07.03 17:18:41)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code 24702820227026327377677f702320222621722225)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1802465132 544497952 1701995880 540680225)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2095          1720014646594 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720014646595 2024.07.03 17:20:46)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code 520505510304034400511109065453540155575453)
	(_coverage d)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0))(_mon)(_read(11)(12)(13)(14)(15)(1)(2(4))(2(d_3_0))(4)(5)(6)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 6113          1720014646682 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720014646683 2024.07.03 17:20:46)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code b0e6e2e4b2e4b2a6e7e3f3ebe4b7b4b6b2b5e6b6b1)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1802465132 544497952 1701995880 540680225)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2095          1720014698575 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720014698576 2024.07.03 17:21:38)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code 636233633335327531602038376562653064666562)
	(_coverage d)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0))(_mon)(_read(11)(12)(13)(14)(15)(1)(2(4))(2(d_3_0))(4)(5)(6)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 6113          1720014698664 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720014698665 2024.07.03 17:21:38)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code c0c09595c294c2d69793839b94c7c4c6c2c596c6c1)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1802465132 544497952 1701995880 540680225)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2067          1720014927043 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720014927044 2024.07.03 17:25:27)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code d787d085838186c184d1948c83d1d6d184d0d2d1d6)
	(_coverage d)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0))(_mon)(_read(11)(12)(15)(1)(2(4))(2(d_3_0))(4)(5)(6)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5962          1720014927140 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720014927141 2024.07.03 17:25:27)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code 35643630326137236266766e613231333730633334)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2067          1720014980705 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720014980706 2024.07.03 17:26:20)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code 70257971232621662376332b247671762377757671)
	(_coverage d)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0))(_mon)(_read(11)(12)(15)(1)(2(4))(2(d_3_0))(4)(5)(6)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5962          1720014980775 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720014980776 2024.07.03 17:26:20)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code beeab2eae9eabca8e9e9fde5eab9bab8bcbbe8b8bf)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2067          1720015172861 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720015172862 2024.07.03 17:29:32)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code 0c580a0a0c5a5d1a5c5c4f57580a0d0a5f0b090a0d)
	(_coverage d)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0))(_mon)(_read(11)(12)(15)(1)(2(4))(2(d_3_0))(4)(5)(6)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5962          1720015172952 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720015172953 2024.07.03 17:29:32)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code 6a3f696a393e687c3d3d29313e6d6e6c686f3c6c6b)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2067          1720195434568 Behavioral
(_unit VHDL(alu 0 13(behavioral 0 28))
	(_version vef)
	(_time 1720195434569 2024.07.05 19:33:54)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code 2b7c7c2f2a7d7a3d7b7b68707f2d2a2d782c2e2d2a)
	(_coverage d)
	(_ent
		(_time 1719933821827)
	)
	(_object
		(_port(_int clk_in -1 0 14(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 17(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 17(_ent(_in))))
		(_port(_int rM_data_in 1 0 18(_ent(_in))))
		(_port(_int rN_data_in 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 20(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 20(_ent(_in))))
		(_port(_int result_out 1 0 21(_ent(_out))))
		(_port(_int branch_out -1 0 22(_ent(_out))))
		(_port(_int rD_write_enable_in -1 0 23(_ent(_in))))
		(_port(_int rD_write_enable_out -1 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 29(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 29(_arch(_uni))))
		(_sig(_int signed_sub 3 0 30(_arch(_uni))))
		(_sig(_int bothpos -1 0 31(_arch(_uni))))
		(_sig(_int bothneg -1 0 32(_arch(_uni))))
		(_sig(_int overflow -1 0 33(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(7(d_11_0))(7(12))(7(13))(7(14))(7(15))(7)(8)(10))(_sens(0))(_mon)(_read(11)(12)(15)(1)(2(4))(2(d_3_0))(4)(5)(6)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5962          1720195434621 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720195434622 2024.07.05 19:33:54)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code 693f3b69623d6b7f3e3e2a323d6e6d6f6b6c3f6f68)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2055          1720205434556 Behavioral
(_unit VHDL(alu 0 4(behavioral 0 18))
	(_version vef)
	(_time 1720205434557 2024.07.05 22:20:34)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code 9b999f949acdca8d939dd8c0cf9d9a9dc89c9e9d9a)
	(_coverage d)
	(_ent
		(_time 1720205434553)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 8(_ent(_in))))
		(_port(_int rM_data_in 1 0 9(_ent(_in))))
		(_port(_int rN_data_in 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 11(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 12(_ent(_in))))
		(_port(_int result_out 1 0 13(_ent(_out))))
		(_port(_int branch_out -1 0 14(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 19(_arch(_uni))))
		(_sig(_int signed_sub 3 0 20(_arch(_uni))))
		(_sig(_int bothpos -1 0 21(_arch(_uni))))
		(_sig(_int bothneg -1 0 22(_arch(_uni))))
		(_sig(_int overflow -1 0 23(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(8(d_11_0))(8(12))(8(13))(8(14))(8(15))(8)(9)(10))(_sens(0))(_mon)(_read(1)(2(4))(2(d_3_0))(4)(5)(6)(7)(11)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 6345          1720205434589 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720205434590 2024.07.05 22:20:34)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code bbb8baefebefb9adececf8e0efbcbfbdb9beedbdba)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((rD_write_enable_in)(rD_write_enable_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2055          1720205496285 Behavioral
(_unit VHDL(alu 0 4(behavioral 0 18))
	(_version vef)
	(_time 1720205496286 2024.07.05 22:21:36)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code b2b7b5e6e3e4e3a4bab4f1e9e6b4b3b4e1b5b7b4b3)
	(_coverage d)
	(_ent
		(_time 1720205434552)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 8(_ent(_in))))
		(_port(_int rM_data_in 1 0 9(_ent(_in))))
		(_port(_int rN_data_in 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 11(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 12(_ent(_in))))
		(_port(_int result_out 1 0 13(_ent(_out))))
		(_port(_int branch_out -1 0 14(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 19(_arch(_uni))))
		(_sig(_int signed_sub 3 0 20(_arch(_uni))))
		(_sig(_int bothpos -1 0 21(_arch(_uni))))
		(_sig(_int bothneg -1 0 22(_arch(_uni))))
		(_sig(_int overflow -1 0 23(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(8(d_11_0))(8(12))(8(13))(8(14))(8(15))(8)(9)(10))(_sens(0))(_mon)(_read(11)(12)(1)(2(4))(2(d_3_0))(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 6345          1720205496312 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720205496313 2024.07.05 22:21:36)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code d1d5d383d285d3c78686928a85d6d5d7d3d487d7d0)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int result_out 4 0 29(_ent (_out))))
				(_port(_int branch_out -1 0 30(_ent (_out))))
				(_port(_int rD_write_enable_in -1 0 31(_ent (_in))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_in)(rD_write_enable_in))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
			(_port
				((clk_in)(clk_in))
				((enable_in)(enable_in))
				((alu_op_in)(alu_op_in))
				((pc_in)(pc_in))
				((rM_data_in)(rM_data_in))
				((rN_data_in)(rN_data_in))
				((imm_data_in)(imm_data_in))
				((rD_write_enable_in)(rD_write_enable_in))
				((result_out)(result_out))
				((branch_out)(branch_out))
				((rD_write_enable_out)(rD_write_enable_out))
			)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int result_out 1 0 16(_arch(_uni))))
		(_sig(_int branch_out -1 0 17(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 56(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 65(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(9))(_mon)(_read(7)(8)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2055          1720207989114 Behavioral
(_unit VHDL(alu 0 4(behavioral 0 18))
	(_version vef)
	(_time 1720207989115 2024.07.05 23:03:09)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code 5e5c5f5d58080f4856581d050a585f580d595b585f)
	(_coverage d)
	(_ent
		(_time 1720205434552)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 8(_ent(_in))))
		(_port(_int rM_data_in 1 0 9(_ent(_in))))
		(_port(_int rN_data_in 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 11(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 12(_ent(_in))))
		(_port(_int result_out 1 0 13(_ent(_out))))
		(_port(_int branch_out -1 0 14(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 19(_arch(_uni))))
		(_sig(_int signed_sub 3 0 20(_arch(_uni))))
		(_sig(_int bothpos -1 0 21(_arch(_uni))))
		(_sig(_int bothneg -1 0 22(_arch(_uni))))
		(_sig(_int overflow -1 0 23(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(8(d_11_0))(8(12))(8(13))(8(14))(8(15))(8)(9)(10))(_sens(0))(_mon)(_read(11)(12)(1)(2(4))(2(d_3_0))(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5962          1720207989145 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720207989146 2024.07.05 23:03:09)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code 7d7e797c2b297f6b2a7e3e26297a797b7f782b7b7c)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 29(_ent (_in))))
				(_port(_int result_out 4 0 30(_ent (_out))))
				(_port(_int branch_out -1 0 31(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 39(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int result_out 1 0 17(_arch(_uni))))
		(_sig(_int branch_out -1 0 18(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 62(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(7))(_mon)(_read(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2055          1720207994914 Behavioral
(_unit VHDL(alu 0 4(behavioral 0 18))
	(_version vef)
	(_time 1720207994915 2024.07.05 23:03:14)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code 03000505535552150b054058570502055004060502)
	(_coverage d)
	(_ent
		(_time 1720205434552)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 8(_ent(_in))))
		(_port(_int rM_data_in 1 0 9(_ent(_in))))
		(_port(_int rN_data_in 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 11(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 12(_ent(_in))))
		(_port(_int result_out 1 0 13(_ent(_out))))
		(_port(_int branch_out -1 0 14(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 19(_arch(_uni))))
		(_sig(_int signed_sub 3 0 20(_arch(_uni))))
		(_sig(_int bothpos -1 0 21(_arch(_uni))))
		(_sig(_int bothneg -1 0 22(_arch(_uni))))
		(_sig(_int overflow -1 0 23(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(8(d_11_0))(8(12))(8(13))(8(14))(8(15))(8)(9)(10))(_sens(0))(_mon)(_read(11)(12)(1)(2(4))(2(d_3_0))(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5962          1720207994935 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720207994936 2024.07.05 23:03:14)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code 222021262276203475216179762526242027742423)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 29(_ent (_in))))
				(_port(_int result_out 4 0 30(_ent (_out))))
				(_port(_int branch_out -1 0 31(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 39(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int result_out 1 0 17(_arch(_uni))))
		(_sig(_int branch_out -1 0 18(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 62(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(7))(_mon)(_read(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2055          1720208584750 Behavioral
(_unit VHDL(alu 0 4(behavioral 0 18))
	(_version vef)
	(_time 1720208584751 2024.07.05 23:13:04)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code 16151011434047001f45554d421017104511131017)
	(_coverage d)
	(_ent
		(_time 1720205434552)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 8(_ent(_in))))
		(_port(_int rM_data_in 1 0 9(_ent(_in))))
		(_port(_int rN_data_in 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 11(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 12(_ent(_in))))
		(_port(_int result_out 1 0 13(_ent(_out))))
		(_port(_int branch_out -1 0 14(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int signed_add 3 0 19(_arch(_uni))))
		(_sig(_int signed_sub 3 0 20(_arch(_uni))))
		(_sig(_int bothpos -1 0 21(_arch(_uni))))
		(_sig(_int bothneg -1 0 22(_arch(_uni))))
		(_sig(_int overflow -1 0 23(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(8(d_11_0))(8(12))(8(13))(8(14))(8(15))(8)(9)(10))(_sens(0))(_mon)(_read(11)(12)(1)(2(4))(2(d_3_0))(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5962          1720208584779 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720208584780 2024.07.05 23:13:04)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code 36343533326234206135756d623132303433603037)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 29(_ent (_in))))
				(_port(_int result_out 4 0 30(_ent (_out))))
				(_port(_int branch_out -1 0 31(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 39(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int result_out 1 0 17(_arch(_uni))))
		(_sig(_int branch_out -1 0 18(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 62(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(7))(_mon)(_read(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 5962          1720209126254 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720209126255 2024.07.05 23:22:06)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code 525c07515206504405511109065556545057045453)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 29(_ent (_in))))
				(_port(_int result_out 4 0 30(_ent (_out))))
				(_port(_int branch_out -1 0 31(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 39(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int result_out 1 0 17(_arch(_uni))))
		(_sig(_int branch_out -1 0 18(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 62(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(7))(_mon)(_read(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
V 000051 55 1733          1720209444413 Behavioral
(_unit VHDL(alu 0 4(behavioral 0 18))
	(_version vef)
	(_time 1720209444414 2024.07.05 23:27:24)
	(_source(\../src/alu.vhd\))
	(_parameters dbg tan)
	(_code 1f1e1b181a494e0916115c444b191e194c181a191e)
	(_coverage d)
	(_ent
		(_time 1720205434552)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int enable_in -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int alu_op_in 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_in 1 0 8(_ent(_in))))
		(_port(_int rM_data_in 1 0 9(_ent(_in))))
		(_port(_int rN_data_in 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_data_in 2 0 11(_ent(_in))))
		(_port(_int rD_write_enable_in -1 0 12(_ent(_in))))
		(_port(_int result_out 1 0 13(_ent(_out))))
		(_port(_int branch_out -1 0 14(_ent(_out))))
		(_port(_int rD_write_enable_out -1 0 15(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(8(d_11_0))(8(12))(8(13))(8(14))(8(15))(8)(9)(10))(_sens(0))(_mon)(_read(1)(2(4))(2(d_3_0))(4)(5)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 5962          1720209444446 Behavioral
(_unit VHDL(tb_alu 0 5(behavioral 0 8))
	(_version vef)
	(_time 1720209444447 2024.07.05 23:27:24)
	(_source(\../src/alu_test.vhd\))
	(_parameters dbg tan)
	(_code 4e4e4f4c191a4c58194d0d151a494a484c4b18484f)
	(_coverage d)
	(_ent
		(_time 1719934055531)
	)
	(_comp
		(alu
			(_object
				(_port(_int clk_in -1 0 22(_ent (_in))))
				(_port(_int enable_in -1 0 23(_ent (_in))))
				(_port(_int alu_op_in 3 0 24(_ent (_in))))
				(_port(_int pc_in 4 0 25(_ent (_in))))
				(_port(_int rM_data_in 4 0 26(_ent (_in))))
				(_port(_int rN_data_in 4 0 27(_ent (_in))))
				(_port(_int imm_data_in 5 0 28(_ent (_in))))
				(_port(_int rD_write_enable_in -1 0 29(_ent (_in))))
				(_port(_int result_out 4 0 30(_ent (_out))))
				(_port(_int branch_out -1 0 31(_ent (_out))))
				(_port(_int rD_write_enable_out -1 0 32(_ent (_out))))
			)
		)
	)
	(_inst uut 0 39(_comp alu)
		(_port
			((clk_in)(clk_in))
			((enable_in)(enable_in))
			((alu_op_in)(alu_op_in))
			((pc_in)(pc_in))
			((rM_data_in)(rM_data_in))
			((rN_data_in)(rN_data_in))
			((imm_data_in)(imm_data_in))
			((rD_write_enable_in)(rD_write_enable_in))
			((result_out)(result_out))
			((branch_out)(branch_out))
			((rD_write_enable_out)(rD_write_enable_out))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_sig(_int clk_in -1 0 9(_arch(_uni((i 2))))))
		(_sig(_int enable_in -1 0 10(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int alu_op_in 0 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 12(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_in 1 0 12(_arch(_uni((_others(i 2)))))))
		(_sig(_int rM_data_in 1 0 13(_arch(_uni))))
		(_sig(_int rN_data_in 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int imm_data_in 2 0 15(_arch(_uni))))
		(_sig(_int rD_write_enable_in -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int result_out 1 0 17(_arch(_uni))))
		(_sig(_int branch_out -1 0 18(_arch(_uni))))
		(_sig(_int rD_write_enable_out -1 0 19(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 24(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 28(_array -1((_dto i 7 i 0)))))
		(_cnst(_int clk_period -2 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(clk_process(_arch 0 0 54(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 62(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(6)(7))(_mon)(_read(8)(9)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 2)
		(33686018 33686018 33686018 33686019)
		(1953719636 1935762208 540090469 1818845542 3040357)
		(1953719636 1935762208 540090469 1936941424 3040357)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686019 2)
		(1953719636 1935762208 540156005 1818845542 3040357)
		(1953719636 1935762208 540156005 1936941424 3040357)
		(33686018 33686018 33686018 33751555)
		(33686018 3)
		(33686018 33686018 33686018 50529026)
		(1953719636 1935762208 540221541 1818845542 3040357)
		(1953719636 1935762208 540221541 1936941424 3040357)
		(33686019 33686018 33686018 33686018)
		(33686019 3)
		(1953719636 1935762208 540287077 1818845542 3040357)
		(1953719636 1935762208 540287077 1936941424 3040357)
		(50529027 50529027 50529027 50529027)
		(50463234 2)
		(33686018 33686018 33686018 33686018)
		(1953719636 1935762208 540352613 1818845542 3040357)
		(1953719636 1935762208 540352613 1936941424 3040357)
		(50529027 33686018 50529027 33686018)
		(33686018 50529027 33686018 50529027)
		(50463234 3)
		(1953719636 1935762208 540418149 1818845542 3040357)
		(1953719636 1935762208 540418149 1936941424 3040357)
		(33751554 2)
		(1953719636 1935762208 540483685 1818845542 3040357)
		(1953719636 1935762208 540483685 1936941424 3040357)
		(33751554 3)
		(1953719636 1935762208 540549221 1818845542 3040357)
		(1953719636 1935762208 540549221 1936941424 3040357)
		(33686018 33686018 33686018 33686274)
		(50528770 2)
		(33686018 33686018 50463234 33686018)
		(1953719636 1935762208 540614757 1818845542 3040357)
		(1953719636 1935762208 540614757 1936941424 3040357)
		(50528770 3)
		(1953719636 1935762208 808525925 1767990816 778331500)
		(1953719636 1935762208 808525925 1935765536 778331507)
		(33686274 2)
		(1953719636 1935762208 825303141 1767990816 778331500)
		(1953719636 1935762208 825303141 1935765536 778331507)
		(1953719636 1935762208 842080357 1767990816 778331500)
		(1953719636 1935762208 842080357 1935765536 778331507)
		(50529026 33686018 33686018 33686018)
		(50463490 2)
		(1953719636 1935762208 858857573 1767990816 778331500)
		(1953719636 1935762208 858857573 1935765536 778331507)
		(50463234 33751554 50528770 33686274)
		(50463490 33751810)
		(33686275 3)
		(1953719636 1935762208 875634789 1767990816 778331500)
		(1953719636 1935762208 875634789 1935765536 778331507)
		(50463490 3)
		(33686018 33686018 50463490 33751810)
		(1953719636 1935762208 892412005 1767990816 778331500)
		(1953719636 1935762208 892412005 1935765536 778331507)
		(50463491 3)
		(50463490 33751810 33686018 33686018)
		(1953719636 1935762208 909189221 1767990816 778331500)
		(1953719636 1935762208 909189221 1935765536 778331507)
		(33751810 2)
		(1953719636 1935762208 925966437 1767990816 778331500)
		(1953719636 1935762208 925966437 1935765536 778331507)
		(50463490 33751810 50529026 33686019)
		(33751810 3)
		(1953719636 1935762208 942743653 1767990816 778331500)
		(1953719636 1935762208 942743653 1935765536 778331507)
	)
	(_model . Behavioral 2 -1)
)
