Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: CacheController.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CacheController.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CacheController"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : CacheController
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/student2/aacharya/Desktop/COE758/lab_project_1/sdram.vhd" in Library work.
Architecture behavioral of Entity sdramcontroller is up to date.
Compiling vhdl file "/home/student2/aacharya/Desktop/COE758/lab_project_1/CacheController.vhd" in Library work.
Entity <CacheController> compiled.
Entity <CacheController> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <CacheController> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <SDRAMController> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <CacheController> in library <work> (Architecture <Behavioral>).
WARNING:Xst:2211 - "/home/student2/aacharya/Desktop/COE758/lab_project_1/CacheController.vhd" line 134: Instantiating black box module <CPU_gen>.
WARNING:Xst:2211 - "/home/student2/aacharya/Desktop/COE758/lab_project_1/CacheController.vhd" line 136: Instantiating black box module <SRAM>.
WARNING:Xst:2211 - "/home/student2/aacharya/Desktop/COE758/lab_project_1/CacheController.vhd" line 137: Instantiating black box module <icon>.
WARNING:Xst:2211 - "/home/student2/aacharya/Desktop/COE758/lab_project_1/CacheController.vhd" line 138: Instantiating black box module <ila>.
Entity <CacheController> analyzed. Unit <CacheController> generated.

Analyzing Entity <SDRAMController> in library <work> (Architecture <behavioral>).
Entity <SDRAMController> analyzed. Unit <SDRAMController> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <SDRAMController>.
    Related source file is "/home/student2/aacharya/Desktop/COE758/lab_project_1/sdram.vhd".
WARNING:Xst:647 - Input <ADDR<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Using one-hot encoding for signal <counter>.
    Found 8-bit register for signal <DOUT>.
    Found 2-bit register for signal <counter>.
    Found 8-bit 32-to-1 multiplexer for signal <DOUT$mux0000> created at line 58.
    Found 8-bit 8-to-1 multiplexer for signal <DOUT$mux0001> created at line 58.
    Found 8-bit 8-to-1 multiplexer for signal <DOUT$mux0002> created at line 58.
    Found 8-bit 8-to-1 multiplexer for signal <DOUT$mux0003> created at line 58.
    Found 8-bit 8-to-1 multiplexer for signal <DOUT$mux0004> created at line 58.
    Found 8-bit 8-to-1 multiplexer for signal <DOUT$mux0005> created at line 58.
    Found 8-bit 8-to-1 multiplexer for signal <DOUT$mux0006> created at line 58.
    Found 8-bit 8-to-1 multiplexer for signal <DOUT$mux0007> created at line 58.
    Found 8-bit 8-to-1 multiplexer for signal <DOUT$mux0008> created at line 58.
    Found 8-bit 8-to-1 multiplexer for signal <DOUT$mux0009> created at line 58.
    Found 8-bit 8-to-1 multiplexer for signal <DOUT$mux0010> created at line 58.
    Found 8-bit 8-to-1 multiplexer for signal <DOUT$mux0011> created at line 58.
    Found 8-bit 8-to-1 multiplexer for signal <DOUT$mux0012> created at line 58.
    Found 8-bit 8-to-1 multiplexer for signal <DOUT$mux0013> created at line 58.
    Found 8-bit 8-to-1 multiplexer for signal <DOUT$mux0014> created at line 58.
    Found 8-bit 8-to-1 multiplexer for signal <DOUT$mux0015> created at line 58.
    Found 8-bit 8-to-1 multiplexer for signal <DOUT$mux0016> created at line 58.
    Found 8-bit 8-to-1 multiplexer for signal <DOUT$mux0017> created at line 58.
    Found 8-bit 8-to-1 multiplexer for signal <DOUT$mux0018> created at line 58.
    Found 8-bit 8-to-1 multiplexer for signal <DOUT$mux0019> created at line 58.
    Found 8-bit 8-to-1 multiplexer for signal <DOUT$mux0020> created at line 58.
    Found 8-bit 8-to-1 multiplexer for signal <DOUT$mux0021> created at line 58.
    Found 8-bit 8-to-1 multiplexer for signal <DOUT$mux0022> created at line 58.
    Found 8-bit 8-to-1 multiplexer for signal <DOUT$mux0023> created at line 58.
    Found 8-bit 8-to-1 multiplexer for signal <DOUT$mux0024> created at line 58.
    Found 8-bit 8-to-1 multiplexer for signal <DOUT$mux0025> created at line 58.
    Found 8-bit 8-to-1 multiplexer for signal <DOUT$mux0026> created at line 58.
    Found 8-bit 8-to-1 multiplexer for signal <DOUT$mux0027> created at line 58.
    Found 8-bit 8-to-1 multiplexer for signal <DOUT$mux0028> created at line 58.
    Found 8-bit 8-to-1 multiplexer for signal <DOUT$mux0029> created at line 58.
    Found 8-bit 8-to-1 multiplexer for signal <DOUT$mux0030> created at line 58.
    Found 8-bit 8-to-1 multiplexer for signal <DOUT$mux0031> created at line 58.
    Found 8-bit 8-to-1 multiplexer for signal <DOUT$mux0032> created at line 58.
    Found 256-bit register for signal <RAM_SIG<0>>.
    Found 256-bit register for signal <RAM_SIG<1>>.
    Found 256-bit register for signal <RAM_SIG<2>>.
    Found 256-bit register for signal <RAM_SIG<3>>.
    Found 256-bit register for signal <RAM_SIG<4>>.
    Found 256-bit register for signal <RAM_SIG<5>>.
    Found 256-bit register for signal <RAM_SIG<6>>.
    Found 256-bit register for signal <RAM_SIG<7>>.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <RAM_SIG<0>>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <RAM_SIG<1>>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <RAM_SIG<2>>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <RAM_SIG<3>>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <RAM_SIG<4>>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <RAM_SIG<5>>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <RAM_SIG<6>>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <RAM_SIG<7>>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 2058 D-type flip-flop(s).
	inferred 264 Multiplexer(s).
Unit <SDRAMController> synthesized.


Synthesizing Unit <CacheController>.
    Related source file is "/home/student2/aacharya/Desktop/COE758/lab_project_1/CacheController.vhd".
WARNING:Xst:653 - Signal <trig0<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <offset> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ila_data<99>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
    Found 8x8-bit single-port RAM <Mram_Memory_TAG> for signal <Memory_TAG>.
    Found finite state machine <FSM_0> for signal <st1>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <CPU_Din>.
    Found 1-bit register for signal <CPU_RDY>.
    Found 8-bit register for signal <cpu_tag>.
    Found 8-bit register for signal <DIRTY_BIT>.
    Found 1-bit 8-to-1 multiplexer for signal <DIRTY_BIT$mux0000> created at line 170.
    Found 3-bit register for signal <index>.
    Found 16-bit register for signal <SDRAM_ADD>.
    Found 8-bit register for signal <SDRAM_Din>.
    Found 32-bit register for signal <SDRAM_MM_Counter>.
    Found 32-bit adder for signal <SDRAM_MM_Counter$addsub0000> created at line 281.
    Found 1-bit register for signal <SDRAM_MSTRB>.
    Found 32-bit register for signal <SDRAM_OFFSET>.
    Found 32-bit adder for signal <SDRAM_OFFSET$addsub0000>.
    Found 1-bit register for signal <SDRAM_W_R>.
    Found 8-bit register for signal <SRAMADD>.
    Found 8-bit register for signal <SRAMDin>.
    Found 1-bit register for signal <SRAMWen<0>>.
    Found 8-bit comparator equal for signal <st1$cmp_eq0000> created at line 161.
    Found 1-bit register for signal <TAGWen>.
    Found 8-bit register for signal <VALID_BIT>.
    Found 1-bit 8-to-1 multiplexer for signal <VALID_BIT$mux0000> created at line 161.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 RAM(s).
	inferred 144 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <CacheController> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x8-bit single-port RAM                               : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 310
 1-bit register                                        : 45
 2-bit register                                        : 1
 3-bit register                                        : 1
 32-bit register                                       : 2
 8-bit register                                        : 261
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 35
 1-bit 8-to-1 multiplexer                              : 2
 8-bit 32-to-1 multiplexer                             : 1
 8-bit 8-to-1 multiplexer                              : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <st1/FSM> on signal <st1[1:6]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000001
 0101  | 000010
 0010  | 000100
 0100  | 001000
 0011  | 010000
 0001  | 100000
-------------------
WARNING:Xst:1426 - The value init of the FF/Latch counter_0 hinder the constant cleaning in the block SDRAM.
   You should achieve better results by setting this init to 0.
WARNING:Xst:2677 - Node <counter_1> of sequential type is unconnected in block <SDRAM>.

Synthesizing (advanced) Unit <CacheController>.
INFO:Xst:3231 - The small RAM <Mram_Memory_TAG> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <_cmp_eq0000_0> | high     |
    |     addrA          | connected to signal <index>         |          |
    |     diA            | connected to signal <cpu_tag>       |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <CacheController> synthesized (advanced).
WARNING:Xst:2677 - Node <counter_1> of sequential type is unconnected in block <SDRAMController>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# RAMs                                                 : 1
 8x8-bit single-port distributed RAM                   : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 2201
 Flip-Flops                                            : 2201
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 35
 1-bit 8-to-1 multiplexer                              : 2
 8-bit 32-to-1 multiplexer                             : 1
 8-bit 8-to-1 multiplexer                              : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch counter_0 hinder the constant cleaning in the block SDRAMController.
   You should achieve better results by setting this init to 0.
INFO:Xst:2261 - The FF/Latch <cpu_tag_2> in Unit <CacheController> is equivalent to the following FF/Latch, which will be removed : <SDRAM_ADD_10> 
INFO:Xst:2261 - The FF/Latch <cpu_tag_3> in Unit <CacheController> is equivalent to the following FF/Latch, which will be removed : <SDRAM_ADD_11> 
INFO:Xst:2261 - The FF/Latch <cpu_tag_4> in Unit <CacheController> is equivalent to the following FF/Latch, which will be removed : <SDRAM_ADD_12> 
INFO:Xst:2261 - The FF/Latch <cpu_tag_5> in Unit <CacheController> is equivalent to the following FF/Latch, which will be removed : <SDRAM_ADD_13> 
INFO:Xst:2261 - The FF/Latch <cpu_tag_6> in Unit <CacheController> is equivalent to the following FF/Latch, which will be removed : <SDRAM_ADD_14> 
INFO:Xst:2261 - The FF/Latch <cpu_tag_7> in Unit <CacheController> is equivalent to the following FF/Latch, which will be removed : <SDRAM_ADD_15> 
INFO:Xst:2261 - The FF/Latch <index_0> in Unit <CacheController> is equivalent to the following FF/Latch, which will be removed : <SDRAM_ADD_5> 
INFO:Xst:2261 - The FF/Latch <index_1> in Unit <CacheController> is equivalent to the following FF/Latch, which will be removed : <SDRAM_ADD_6> 
INFO:Xst:2261 - The FF/Latch <index_2> in Unit <CacheController> is equivalent to the following FF/Latch, which will be removed : <SDRAM_ADD_7> 
INFO:Xst:2261 - The FF/Latch <cpu_tag_0> in Unit <CacheController> is equivalent to the following FF/Latch, which will be removed : <SDRAM_ADD_8> 
INFO:Xst:2261 - The FF/Latch <cpu_tag_1> in Unit <CacheController> is equivalent to the following FF/Latch, which will be removed : <SDRAM_ADD_9> 
WARNING:Xst:2677 - Node <SDRAM_OFFSET_5> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <SDRAM_OFFSET_6> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <SDRAM_OFFSET_7> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <SDRAM_OFFSET_8> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <SDRAM_OFFSET_9> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <SDRAM_OFFSET_10> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <SDRAM_OFFSET_11> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <SDRAM_OFFSET_12> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <SDRAM_OFFSET_13> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <SDRAM_OFFSET_14> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <SDRAM_OFFSET_15> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <SDRAM_OFFSET_16> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <SDRAM_OFFSET_17> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <SDRAM_OFFSET_18> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <SDRAM_OFFSET_19> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <SDRAM_OFFSET_20> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <SDRAM_OFFSET_21> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <SDRAM_OFFSET_22> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <SDRAM_OFFSET_23> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <SDRAM_OFFSET_24> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <SDRAM_OFFSET_25> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <SDRAM_OFFSET_26> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <SDRAM_OFFSET_27> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <SDRAM_OFFSET_28> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <SDRAM_OFFSET_29> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <SDRAM_OFFSET_30> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <SDRAM_OFFSET_31> of sequential type is unconnected in block <CacheController>.

Optimizing unit <CacheController> ...

Optimizing unit <SDRAMController> ...

Mapping all equations...
WARNING:Xst:2036 - Inserting OBUF on port <CS> driven by black box <CPU_gen>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <WR_RD> driven by black box <CPU_gen>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <ADDR<15>> driven by black box <CPU_gen>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <ADDR<14>> driven by black box <CPU_gen>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <ADDR<13>> driven by black box <CPU_gen>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <ADDR<12>> driven by black box <CPU_gen>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <ADDR<11>> driven by black box <CPU_gen>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <ADDR<10>> driven by black box <CPU_gen>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <ADDR<9>> driven by black box <CPU_gen>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <ADDR<8>> driven by black box <CPU_gen>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <ADDR<7>> driven by black box <CPU_gen>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <ADDR<6>> driven by black box <CPU_gen>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <ADDR<5>> driven by black box <CPU_gen>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <ADDR<4>> driven by black box <CPU_gen>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <ADDR<3>> driven by black box <CPU_gen>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <ADDR<2>> driven by black box <CPU_gen>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <ADDR<1>> driven by black box <CPU_gen>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <ADDR<0>> driven by black box <CPU_gen>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <SRAM_DOUT<7>> driven by black box <SRAM>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <SRAM_DOUT<6>> driven by black box <SRAM>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <SRAM_DOUT<5>> driven by black box <SRAM>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <SRAM_DOUT<4>> driven by black box <SRAM>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <SRAM_DOUT<3>> driven by black box <SRAM>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <SRAM_DOUT<2>> driven by black box <SRAM>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <SRAM_DOUT<1>> driven by black box <SRAM>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <SRAM_DOUT<0>> driven by black box <SRAM>. Possible simulation mismatch.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CacheController, actual ratio is 45.
FlipFlop SDRAM_ADD_3 has been replicated 1 time(s)
FlipFlop SDRAM_MSTRB has been replicated 3 time(s)
FlipFlop SDRAM_W_R has been replicated 3 time(s)
FlipFlop index_0 has been replicated 2 time(s)
FlipFlop index_1 has been replicated 1 time(s)
FlipFlop index_2 has been replicated 1 time(s)
FlipFlop st1_FSM_FFd4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2181
 Flip-Flops                                            : 2181

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CacheController.ngr
Top Level Output File Name         : CacheController
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 86

Cell Usage :
# BELS                             : 4987
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 35
#      LUT2                        : 25
#      LUT2_D                      : 7
#      LUT3                        : 2357
#      LUT3_D                      : 14
#      LUT3_L                      : 1
#      LUT4                        : 1136
#      LUT4_D                      : 331
#      LUT4_L                      : 7
#      MUXCY                       : 43
#      MUXF5                       : 532
#      MUXF6                       : 266
#      MUXF7                       : 128
#      MUXF8                       : 64
#      VCC                         : 1
#      XORCY                       : 37
# FlipFlops/Latches                : 2181
#      FD                          : 59
#      FDE                         : 2089
#      FDS                         : 32
#      FDSE                        : 1
# RAMS                             : 8
#      RAM16X1S                    : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 85
#      IBUF                        : 1
#      OBUF                        : 84
# Others                           : 4
#      CPU_gen                     : 1
#      icon                        : 1
#      ila                         : 1
#      SRAM                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                     2117  out of   4656    45%  
 Number of Slice Flip Flops:           2181  out of   9312    23%  
 Number of 4 input LUTs:               3923  out of   9312    42%  
    Number used as logic:              3915
    Number used as RAMs:                  8
 Number of IOs:                          86
 Number of bonded IOBs:                  86  out of    232    37%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2189  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.071ns (Maximum Frequency: 141.416MHz)
   Minimum input arrival time before clock: 5.877ns
   Maximum output required time after clock: 4.866ns
   Maximum combinational path delay: 4.106ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.071ns (frequency: 141.416MHz)
  Total number of paths / destination ports: 55050 / 4310
-------------------------------------------------------------------------
Delay:               7.071ns (Levels of Logic = 4)
  Source:            SDRAM_MM_Counter_0 (FF)
  Destination:       SRAMDin_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: SDRAM_MM_Counter_0 to SRAMDin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              24   0.514   1.067  SDRAM_MM_Counter_0 (SDRAM_MM_Counter_0)
     LUT4:I3->O            1   0.612   0.000  _cmp_eq0000_wg_lut<7> (_cmp_eq0000_wg_lut<7>)
     MUXCY:S->O           35   0.752   1.104  _cmp_eq0000_wg_cy<7> (_cmp_eq0000)
     LUT3_D:I2->O          8   0.612   0.646  SRAMWen_0_mux00002 (SRAMWen_0_mux00002)
     LUT4:I3->O            1   0.612   0.357  SRAMDin_mux0000<7>_SW0 (N53)
     FDS:S                     0.795          SRAMDin_7
    ----------------------------------------
    Total                      7.071ns (3.897ns logic, 3.174ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 99 / 75
-------------------------------------------------------------------------
Offset:              5.877ns (Levels of Logic = 4)
  Source:            myCPU_gen:wr_rd (PAD)
  Destination:       SRAMDin_0 (FF)
  Destination Clock: clk rising

  Data Path: myCPU_gen:wr_rd to SRAMDin_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    CPU_gen:wr_rd         20   0.000   1.089  myCPU_gen (WR_RD_OBUF)
     LUT4_L:I0->LO         1   0.612   0.169  SRAMDin_mux0000<0>1_SW1 (N51)
     LUT2:I1->O            1   0.612   0.387  SRAMDin_mux0000<0>111_SW0 (N69)
     LUT4_D:I2->O          7   0.612   0.632  SRAMDin_mux0000<0>1 (N11)
     LUT4:I2->O            1   0.612   0.357  SRAMDin_mux0000<6>_SW0 (N55)
     FDS:S                     0.795          SRAMDin_6
    ----------------------------------------
    Total                      5.877ns (3.243ns logic, 2.634ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 172 / 140
-------------------------------------------------------------------------
Offset:              4.866ns (Levels of Logic = 1)
  Source:            index_0 (FF)
  Destination:       SDRAMADD<5> (PAD)
  Source Clock:      clk rising

  Data Path: index_0 to SDRAMADD<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            444   0.514   1.183  index_0 (index_0)
     OBUF:I->O                 3.169          SDRAMADD_5_OBUF (SDRAMADD<5>)
    ----------------------------------------
    Total                      4.866ns (3.683ns logic, 1.183ns route)
                                       (75.7% logic, 24.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 63 / 63
-------------------------------------------------------------------------
Delay:               4.106ns (Levels of Logic = 1)
  Source:            myCPU_gen:wr_rd (PAD)
  Destination:       WR_RD (PAD)

  Data Path: myCPU_gen:wr_rd to WR_RD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    CPU_gen:wr_rd         20   0.000   0.937  myCPU_gen (WR_RD_OBUF)
     OBUF:I->O                 3.169          WR_RD_OBUF (WR_RD)
    ----------------------------------------
    Total                      4.106ns (3.169ns logic, 0.937ns route)
                                       (77.2% logic, 22.8% route)

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 23.50 secs
 
--> 


Total memory usage is 724012 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   65 (   0 filtered)
Number of infos    :   21 (   0 filtered)

