Running in Lattice mode

Starting:    C:\lscc\iCEcube2.2020.12\synpbase\bin64\mbin\synplify.exe
Install:     C:\lscc\iCEcube2.2020.12\synpbase
Hostname:    BRANDON_LAPTOP
Date:        Wed Dec 27 16:02:47 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro Clocked_Logic_Intro_syn.prj
ProductType: synplify_pro




Copied C:\lscc\iCEcube2.2020.12\Projects\Go Board Tutorials\Flip Flops\Clocked_Logic_Intro\Clocked_Logic_Intro_Implmnt\Clocked_Logic_Intro.srr to C:\lscc\iCEcube2.2020.12\Projects\Go Board Tutorials\Flip Flops\Clocked_Logic_Intro\Clocked_Logic_Intro_Implmnt\backup\Clocked_Logic_Intro.srr
log file: "C:\lscc\iCEcube2.2020.12\Projects\Go Board Tutorials\Flip Flops\Clocked_Logic_Intro\Clocked_Logic_Intro_Implmnt\Clocked_Logic_Intro.srr"
Running: Clocked_Logic_Intro_Implmnt in foreground

Running Clocked_Logic_Intro_syn|Clocked_Logic_Intro_Implmnt

Running: compile (Compile) on Clocked_Logic_Intro_syn|Clocked_Logic_Intro_Implmnt
# Wed Dec 27 16:02:47 2023

Running: compile_flow (Compile Process) on Clocked_Logic_Intro_syn|Clocked_Logic_Intro_Implmnt
# Wed Dec 27 16:02:47 2023

Running: compiler (Compile Input) on Clocked_Logic_Intro_syn|Clocked_Logic_Intro_Implmnt
# Wed Dec 27 16:02:47 2023
Copied C:\lscc\iCEcube2.2020.12\Projects\Go Board Tutorials\Flip Flops\Clocked_Logic_Intro\Clocked_Logic_Intro_Implmnt\synwork\Clocked_Logic_Intro_comp.srs to C:\lscc\iCEcube2.2020.12\Projects\Go Board Tutorials\Flip Flops\Clocked_Logic_Intro\Clocked_Logic_Intro_Implmnt\Clocked_Logic_Intro.srs

compiler completed
# Wed Dec 27 16:02:49 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on Clocked_Logic_Intro_syn|Clocked_Logic_Intro_Implmnt
# Wed Dec 27 16:02:49 2023

multi_srs_gen completed
# Wed Dec 27 16:02:49 2023

Return Code: 0
Run Time:00h:00m:00s
Copied C:\lscc\iCEcube2.2020.12\Projects\Go Board Tutorials\Flip Flops\Clocked_Logic_Intro\Clocked_Logic_Intro_Implmnt\synwork\Clocked_Logic_Intro_mult.srs to C:\lscc\iCEcube2.2020.12\Projects\Go Board Tutorials\Flip Flops\Clocked_Logic_Intro\Clocked_Logic_Intro_Implmnt\Clocked_Logic_Intro.srs
Complete: Compile Process on Clocked_Logic_Intro_syn|Clocked_Logic_Intro_Implmnt

Running: premap (Pre-mapping) on Clocked_Logic_Intro_syn|Clocked_Logic_Intro_Implmnt
# Wed Dec 27 16:02:49 2023

premap completed
# Wed Dec 27 16:02:49 2023

Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on Clocked_Logic_Intro_syn|Clocked_Logic_Intro_Implmnt

Running: map (Map) on Clocked_Logic_Intro_syn|Clocked_Logic_Intro_Implmnt
# Wed Dec 27 16:02:49 2023

Running: fpga_mapper (Map & Optimize) on Clocked_Logic_Intro_syn|Clocked_Logic_Intro_Implmnt
# Wed Dec 27 16:02:49 2023
Copied C:\lscc\iCEcube2.2020.12\Projects\Go Board Tutorials\Flip Flops\Clocked_Logic_Intro\Clocked_Logic_Intro_Implmnt\synwork\Clocked_Logic_Intro_m.srm to C:\lscc\iCEcube2.2020.12\Projects\Go Board Tutorials\Flip Flops\Clocked_Logic_Intro\Clocked_Logic_Intro_Implmnt\Clocked_Logic_Intro.srm

fpga_mapper completed with warnings
# Wed Dec 27 16:02:50 2023

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on Clocked_Logic_Intro_syn|Clocked_Logic_Intro_Implmnt
Complete: Logic Synthesis on Clocked_Logic_Intro_syn|Clocked_Logic_Intro_Implmnt
New HDL Analyst: enabled
exit status=0
