<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030003660A1-20030102-D00000.TIF SYSTEM "US20030003660A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030003660A1-20030102-D00001.TIF SYSTEM "US20030003660A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030003660A1-20030102-D00002.TIF SYSTEM "US20030003660A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030003660A1-20030102-D00003.TIF SYSTEM "US20030003660A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030003660A1-20030102-D00004.TIF SYSTEM "US20030003660A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030003660A1-20030102-D00005.TIF SYSTEM "US20030003660A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030003660A1-20030102-D00006.TIF SYSTEM "US20030003660A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030003660A1-20030102-D00007.TIF SYSTEM "US20030003660A1-20030102-D00007.TIF" NDATA TIF>
<!ENTITY US20030003660A1-20030102-D00008.TIF SYSTEM "US20030003660A1-20030102-D00008.TIF" NDATA TIF>
<!ENTITY US20030003660A1-20030102-D00009.TIF SYSTEM "US20030003660A1-20030102-D00009.TIF" NDATA TIF>
<!ENTITY US20030003660A1-20030102-D00010.TIF SYSTEM "US20030003660A1-20030102-D00010.TIF" NDATA TIF>
<!ENTITY US20030003660A1-20030102-D00011.TIF SYSTEM "US20030003660A1-20030102-D00011.TIF" NDATA TIF>
<!ENTITY US20030003660A1-20030102-D00012.TIF SYSTEM "US20030003660A1-20030102-D00012.TIF" NDATA TIF>
<!ENTITY US20030003660A1-20030102-D00013.TIF SYSTEM "US20030003660A1-20030102-D00013.TIF" NDATA TIF>
<!ENTITY US20030003660A1-20030102-D00014.TIF SYSTEM "US20030003660A1-20030102-D00014.TIF" NDATA TIF>
<!ENTITY US20030003660A1-20030102-D00015.TIF SYSTEM "US20030003660A1-20030102-D00015.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030003660</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>09865432</doc-number>
</application-number>
<application-number-series-code>09</application-number-series-code>
<filing-date>20010529</filing-date>
</domestic-filing-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H01L021/336</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>438</class>
<subclass>258000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>STRUCTURE OF AN EMBEDDED CHANNEL WRITE/ERASE FLASH MEMORY CELL AND FABRICATING METHOD THEREOF</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Ching-Hsiang</given-name>
<family-name>Hsu</family-name>
</name>
<residence>
<residence-non-us>
<city>Hsin-Chu</city>
<country-code>TW</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Ching-Sung</given-name>
<family-name>Yang</family-name>
</name>
<residence>
<residence-non-us>
<city>Hsin-Chu</city>
<country-code>TW</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<correspondence-address>
<name-1>NAIPO (NORTH AMERICA INTERNATIONAL PATENT OFFICE)</name-1>
<name-2></name-2>
<address>
<address-1>P.O. BOX 506</address-1>
<city>MERRIFIELD</city>
<state>VA</state>
<postalcode>22116</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">The present invention relates to a structure of an embedded channel write/erase flash memory cell and a fabricating method thereof and, more particularly, to a structure combining CMOS devices and flash memory cells, wherein flash memory cell structures and CMOS devices are simultaneously fabricated on a substrate to reduce the cost and to simplify the process flow. Moreover, CMOS devices capable of performing high-voltage and low-voltage operations are reserved. Therefore, the present invention can not only effectively improve the operating efficiency of flash memory cells and CMOS devices, but its whole volume is also smaller than that obtained by combining separately designed and fabricated CMOS devices and flash memory cells. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">FIELD OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> The present invention relates to a structure of an embedded channel write/erase flash memory cell and a fabricating method thereof and, more particularly, to a structure combining CMOS devices and flash memory cells, which can not only effectively improve the operating efficiency of flash memory cell and CMOS device, but its whole volume is also smaller than that obtained by combining separately designed and fabricated CMOS devices and flash memory cells. </paragraph>
</section>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> Generally, flash memories and CMOS logical circuits are separately designed and fabricated. Although designers can select and match them according to required circuit designs, the volumes after integrated are unsatisfactorily larger for present demands. Nowadays, most products have been standardized, and mutual collocations of most products have specific modes. Therefore, if an IC combining flash memories and CMOS logical circuits is designed according to most of the specifications, the occupied space can be effectively reduced. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> Accordingly, the present invention aims to propose a structure of an embedded channel write/erase flash memory cell and a fabricating method thereof, which can not only effectively improve the operating efficiency of flash memory cells and CMOS devices, but its whole volume is also smaller than that obtained by combining separately designed and fabricated CMOS devices and flash memory cells. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> The primary object of the present invention is to provide a structure of an embedded channel write/erase flash memory cell and a fabricating method thereof, wherein flash memory cell structures and CMOS logical devices are simultaneously fabricated on a substrate so that the flash memory cell structures and the CMOS logical devices can be combined and the whole occupied space can be reduced. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> The secondary object of the present invention is to provide a structure of an embedded channel write/erase flash memory cell and a fabricating method thereof, wherein CMOS devices capable of performing high-voltage and low-voltage operations are reserved, hence effectively enhancing the whole operating efficiency. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> The various objects and advantages of the present invention will be more readily understood from the following detailed description when read in conjunction with the appended drawings, in which:</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a cross-sectional view showing the process flow according to a preferred embodiment of the present invention; and </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a circuit diagram according to a preferred embodiment of the present invention.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS </heading>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> Please refer to <cross-reference target="DRAWINGS">FIGS. 1A</cross-reference> to <highlight><bold>1</bold></highlight>Z, which show the process flow according to a preferred embodiment of the present invention. The process flow comprises the following steps: </paragraph>
<paragraph id="P-0010" lvl="2"><number>&lsqb;0010&rsqb;</number> Step A: A deep P-well <highlight><bold>12</bold></highlight> of the flash memory cell, a first deep P-well <highlight><bold>12</bold></highlight><highlight><italic>a </italic></highlight>of the CMOS device, and a second deep P-well <highlight><bold>12</bold></highlight><highlight><italic>b </italic></highlight>of the CMOS device are implanted in proper positions of an N-substrate <highlight><bold>10</bold></highlight>, as shown in <cross-reference target="DRAWINGS">FIG. 1A</cross-reference>; </paragraph>
<paragraph id="P-0011" lvl="2"><number>&lsqb;0011&rsqb;</number> Step B: An N-well <highlight><bold>14</bold></highlight> is implanted in the deep P-well <highlight><bold>12</bold></highlight> of flash memory cell, a first N-well <highlight><bold>14</bold></highlight><highlight><italic>a </italic></highlight>is implanted in the first deep P-well <highlight><bold>12</bold></highlight><highlight><italic>a </italic></highlight>of the CMOS device, and a second N-well <highlight><bold>14</bold></highlight><highlight><italic>b </italic></highlight>is implanted in the second deep P-well <highlight><bold>12</bold></highlight><highlight><italic>b </italic></highlight>of the CMOS device, as shown in <cross-reference target="DRAWINGS">FIG. 1B</cross-reference>; </paragraph>
<paragraph id="P-0012" lvl="2"><number>&lsqb;0012&rsqb;</number> Step C: A first P-well <highlight><bold>13</bold></highlight><highlight><italic>a </italic></highlight>and a second P-well <highlight><bold>13</bold></highlight><highlight><italic>b </italic></highlight>are implanted between the first deep P-well <highlight><bold>12</bold></highlight><highlight><italic>a </italic></highlight>and the second deep P-well <highlight><bold>12</bold></highlight><highlight><italic>b </italic></highlight>of the CMOS device in the N-substrate <highlight><bold>10</bold></highlight>, as shown in <cross-reference target="DRAWINGS">FIG. 1C</cross-reference>; </paragraph>
<paragraph id="P-0013" lvl="2"><number>&lsqb;0013&rsqb;</number> Step D: A shallow p-type region <highlight><bold>15</bold></highlight> is implanted on the surface of the N-well <highlight><bold>14</bold></highlight> in the deep P-well of the flash memory cell, as shown in <cross-reference target="DRAWINGS">FIG. 1D</cross-reference>; </paragraph>
<paragraph id="P-0014" lvl="2"><number>&lsqb;0014&rsqb;</number> Step E: A tunnel oxide layer <highlight><bold>20</bold></highlight> is grown on the substrate <highlight><bold>10</bold></highlight>, and a first polysilicon layer <highlight><bold>22</bold></highlight> is deposited, as shown in <cross-reference target="DRAWINGS">FIG. 1E</cross-reference>; </paragraph>
<paragraph id="P-0015" lvl="2"><number>&lsqb;0015&rsqb;</number> Step F: The tunnel oxide layer <highlight><bold>20</bold></highlight> and the first polysilicon layer <highlight><bold>22</bold></highlight> on the CMOS device are etched, as shown in <cross-reference target="DRAWINGS">FIG. 1F</cross-reference>; </paragraph>
<paragraph id="P-0016" lvl="2"><number>&lsqb;0016&rsqb;</number> Step G: An oxide-nitride-oxide (ONO) film <highlight><bold>24</bold></highlight> is deposited on the first polysilicon layer <highlight><bold>22</bold></highlight>, and the ONO film <highlight><bold>24</bold></highlight> on the CMOS device is etched, as shown in <cross-reference target="DRAWINGS">FIG. 1G</cross-reference>; </paragraph>
<paragraph id="P-0017" lvl="2"><number>&lsqb;0017&rsqb;</number> Step H: A thick oxide layer <highlight><bold>25</bold></highlight> is grown on the CMOS device, and the thick oxide layer <highlight><bold>25</bold></highlight> on the second N-well <highlight><bold>14</bold></highlight><highlight><italic>b </italic></highlight>and the second P-well <highlight><bold>13</bold></highlight><highlight><italic>b </italic></highlight>are locally etched, as shown in <cross-reference target="DRAWINGS">FIG. 1H</cross-reference>; </paragraph>
<paragraph id="P-0018" lvl="2"><number>&lsqb;0018&rsqb;</number> Step I: A thin oxide layer <highlight><bold>26</bold></highlight> is grown on the second N-well <highlight><bold>14</bold></highlight><highlight><italic>b </italic></highlight>and the second P-well <highlight><bold>13</bold></highlight><highlight><italic>b </italic></highlight>of the CMOS device, as shown in <cross-reference target="DRAWINGS">FIG. 11</cross-reference>; </paragraph>
<paragraph id="P-0019" lvl="2"><number>&lsqb;0019&rsqb;</number> Step J: A second polysilicon layer <highlight><bold>27</bold></highlight> and a tungsten silicide <highlight><bold>28</bold></highlight> are deposited, as shown in <cross-reference target="DRAWINGS">FIG. 1J</cross-reference>; </paragraph>
<paragraph id="P-0020" lvl="2"><number>&lsqb;0020&rsqb;</number> Step K: The tunnel oxide layer <highlight><bold>20</bold></highlight> and all grown and deposited layers on the flash memory cell are etched to form a rectangular stacked layer <highlight><bold>30</bold></highlight>, whose two sides being exposed region of the tunnel oxide layer, and oxidation is performed to form a smiling effect oxide <highlight><bold>21</bold></highlight> between the rectangular stacked layer <highlight><bold>30</bold></highlight> and the N-well <highlight><bold>14</bold></highlight>, as shown in <cross-reference target="DRAWINGS">FIG. 1K</cross-reference>; </paragraph>
<paragraph id="P-0021" lvl="2"><number>&lsqb;0021&rsqb;</number> Step L: A deep p-type region <highlight><bold>16</bold></highlight> is implanted at one side of the rectangular stacked layer <highlight><bold>30</bold></highlight> in the flash memory cell and in the N-well <highlight><bold>14</bold></highlight>, as shown in <cross-reference target="DRAWINGS">FIG. 1L</cross-reference>; </paragraph>
<paragraph id="P-0022" lvl="2"><number>&lsqb;0022&rsqb;</number> Step M: N-type regions <highlight><bold>17</bold></highlight> and <highlight><bold>18</bold></highlight> are implanted at two sides of the rectangular stacked layer <highlight><bold>30</bold></highlight> in the flash memory cell, respectively, and in the N-well <highlight><bold>14</bold></highlight>, as shown in <cross-reference target="DRAWINGS">FIG. 1M</cross-reference>; </paragraph>
<paragraph id="P-0023" lvl="2"><number>&lsqb;0023&rsqb;</number> Step N: All grown and deposited layers on the CMOS device are etched to respectively form stacked layers <highlight><bold>30</bold></highlight><highlight><italic>a</italic></highlight>, <highlight><bold>30</bold></highlight><highlight><italic>b</italic></highlight>, <highlight><bold>30</bold></highlight><highlight><italic>c</italic></highlight>, and <highlight><bold>30</bold></highlight><highlight><italic>d</italic></highlight>, as shown in <cross-reference target="DRAWINGS">FIG. 1N</cross-reference>; </paragraph>
<paragraph id="P-0024" lvl="2"><number>&lsqb;0024&rsqb;</number> Step O: A first lightly doped n-type region <highlight><bold>130</bold></highlight><highlight><italic>b </italic></highlight>is implanted at two sides of the stacked layer <highlight><bold>30</bold></highlight><highlight><italic>c </italic></highlight>on the second P-well <highlight><bold>13</bold></highlight><highlight><italic>b </italic></highlight>of the CMOS device, as shown in <cross-reference target="DRAWINGS">FIG. 1O</cross-reference>; </paragraph>
<paragraph id="P-0025" lvl="2"><number>&lsqb;0025&rsqb;</number> Step P: A first lightly doped p-type region <highlight><bold>140</bold></highlight><highlight><italic>b </italic></highlight>is implanted at two sides of the stacked layer <highlight><bold>30</bold></highlight><highlight><italic>d </italic></highlight>on the second N-well <highlight><bold>14</bold></highlight><highlight><italic>b </italic></highlight>of the CMOS device, as shown in <cross-reference target="DRAWINGS">FIG. 1P</cross-reference>; </paragraph>
<paragraph id="P-0026" lvl="2"><number>&lsqb;0026&rsqb;</number> Step Q: A second lightly doped n-type region <highlight><bold>130</bold></highlight><highlight><italic>a </italic></highlight>is implanted at two sides of the stacked layer <highlight><bold>30</bold></highlight><highlight><italic>b </italic></highlight>on the second P-well <highlight><bold>13</bold></highlight><highlight><italic>a </italic></highlight>of the CMOS device, as shown in <cross-reference target="DRAWINGS">FIG. 1Q</cross-reference>; </paragraph>
<paragraph id="P-0027" lvl="2"><number>&lsqb;0027&rsqb;</number> Step R: A second lightly doped p-type region <highlight><bold>140</bold></highlight><highlight><italic>a </italic></highlight>is implanted at two sides of the stacked layer <highlight><bold>30</bold></highlight><highlight><italic>a </italic></highlight>on the second N-well <highlight><bold>14</bold></highlight><highlight><italic>a </italic></highlight>of the CMOS device, as shown in <cross-reference target="DRAWINGS">FIG. 1R</cross-reference>; </paragraph>
<paragraph id="P-0028" lvl="2"><number>&lsqb;0028&rsqb;</number> Step S: An insulating layer is deposited, and side wall spacers <highlight><bold>120</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>120</bold></highlight><highlight><italic>b </italic></highlight>are etched out, a higher doped n-type region <highlight><bold>131</bold></highlight><highlight><italic>b </italic></highlight>is implanted at two sides of the stacked layer <highlight><bold>30</bold></highlight><highlight><italic>b </italic></highlight>on the first P-well <highlight><bold>13</bold></highlight><highlight><italic>a </italic></highlight>of the CMOS device, and a higher doped n-type region <highlight><bold>131</bold></highlight><highlight><italic>a </italic></highlight>is implanted at two sides of the stacked layer <highlight><bold>30</bold></highlight><highlight><italic>c </italic></highlight>on the second P-well <highlight><bold>13</bold></highlight><highlight><italic>b </italic></highlight>of the CMOS device, as shown in <cross-reference target="DRAWINGS">FIG. 1S</cross-reference>; </paragraph>
<paragraph id="P-0029" lvl="2"><number>&lsqb;0029&rsqb;</number> Step T: A higher doped p-type region <highlight><bold>141</bold></highlight><highlight><italic>b </italic></highlight>is implanted at two sides of the stacked layer <highlight><bold>30</bold></highlight><highlight><italic>a </italic></highlight>on the first N-well <highlight><bold>14</bold></highlight><highlight><italic>a </italic></highlight>of the CMOS device, and a higher doped p-type region <highlight><bold>141</bold></highlight><highlight><italic>a </italic></highlight>is implanted at two sides of the stacked layer <highlight><bold>30</bold></highlight><highlight><italic>d </italic></highlight>on the second N-well <highlight><bold>14</bold></highlight><highlight><italic>b </italic></highlight>of the CMOS device, as shown in <cross-reference target="DRAWINGS">FIG. 1T</cross-reference>; </paragraph>
<paragraph id="P-0030" lvl="2"><number>&lsqb;0030&rsqb;</number> Step U: An insulating layer <highlight><bold>32</bold></highlight> is formed to cover the rectangular stacked layer <highlight><bold>30</bold></highlight> and the stacked layers <highlight><bold>30</bold></highlight><highlight><italic>a</italic></highlight>, <highlight><bold>30</bold></highlight><highlight><italic>b</italic></highlight>, <highlight><bold>30</bold></highlight><highlight><italic>c</italic></highlight>, and <highlight><bold>30</bold></highlight><highlight><italic>d </italic></highlight>on the substrate <highlight><bold>10</bold></highlight>, as shown in <cross-reference target="DRAWINGS">FIG. 1U</cross-reference>; </paragraph>
<paragraph id="P-0031" lvl="2"><number>&lsqb;0031&rsqb;</number> Step V: Contact holes <highlight><bold>33</bold></highlight> are etched out at one side of the rectangular stacked layer <highlight><bold>30</bold></highlight> and two sides of the stacked layers <highlight><bold>30</bold></highlight><highlight><italic>a</italic></highlight>, <highlight><bold>30</bold></highlight><highlight><italic>b</italic></highlight>, <highlight><bold>30</bold></highlight><highlight><italic>c</italic></highlight>, and <highlight><bold>30</bold></highlight><highlight><italic>d </italic></highlight>on the substrate <highlight><bold>10</bold></highlight> to expose part of the implanted regions. Silicide <highlight><bold>34</bold></highlight> is deposited in the implanted regions below the contact holes <highlight><bold>33</bold></highlight>. The implanted regions in part of the N-well and P-well are deepened to prevent the deposited silicide <highlight><bold>34</bold></highlight> from penetrating the junctions, as shown in <cross-reference target="DRAWINGS">FIG. 1V</cross-reference>; </paragraph>
<paragraph id="P-0032" lvl="2"><number>&lsqb;0032&rsqb;</number> Step W: A first metal layer <highlight><bold>40</bold></highlight> is deposited on the insulating layer <highlight><bold>32</bold></highlight> and locally etched so that each of the contact holes has a first metal interconnect <highlight><bold>401</bold></highlight> therein, as shown in <cross-reference target="DRAWINGS">FIG. 1W</cross-reference>; </paragraph>
<paragraph id="P-0033" lvl="2"><number>&lsqb;0033&rsqb;</number> Step X: A first dielectric layer <highlight><bold>42</bold></highlight> is deposited on the first metal layer <highlight><bold>40</bold></highlight>, and a plurality of contact vias <highlight><bold>422</bold></highlight> are etched out, as shown in <cross-reference target="DRAWINGS">FIG. 1X</cross-reference>; </paragraph>
<paragraph id="P-0034" lvl="2"><number>&lsqb;0034&rsqb;</number> Step Y: A second metal layer <highlight><bold>44</bold></highlight> is formed on the first dielectric layer <highlight><bold>42</bold></highlight> and locally etched so that each of the contact vias <highlight><bold>422</bold></highlight> has a second metal interconnect <highlight><bold>441</bold></highlight>, as shown in <cross-reference target="DRAWINGS">FIG. 1Y</cross-reference>; and </paragraph>
<paragraph id="P-0035" lvl="2"><number>&lsqb;0035&rsqb;</number> Step Z: Steps X and Y are repeated till the required level. An encapsulation <highlight><bold>50</bold></highlight> is finally deposited to cover on the metal layer, as shown in <cross-reference target="DRAWINGS">FIG. 1Z</cross-reference>. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> It is noted that the present invention has low-voltage CMOS devices and high-voltage CMOS devices. The low-voltage CMOS devices are mainly used in logical controllers and encoders, and the high-voltage CMOS devices are mainly used in high-voltage switches, word-line drivers. Therefore, the low-voltage CMOS devices need to meet the requirement of high-speed operation, and the high-voltage CMOS devices need to be capable of bearing a higher breakage voltage. The operating mode of the flash memory cell is shown in Table 1. If the reading operation is performed, the word line voltage is 3.3 V, the bit line voltage is 0V, and the source line voltage is 1 V.  
<table-cwu id="TABLE-US-00001">
<number>1</number>
<table frame="none" colsep="0" rowsep="0">
<tgroup align="left" colsep="0" rowsep="0" cols="4">
<colspec colname="OFFSET" colwidth="49PT" align="left"/>
<colspec colname="1" colwidth="63PT" align="center"/>
<colspec colname="2" colwidth="56PT" align="center"/>
<colspec colname="3" colwidth="49PT" align="center"/>
<thead>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="3" align="center">TABLE 1</entry>
</row>
<row>
<entry></entry>
<entry></entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="3" align="center" rowsep="1"></entry>
</row>
<row>
<entry></entry>
<entry></entry>
<entry></entry>
<entry>Source line</entry>
</row>
<row>
<entry></entry>
<entry>Word line voltage</entry>
<entry>Bit line voltage</entry>
<entry>voltage</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="3" align="center" rowsep="1"></entry>
</row>
</thead>
<tbody valign="top">
<row>
<entry></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="4">
<colspec colname="1" colwidth="49PT" align="left"/>
<colspec colname="2" colwidth="63PT" align="center"/>
<colspec colname="3" colwidth="56PT" align="center"/>
<colspec colname="4" colwidth="49PT" align="center"/>
<tbody valign="top">
<row>
<entry>Program</entry>
<entry>&minus;10 V</entry>
<entry>5 V</entry>
<entry>Floating</entry>
</row>
<row>
<entry>Erase</entry>
<entry>&ensp;10 V</entry>
<entry>Floating</entry>
<entry>&minus;8 V</entry>
</row>
<row>
<entry>Read</entry>
<entry>&thinsp;3.3 V</entry>
<entry>0 V</entry>
<entry>&ensp;1 V</entry>
</row>
<row><entry namest="1" nameend="4" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
</table>
</table-cwu>
</paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> To sum up, the present invention relates to a structure of an embedded channel write/erase flash memory cell and a fabricating method thereof and, more particularly, to a structure combining CMOS devices and flash memory cells, which can not only effectively improve the operating efficiency of flash memory cells and CMOS devices, but its whole volume is also smaller than that obtained by combining separately designed and fabricated CMOS devices and flash memory cells. </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> Although the present invention has been described with reference to the preferred embodiment thereof, it will be understood that the invention is not limited to the details thereof. Various substitutions and modifications have been suggested in the foregoing description, and other will occur to those of ordinary skill in the art. P-type semiconductors and n-type semiconductors can interchange each other in the structure of the present invention. For instance, the N-well/deep P-well/N-substrate structure can be replaced with the P-well/deep N-well/P-substrate structure. Therefore, all such substitutions and modifications are intended to be embraced within the scope of the invention as defined in the appended claims. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">I claim: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A structure of an embedded channel write/erase flash memory cell, comprising mainly: 
<claim-text>an N-substrate; </claim-text>
<claim-text>a flash memory cell region comprising mainly: 
<claim-text>a deep P-well formed on said substrate; </claim-text>
<claim-text>an N-well formed on said deep P-well, a deep P-type region and </claim-text>
</claim-text>
<claim-text>a shallow p-type region being implanted in predetermined positions of said N-well; and 
<claim-text>a stacked gate formed on said N-well; </claim-text>
</claim-text>
<claim-text>a CMOS device region comprising mainly: 
<claim-text>a first deep P-well formed on said substrate; </claim-text>
<claim-text>a first N-well formed on said first deep P-well, a plurality of p-type regions being implanted in predetermined positions of said first N-well; </claim-text>
<claim-text>a second deep P-well formed on said substrate; and </claim-text>
<claim-text>a second N-well formed on said first deep P-well, a plurality of p-type regions being implanted in predetermined positions of said first N-well. </claim-text>
</claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The structure of an embedded channel write/erase flash memory cell as claimed in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein an oxide layer is further provided between said N-well and said stacked gate of said flash memory cell region. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The structure of an embedded channel write/erase flash memory cell as claimed in <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein a smiling effect pattern is caused by oxidation between said stacked gate and said oxide layer. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The structure of an embedded channel write/erase flash memory cell as claimed in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein an n-type region is further implanted in said deep p-type region in said N-well of said flash memory cell region to be used as a drain. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The structure of an embedded channel write/erase flash memory cell as claimed in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the implanted depth of said deep p-type region in said N-well of said flash memory cell region is larger than that of said shallow p-type region. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The structure of an embedded channel write/erase flash memory cell as claimed in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein said deep p-type region in said N-well of said flash memory cell region is connected with one end of said shallow p-type region. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The structure of an embedded channel write/erase flash memory cell as claimed in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein an n-type region is further implanted at the other side of said shallow p-type region in said N-well of said flash memory cell region to be used as a source. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The structure of an embedded channel write/erase flash memory cell as claimed in <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>, wherein a field oxide layer and an n-type ion channel barrier layer can also be provided between said n-type region and said shallow p-type region in said N-well, said n-type ion channel barrier layer being disposed below said field oxide layer. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The structure of an embedded channel write/erase flash memory cell as claimed in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein said n-type region implanted in said deep p-type region of said flash memory cell region is connected to said deep p-type region via an electrical short circuit. </claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The structure of an embedded channel write/erase flash memory cell as claimed in <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, wherein said electrical short circuit is formed by using a metal contact to penetrate a junction of said n-type region in said deep p-type region and said deep p-type region. </claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The structure of an embedded channel write/erase flash memory cell as claimed in <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, wherein said electrical short circuit is formed by using a metal contact to connect said exposed n-type region in said deep p-type region with said deep p-type region. </claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The structure of an embedded channel write/erase flash memory cell as claimed in <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, wherein said n-type semiconductors and said p-type semiconductors can interchange each other, e.g., an npn structure can be replaced with a pnp structure. </claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. The structure of an embedded channel write/erase flash memory cell as claimed in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein said CMOS device region further comprises a first P-well formed on said substrate and at one side of said first deep P-well. </claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The structure of an embedded channel write/erase flash memory cell as claimed in <dependent-claim-reference depends_on="CLM-00011">claim 13</dependent-claim-reference>, wherein said CMOS device region further comprises a second P-well formed on said substrate and at one said of said first P-well. </claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. The structure of an embedded channel write/erase flash memory cell as claimed in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein said CMOS device region further comprises a first P-well formed on said first deep P-well. </claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. The structure of an embedded channel write/erase flash memory cell as claimed in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein said CMOS device region further comprises a second P-well formed on said second deep P-well. </claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. A fabricating method of an embedded channel write/erase flash memory cell, comprising the steps of: 
<claim-text>implanting a plurality of deep P-wells at predetermined positions in an N-substrate; </claim-text>
<claim-text>implanting an N-well in each of said deep P-wells; </claim-text>
<claim-text>implanting a plurality of P-wells at predetermined positions in said N-substrate; </claim-text>
<claim-text>implanting a shallow p-type region on the surface of one of said N-wells; </claim-text>
<claim-text>growing a tunnel oxide layer on said substrate and depositing a first polysilicon layer; </claim-text>
<claim-text>removing the part of said channel oxide and first polysilicon layer on said N-well of said shallow p-type region by etching; </claim-text>
<claim-text>depositing an oxide-nitride-oxide film on said first polysilicon layer; growing a thick oxide layer on the part of said first polysilicon layer defaulted to be connected to a high voltage; </claim-text>
<claim-text>growing a thin oxide layer on the part of said first polysilicon layer defaulted to be connected to a low voltage; </claim-text>
<claim-text>depositing a second polysilicon layer; </claim-text>
<claim-text>etching said tunnel oxide layer and all grown and deposited layers on said N-well having a shallow p-type region to form a rectangular stacked layer with exposed regions of said channel oxide region at two sides thereof; </claim-text>
<claim-text>performing oxidation to form a smiling effect oxide layer between said rectangular stacked layer and the surface of said N-well; </claim-text>
<claim-text>implanting a deep p-type region at one side of said rectangular stacked layer and in said N-well; </claim-text>
<claim-text>implanting a plurality of n-type regions in said N-well and at two sides of said rectangular stacked layer; </claim-text>
<claim-text>etching all grown and deposited layers on the part of said substrate having another N-well or P-well implanted therein to form a stacked layer; </claim-text>
<claim-text>implanting a first lightly doped n-type region at two sides of said stacked layer on said another P-well; </claim-text>
<claim-text>implanting a first lightly doped p-type region at two sides of said stacked layer on said another N-well; </claim-text>
<claim-text>implanting a second lightly doped n-type region at two sides of said stacked layer on said another P-well; </claim-text>
<claim-text>implanting a second lightly doped p-type region at two sides of said stacked layer on said another N-well; </claim-text>
<claim-text>depositing an insulating layer and etching out side wall spacers; </claim-text>
<claim-text>implanting a higher doped n-type region at two sides of said stacked layer on each of said other P-wells; </claim-text>
<claim-text>implanting a higher doped p-type region at two sides of said stacked layer on each of said other N-wells; </claim-text>
<claim-text>forming an insulating layer to cover said rectangular stacked layer and said stacked layers on said substrate; </claim-text>
<claim-text>etching out a contact hole at one side and above said rectangular stacked layer and at two sides and above each said stacked layer to expose part of said implanted region; and </claim-text>
<claim-text>depositing a first metal layer on said insulating layer and locally etching said metal layer to let each said contact hole have a first metal interconnect. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00018">
<claim-text><highlight><bold>18</bold></highlight>. The fabricating method of an embedded channel write/erase flash memory cell as claimed in <dependent-claim-reference depends_on="CLM-00011">claim 17</dependent-claim-reference> further comprising, after said step of depositing a first metal layer on said insulating layer and then locally etching said first metal layer, the steps of: 
<claim-text>(a). depositing a first dielectric layer on said first metal layer and etching out a plurality of contact vias; </claim-text>
<claim-text>(b). forming a second metal layer on said first dielectric layer and locally etching said second metal layer to let each said contact via have a second metal interconnect; </claim-text>
<claim-text>(c). repeating said Steps (a) and (b) till the required level; and </claim-text>
<claim-text>(d). depositing an encapsulation to cover on the final metal layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00019">
<claim-text><highlight><bold>19</bold></highlight>. The fabricating method of an embedded channel write/erase flash memory cell as claimed in <dependent-claim-reference depends_on="CLM-00011">claim 17</dependent-claim-reference> further comprising, after said step of depositing an oxide-nitride-oxide film on said first polysilicon layer, the step of: 
<claim-text>etching part of said oxide-nitride-oxide film. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00020">
<claim-text><highlight><bold>20</bold></highlight>. The fabricating method of an embedded channel write/erase flash memory cell as claimed in <dependent-claim-reference depends_on="CLM-00011">claim 17</dependent-claim-reference> further comprising, after said step of depositing a second polysilicon layer on said thin oxide layer, the step of: depositing a tungsten silicide on said second polysilicon layer. </claim-text>
</claim>
<claim id="CLM-00021">
<claim-text><highlight><bold>21</bold></highlight>. The fabricating method of an embedded channel write/erase flash memory cell as claimed in <dependent-claim-reference depends_on="CLM-00011">claim 17</dependent-claim-reference> further comprising, after said step of etching out a contact hole at one side of said rectangular stacked layer and two sides of each said stacked layer on said substrate, the step of: 
<claim-text>depositing silicide in the implanted region below each said contact hole. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00022">
<claim-text><highlight><bold>22</bold></highlight>. The fabricating method of an embedded channel write/erase flash memory cell as claimed in <dependent-claim-reference depends_on="CLM-00022">claim 21</dependent-claim-reference> further comprising, after said step of depositing silicide in the implanted region below each said contact hole, the step of: 
<claim-text>deepening part of implanted regions in said N-wells and P-wells to prevent said deposited silicide from penetrating the junctions. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00023">
<claim-text><highlight><bold>23</bold></highlight>. The fabricating method of an embedded channel write/erase flash memory cell as claimed in <dependent-claim-reference depends_on="CLM-00011">claim 17</dependent-claim-reference>, wherein said n-type semiconductors and said p-type semiconductors can interchange each other, e.g., an npn structure can be replaced with a pnp structure.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>1X</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030003660A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030003660A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030003660A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030003660A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030003660A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030003660A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030003660A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030003660A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00008">
<image id="EMI-D00008" file="US20030003660A1-20030102-D00008.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00009">
<image id="EMI-D00009" file="US20030003660A1-20030102-D00009.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00010">
<image id="EMI-D00010" file="US20030003660A1-20030102-D00010.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00011">
<image id="EMI-D00011" file="US20030003660A1-20030102-D00011.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00012">
<image id="EMI-D00012" file="US20030003660A1-20030102-D00012.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00013">
<image id="EMI-D00013" file="US20030003660A1-20030102-D00013.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00014">
<image id="EMI-D00014" file="US20030003660A1-20030102-D00014.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00015">
<image id="EMI-D00015" file="US20030003660A1-20030102-D00015.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
