# verilog-50day-challenge
ðŸš€ A 50-day Verilog HDL challenge focused on building RTL design projects through simulation using Xilinx Vivado. Each day covers a new design concept in digital logic, from basic gates to FSMs, building strong foundations in front-end VLSI design.
