
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core.v
# synth_design -part xc7z020clg484-3 -top arm_core -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top arm_core -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24064 
INFO: [Synth 8-2350] module a25_icache ignored due to previous errors [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:71]
INFO: [Synth 8-2350] module a25_fetch ignored due to previous errors [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:680]
INFO: [Synth 8-2350] module a25_decode ignored due to previous errors [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:865]
INFO: [Synth 8-2350] module a25_shifter_quick ignored due to previous errors [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3224]
INFO: [Synth 8-2350] module a25_shifter_full ignored due to previous errors [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3424]
INFO: [Synth 8-2350] module a25_barrel_shift ignored due to previous errors [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3755]
INFO: [Synth 8-2350] module a25_register_bank ignored due to previous errors [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:3836]
INFO: [Synth 8-2350] module a25_multiply ignored due to previous errors [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4394]
INFO: [Synth 8-2350] module a25_alu ignored due to previous errors [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4512]
INFO: [Synth 8-2350] module a25_execute ignored due to previous errors [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:4639]
INFO: [Synth 8-2350] module a25_dcache ignored due to previous errors [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:5481]
INFO: [Synth 8-2350] module a25_mem ignored due to previous errors [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:6694]
WARNING: [Synth 8-1935] empty port in module declaration [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7083]
INFO: [Synth 8-2350] module a25_write_back ignored due to previous errors [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7071]
INFO: [Synth 8-2350] module a25_wishbone_buf ignored due to previous errors [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7131]
WARNING: [Synth 8-1082] o_wb_adr was previously declared with a range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7375]
WARNING: [Synth 8-1082] o_wb_sel was previously declared with a range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7376]
WARNING: [Synth 8-1082] o_wb_dat was previously declared with a range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7378]
INFO: [Synth 8-2350] module a25_wishbone ignored due to previous errors [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core.v:7284]
Failed to read verilog '/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core.v'
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 4 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 22:40:21 2022...
