// Seed: 1415459225
module module_0 (
    input wire id_0,
    output uwire id_1,
    input uwire id_2,
    output supply0 id_3,
    input tri1 id_4,
    output tri id_5,
    input supply0 id_6,
    input tri id_7,
    input uwire id_8,
    input supply1 id_9,
    input tri1 id_10,
    output supply0 id_11,
    output tri0 id_12
    , id_15,
    output uwire id_13
);
  tri0 id_16 = 1;
  wire id_17;
  wire id_18;
  assign id_15 = id_4;
endmodule
module module_1 (
    input  tri  id_0,
    input  tri0 id_1,
    input  tri  id_2,
    input  wire id_3,
    input  tri0 id_4,
    output tri1 id_5
);
  genvar id_7;
  wire id_8;
  module_0(
      id_2, id_5, id_4, id_5, id_3, id_5, id_1, id_2, id_3, id_3, id_0, id_5, id_5, id_5
  );
endmodule
