<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<!-- ********************************************************************** -->
<!-- 				    iWave Systems Technologies 				            -->
<!-- ********************************************************************** -->
<!-- SOM Supported	: iW-PRFOZ-R4.0											-->
<!-- Date Created	: 16May2024												-->
<!-- ********************************************************************** -->

<board schema_version="4.1" vendor="iwavesystems.com" name="iW-G28M-SM20-3D512M-E008G-BIF" display_name="iW-G28M-SM20-3D512M-E008G-BIF" url="https://www.iwavesystems.com/product/zynq-7000-sodimm-som/" preset_file="preset.xml">
  
	<images>
		<image name="iW-G28-SOM.jpg" display_name="iW-G28M-SOM" sub_type="board">
			<description>iW-G28-SOM Image</description>
		</image>
	</images>
	
	<compatible_board_revisions>
		<revision id="0">4.0</revision>
	</compatible_board_revisions>
	
	<file_version>1.0</file_version>
  
	<description>ZYNQ-7000 XC7Z020 SOM, 512MB PS DDR3, 2MB QSPI Flash boot, 8GB eMMC and Wifi Module/BT</description>
	
	<parameters>
		<parameter name="heat_sink_type" value_type="string" value="medium"/>
		<parameter name="heat_sink_temperature" value_type="range" value_max="55.0" value_min="20.0"/>
	</parameters>

	<jumpers> </jumpers>
	
    <components>
  
        <component display_name="Zynq chip on board" name="part0" vendor="xilinx" type="fpga" spec_url="https://www.iwavesystems.com/product/zynq-7000-sodimm-som/" pin_map_file="part0_pins.xml" part_name="xc7z020clg400-1">
			<description>FPGA part on the board</description>
			<interfaces>
	
				<interface name="ps7_fixedio" type="xilinx.com:display_processing_system7:fixedio_rtl:1.0" preset_proc="ps7_preset" of_component="ps7_fixedio" mode="master"> 
					<preferred_ips>
						<preferred_ip name="processing_system7" vendor="xilinx.com" order="0" library="ip"/>	
					</preferred_ips>
				</interface>
		
				<interface mode="slave" name="sys_clock" type="xilinx.com:interface:clock_rtl:1.0" of_component="sys_clock">
					<parameters>
						<parameter name="frequency" value="50000000" />
					</parameters>
					<preferred_ips>
						<preferred_ip name="clk_wiz" vendor="xilinx.com" order="0" library="ip"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="sys_clk" physical_port="sys_clk" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="sys_clk"/> 
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>

			</interfaces>
		</component>

		<component display_name="PS7 fixed IO" name="ps7_fixedio" sub_type="fixed_io" type="chip" major_group=""/>
	   
		<component name="sys_clock" display_name="System Clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="ASFLMB-50.000MHZ-LC-T" vendor="Abracon" spec_url="https://abracon.com/Oscillators/ASFLMB.pdf">
			<description>50MHz PL Reference Clock</description>
			<parameters>
					<parameter name="frequency" value="50000000"/>
			</parameters>
		</component>
	
	</components>
  
	<jtag_chains>
		<jtag_chain name="chain1">
			<position name="0" component="part0"/>
		</jtag_chain>
	</jtag_chains>
  
	<connections>
	
	</connections>
	
</board>
