<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - DAC_NCO_4_fixed_ip_src_pack_vector_complex.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../DAC_NCO_4_fixed_ip_src_pack_vector_complex.vhd" target="rtwreport_document_frame" id="linkToText_plain">DAC_NCO_4_fixed_ip_src_pack_vector_complex.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">-- File Name: hdl_prj\hdlsrc\pentek_dac_ip_test\DAC_NCO_4_fixed_ip_src_pack_vector_complex.vhd</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- Created: 2020-09-08 13:47:15</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- Generated by MATLAB 9.7 and HDL Coder 3.15</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a>
</span><span><a class="LN" name="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- Module: DAC_NCO_4_fixed_ip_src_pack_vector_complex</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- Source Path: pentek_dac_ip_test/DAC_NCO_4xSampling_IQ/Pack Complex Vector/pack_vector_complex</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- Hierarchy Level: 2</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" name="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" name="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" name="21">   21   </a><span class="KW">USE</span> work.DAC_NCO_4_fixed_ip_src_DAC_NCO_4xSampling_IQ_pkg.<span class="KW">ALL</span>;
</span><span><a class="LN" name="22">   22   </a>
</span><span><a class="LN" name="23">   23   </a><span class="KW">ENTITY</span> DAC_NCO_4_fixed_ip_src_pack_vector_complex <span class="KW">IS</span>
</span><span><a class="LN" name="24">   24   </a>  <span class="KW">PORT</span>( u_re                              :   <span class="KW">IN</span>    vector_of_std_logic_vector16(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix16_En15 [4]</span>
</span><span><a class="LN" name="25">   25   </a>        u_im                              :   <span class="KW">IN</span>    vector_of_std_logic_vector16(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix16_En15 [4]</span>
</span><span><a class="LN" name="26">   26   </a>        y                                 :   <span class="KW">OUT</span>   std_logic_vector(127 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix128</span>
</span><span><a class="LN" name="27">   27   </a>        );
</span><span><a class="LN" name="28">   28   </a><span class="KW">END</span> DAC_NCO_4_fixed_ip_src_pack_vector_complex;
</span><span><a class="LN" name="29">   29   </a>
</span><span><a class="LN" name="30">   30   </a>
</span><span><a class="LN" name="31">   31   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> DAC_NCO_4_fixed_ip_src_pack_vector_complex <span class="KW">IS</span>
</span><span><a class="LN" name="32">   32   </a>
</span><span><a class="LN" name="33">   33   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="34">   34   </a>  <span class="KW">SIGNAL</span> u_re_signed                      : vector_of_signed16(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix16_En15 [4]</span>
</span><span><a class="LN" name="35">   35   </a>  <span class="KW">SIGNAL</span> u_im_signed                      : vector_of_signed16(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix16_En15 [4]</span>
</span><span><a class="LN" name="36">   36   </a>  <span class="KW">SIGNAL</span> y_tmp                            : unsigned(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" name="37">   37   </a>
</span><span><a class="LN" name="38">   38   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" name="39">   39   </a>  outputgen1: <span class="KW">FOR</span> k <span class="KW">IN</span> 0 <span class="KW">TO</span> 3 <span class="KW">GENERATE</span>
</span><span><a class="LN" name="40">   40   </a>    u_re_signed(k) &lt;= signed(u_re(k));
</span><span><a class="LN" name="41">   41   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" name="42">   42   </a>
</span><span><a class="LN" name="43">   43   </a>  outputgen: <span class="KW">FOR</span> k <span class="KW">IN</span> 0 <span class="KW">TO</span> 3 <span class="KW">GENERATE</span>
</span><span><a class="LN" name="44">   44   </a>    u_im_signed(k) &lt;= signed(u_im(k));
</span><span><a class="LN" name="45">   45   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" name="46">   46   </a>
</span><span><a class="LN" name="47">   47   </a>  pack_vector_complex_output : <span class="KW">PROCESS</span> (u_im_signed, u_re_signed)
</span><span><a class="LN" name="48">   48   </a>    <span class="KW">VARIABLE</span> temp : vector_of_signed16(0 <span class="KW">TO</span> 7);
</span><span><a class="LN" name="49">   49   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="50">   50   </a>    <span class="CT">--MATLAB Function 'DAC_NCO_4xSampling_IQ/Pack Complex Vector/pack_vector_complex'</span>
</span><span><a class="LN" name="51">   51   </a>    <span class="CT">-- Interleave real/imag</span>
</span><span><a class="LN" name="52">   52   </a>    temp(7) := u_re_signed(0);
</span><span><a class="LN" name="53">   53   </a>    temp(6) := u_im_signed(0);
</span><span><a class="LN" name="54">   54   </a>    temp(5) := u_re_signed(1);
</span><span><a class="LN" name="55">   55   </a>    temp(4) := u_im_signed(1);
</span><span><a class="LN" name="56">   56   </a>    temp(3) := u_re_signed(2);
</span><span><a class="LN" name="57">   57   </a>    temp(2) := u_im_signed(2);
</span><span><a class="LN" name="58">   58   </a>    temp(1) := u_re_signed(3);
</span><span><a class="LN" name="59">   59   </a>    temp(0) := u_im_signed(3);
</span><span><a class="LN" name="60">   60   </a>    y_tmp &lt;= unsigned(temp(0)) &amp; unsigned(temp(1)) &amp; unsigned(temp(2)) &amp; unsigned(temp(3)) &amp; unsigned(temp(4)) &amp; unsigned(temp(5)) &amp; unsigned(temp(6)) &amp; unsigned(temp(7));
</span><span><a class="LN" name="61">   61   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> pack_vector_complex_output;
</span><span><a class="LN" name="62">   62   </a>
</span><span><a class="LN" name="63">   63   </a>
</span><span><a class="LN" name="64">   64   </a>  y &lt;= std_logic_vector(y_tmp);
</span><span><a class="LN" name="65">   65   </a>
</span><span><a class="LN" name="66">   66   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" name="67">   67   </a>
</span><span><a class="LN" name="68">   68   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>