DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "I_cnt"
duLibraryName "sequential"
duName "counterRestart"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
(GiElement
name "bitNb"
type "positive"
value "phaseBitNb+1"
)
]
mwi 0
uid 6110,0
)
(Instance
name "I_reg"
duLibraryName "sequential"
duName "registerUnsigned"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
(GiElement
name "registerBitNb"
type "positive"
value "phaseBitNb+1"
)
]
mwi 0
uid 6328,0
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "31.1"
appVersion "2018.1 (Build 12)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Prefs\\..\\PHD\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Prefs\\..\\PHD\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Prefs\\..\\PHD\\hds\\phase@detector\\student@version.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Prefs\\..\\PHD\\hds\\phase@detector\\student@version.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Prefs\\..\\PHD\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "studentVersion"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Prefs\\..\\PHD\\hds\\phase@detector"
)
(vvPair
variable "d_logical"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Prefs\\..\\PHD\\hds\\phaseDetector"
)
(vvPair
variable "date"
value "12.09.2019"
)
(vvPair
variable "day"
value "Thu"
)
(vvPair
variable "day_long"
value "Thursday"
)
(vvPair
variable "dd"
value "12"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "phaseDetector"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "student@version.bd"
)
(vvPair
variable "f_logical"
value "studentVersion.bd"
)
(vvPair
variable "f_noext"
value "student@version"
)
(vvPair
variable "graphical_source_author"
value "silvan.zahno"
)
(vvPair
variable "graphical_source_date"
value "12.09.2019"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE6996"
)
(vvPair
variable "graphical_source_time"
value "13:46:39"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE6996"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "PHD"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../IND/concat"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\Syslo\\Master\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/ElN/PHD/work"
)
(vvPair
variable "mm"
value "09"
)
(vvPair
variable "module_name"
value "phaseDetector"
)
(vvPair
variable "month"
value "Sep"
)
(vvPair
variable "month_long"
value "September"
)
(vvPair
variable "p"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Prefs\\..\\PHD\\hds\\phase@detector\\student@version.bd"
)
(vvPair
variable "p_logical"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Prefs\\..\\PHD\\hds\\phaseDetector\\studentVersion.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ActelPath"
value "$ACTEL_HOME"
)
(vvPair
variable "task_ActelProjectPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEPath"
value "D:\\Labs\\ElN\\Board\\Board\\ise"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "/usr/opt/Modelsim/modeltech/bin"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "student@version"
)
(vvPair
variable "this_file_logical"
value "studentVersion"
)
(vvPair
variable "time"
value "13:46:39"
)
(vvPair
variable "unit"
value "phaseDetector"
)
(vvPair
variable "user"
value "silvan.zahno"
)
(vvPair
variable "version"
value "2018.1 (Build 12)"
)
(vvPair
variable "view"
value "studentVersion"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,4000,75000,6000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,4400,71600,5600"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "24000,4000,50000,6000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 16,0
va (VaSet
fg "32768,0,0"
font "Verdana,12,1"
)
xt "30150,4300,43850,5700"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "29000,10000,50000,12000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "29200,10400,45300,11600"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "50000,4000,56000,6000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "50200,4400,54900,5600"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "29000,6000,50000,8000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "29200,6400,44400,7600"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "24000,6000,29000,8000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "24200,6400,27600,7600"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "24000,8000,29000,10000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 31,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "24200,8400,27600,9600"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "50000,6000,75000,12000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "50200,6200,64300,7400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "29000,8000,50000,10000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "29200,8400,49500,9600"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "24000,10000,29000,12000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "24200,10400,28500,11600"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "24000,4000,75000,12000"
)
oxt "13000,22000,64000,30000"
)
*12 (Net
uid 3057,0
decl (Decl
n "phaseDiff"
t "signed"
b "(unwrappedPhaseBitNb-1 DOWNTO 0)"
o 5
suid 15,0
)
declText (MLText
uid 3058,0
va (VaSet
)
xt "-70000,-16000,-37800,-14800"
st "phaseDiff    : signed(unwrappedPhaseBitNb-1 DOWNTO 0)"
)
)
*13 (PortIoOut
uid 4092,0
shape (CompositeShape
uid 4093,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4094,0
sl 0
ro 270
xt "63500,-50375,65000,-49625"
)
(Line
uid 4095,0
sl 0
ro 270
xt "63000,-50000,63500,-50000"
pts [
"63000,-50000"
"63500,-50000"
]
)
]
)
stc 0
tg (WTG
uid 4096,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4097,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "66000,-50700,72700,-49300"
st "phaseDiff"
blo "66000,-49500"
tm "WireNameMgr"
)
s (Text
uid 4098,0
va (VaSet
font "Verdana,12,0"
)
xt "66000,-49400,66000,-49400"
blo "66000,-49400"
tm "SignalTypeMgr"
)
)
)
*14 (PortIoIn
uid 4099,0
shape (CompositeShape
uid 4100,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4101,0
sl 0
ro 270
xt "-59000,-68375,-57500,-67625"
)
(Line
uid 4102,0
sl 0
ro 270
xt "-57500,-68000,-57000,-68000"
pts [
"-57500,-68000"
"-57000,-68000"
]
)
]
)
stc 0
tg (WTG
uid 4103,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4104,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-66700,-68500,-60000,-67100"
st "phaseRef"
ju 2
blo "-60000,-67300"
tm "WireNameMgr"
)
s (Text
uid 4105,0
va (VaSet
font "Verdana,12,0"
)
xt "-66700,-67100,-66700,-67100"
ju 2
blo "-66700,-67100"
tm "SignalTypeMgr"
)
)
)
*15 (Net
uid 4112,0
decl (Decl
n "phaseRef"
t "std_ulogic"
o 3
suid 29,0
)
declText (MLText
uid 4113,0
va (VaSet
)
xt "-70000,-18000,-55900,-16800"
st "phaseRef     : std_ulogic"
)
)
*16 (PortIoIn
uid 4114,0
shape (CompositeShape
uid 4115,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4116,0
sl 0
ro 270
xt "-59000,-46375,-57500,-45625"
)
(Line
uid 4117,0
sl 0
ro 270
xt "-57500,-46000,-57000,-46000"
pts [
"-57500,-46000"
"-57000,-46000"
]
)
]
)
stc 0
tg (WTG
uid 4118,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4119,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-66200,-46500,-60000,-45100"
st "phaseFb"
ju 2
blo "-60000,-45300"
tm "WireNameMgr"
)
s (Text
uid 4120,0
va (VaSet
font "Verdana,12,0"
)
xt "-66200,-45100,-66200,-45100"
ju 2
blo "-66200,-45100"
tm "SignalTypeMgr"
)
)
)
*17 (Net
uid 4127,0
decl (Decl
n "phaseFb"
t "std_ulogic"
o 2
suid 30,0
)
declText (MLText
uid 4128,0
va (VaSet
)
xt "-70000,-19000,-56000,-17800"
st "phaseFb      : std_ulogic"
)
)
*18 (PortIoIn
uid 4201,0
shape (CompositeShape
uid 4202,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4203,0
sl 0
ro 270
xt "-59000,-42375,-57500,-41625"
)
(Line
uid 4204,0
sl 0
ro 270
xt "-57500,-42000,-57000,-42000"
pts [
"-57500,-42000"
"-57000,-42000"
]
)
]
)
stc 0
tg (WTG
uid 4205,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4206,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-63800,-42500,-60000,-41100"
st "clock"
ju 2
blo "-60000,-41300"
tm "WireNameMgr"
)
s (Text
uid 4207,0
va (VaSet
font "Verdana,12,0"
)
xt "-63800,-41100,-63800,-41100"
ju 2
blo "-63800,-41100"
tm "SignalTypeMgr"
)
)
)
*19 (Net
uid 4214,0
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 31,0
)
declText (MLText
uid 4215,0
va (VaSet
)
xt "-70000,-20000,-56900,-18800"
st "clock        : std_ulogic"
)
)
*20 (PortIoIn
uid 4216,0
shape (CompositeShape
uid 4217,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 4218,0
sl 0
ro 270
xt "-59000,-40375,-57500,-39625"
)
(Line
uid 4219,0
sl 0
ro 270
xt "-57500,-40000,-57000,-40000"
pts [
"-57500,-40000"
"-57000,-40000"
]
)
]
)
stc 0
tg (WTG
uid 4220,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4221,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-64100,-40500,-60000,-39100"
st "reset"
ju 2
blo "-60000,-39300"
tm "WireNameMgr"
)
s (Text
uid 4222,0
va (VaSet
font "Verdana,12,0"
)
xt "-64100,-39100,-64100,-39100"
ju 2
blo "-64100,-39100"
tm "SignalTypeMgr"
)
)
)
*21 (Net
uid 4229,0
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 32,0
)
declText (MLText
uid 4230,0
va (VaSet
)
xt "-70000,-17000,-57000,-15800"
st "reset        : std_ulogic"
)
)
*22 (Net
uid 4344,0
decl (Decl
n "phaseCount"
t "unsigned"
b "(phaseBitNb+1-1 DOWNTO 0)"
o 6
suid 34,0
)
declText (MLText
uid 4345,0
va (VaSet
)
xt "-70000,-14100,-35100,-12900"
st "SIGNAL phaseCount   : unsigned(phaseBitNb+1-1 DOWNTO 0)"
)
)
*23 (Net
uid 4426,0
decl (Decl
n "phaseSampled"
t "unsigned"
b "(phaseBitNb+1-1 DOWNTO 0)"
o 7
suid 35,0
)
declText (MLText
uid 4427,0
va (VaSet
)
xt "-70000,-13100,-34400,-11900"
st "SIGNAL phaseSampled : unsigned(phaseBitNb+1-1 DOWNTO 0)"
)
)
*24 (SaComponent
uid 6110,0
optionalChildren [
*25 (CptPort
uid 6094,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6095,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-49750,-42375,-49000,-41625"
)
tg (CPTG
uid 6096,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6097,0
va (VaSet
font "Verdana,12,0"
)
xt "-48000,-42700,-44200,-41300"
st "clock"
blo "-48000,-41500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*26 (CptPort
uid 6098,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6099,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-33000,-46375,-32250,-45625"
)
tg (CPTG
uid 6100,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6101,0
va (VaSet
font "Verdana,12,0"
)
xt "-40600,-46700,-34000,-45300"
st "countOut"
ju 2
blo "-34000,-45500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "countOut"
t "unsigned"
b "(bitNb-1 DOWNTO 0)"
o 2
suid 2,0
)
)
)
*27 (CptPort
uid 6102,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6103,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-49750,-40375,-49000,-39625"
)
tg (CPTG
uid 6104,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6105,0
va (VaSet
font "Verdana,12,0"
)
xt "-48000,-40700,-43900,-39300"
st "reset"
blo "-48000,-39500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*28 (CptPort
uid 6106,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6107,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-49750,-46375,-49000,-45625"
)
tg (CPTG
uid 6108,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6109,0
va (VaSet
font "Verdana,12,0"
)
xt "-48000,-46700,-42900,-45300"
st "restart"
blo "-48000,-45500"
)
)
thePort (LogicalPort
decl (Decl
n "restart"
t "std_ulogic"
o 4
suid 2004,0
)
)
)
]
shape (Rectangle
uid 6111,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32768,0"
lineWidth 2
)
xt "-49000,-50000,-33000,-38000"
)
oxt "24000,12000,40000,24000"
ttg (MlTextGroup
uid 6112,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*29 (Text
uid 6113,0
va (VaSet
)
xt "-48700,-37600,-42100,-36400"
st "sequential"
blo "-48700,-36600"
tm "BdLibraryNameMgr"
)
*30 (Text
uid 6114,0
va (VaSet
)
xt "-48700,-36400,-39800,-35200"
st "counterRestart"
blo "-48700,-35400"
tm "CptNameMgr"
)
*31 (Text
uid 6115,0
va (VaSet
)
xt "-48700,-35200,-45300,-34000"
st "I_cnt"
blo "-48700,-34200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6116,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6117,0
text (MLText
uid 6118,0
va (VaSet
)
xt "-49000,-33600,-28500,-31200"
st "delay = gateDelay       ( time     )  
bitNb = phaseBitNb+1    ( positive )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
(GiElement
name "bitNb"
type "positive"
value "phaseBitNb+1"
)
]
)
viewicon (ZoomableIcon
uid 6119,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-48750,-39750,-47250,-38250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*32 (SaComponent
uid 6328,0
optionalChildren [
*33 (CptPort
uid 6308,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6309,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17750,-40375,-17000,-39625"
)
tg (CPTG
uid 6310,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6311,0
va (VaSet
)
xt "-16000,-40500,-12600,-39300"
st "clock"
blo "-16000,-39500"
)
s (Text
uid 6338,0
va (VaSet
)
xt "-16000,-39300,-16000,-39300"
blo "-16000,-39300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 1,0
)
)
)
*34 (CptPort
uid 6312,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6313,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17750,-46375,-17000,-45625"
)
tg (CPTG
uid 6314,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6315,0
va (VaSet
)
xt "-16000,-46500,-12000,-45300"
st "dataIn"
blo "-16000,-45500"
)
s (Text
uid 6339,0
va (VaSet
)
xt "-16000,-45300,-16000,-45300"
blo "-16000,-45300"
)
)
thePort (LogicalPort
decl (Decl
n "dataIn"
t "unsigned"
b "(registerBitNb-1 DOWNTO 0)"
o 1
suid 2,0
)
)
)
*35 (CptPort
uid 6316,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6317,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1000,-46375,-250,-45625"
)
tg (CPTG
uid 6318,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6319,0
va (VaSet
)
xt "-6800,-46600,-2000,-45400"
st "dataOut"
ju 2
blo "-2000,-45600"
)
s (Text
uid 6340,0
va (VaSet
)
xt "-2000,-45400,-2000,-45400"
ju 2
blo "-2000,-45400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOut"
t "unsigned"
b "(registerBitNb-1 DOWNTO 0)"
o 3
suid 3,0
)
)
)
*36 (CptPort
uid 6320,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6321,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17750,-42375,-17000,-41625"
)
tg (CPTG
uid 6322,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6323,0
va (VaSet
)
xt "-16000,-42500,-12000,-41300"
st "enable"
blo "-16000,-41500"
)
s (Text
uid 6341,0
va (VaSet
)
xt "-16000,-41300,-16000,-41300"
blo "-16000,-41300"
)
)
thePort (LogicalPort
decl (Decl
n "enable"
t "std_ulogic"
o 4
suid 4,0
)
)
)
*37 (CptPort
uid 6324,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6325,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17750,-38375,-17000,-37625"
)
tg (CPTG
uid 6326,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6327,0
va (VaSet
)
xt "-16000,-38500,-12700,-37300"
st "reset"
blo "-16000,-37500"
)
s (Text
uid 6342,0
va (VaSet
)
xt "-16000,-37300,-16000,-37300"
blo "-16000,-37300"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 5
suid 5,0
)
)
)
]
shape (Rectangle
uid 6329,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-17000,-50000,-1000,-36000"
)
oxt "38000,10000,54000,24000"
ttg (MlTextGroup
uid 6330,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*38 (Text
uid 6331,0
va (VaSet
font "Verdana,8,1"
)
xt "-17090,-36300,-11090,-35300"
st "sequential"
blo "-17090,-35500"
tm "BdLibraryNameMgr"
)
*39 (Text
uid 6332,0
va (VaSet
font "Verdana,8,1"
)
xt "-17090,-35300,-7890,-34300"
st "registerUnsigned"
blo "-17090,-34500"
tm "CptNameMgr"
)
*40 (Text
uid 6333,0
va (VaSet
font "Verdana,8,1"
)
xt "-17090,-34300,-13990,-33300"
st "I_reg"
blo "-17090,-33500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6334,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6335,0
text (MLText
uid 6336,0
va (VaSet
font "Verdana,8,0"
)
xt "-17000,-32200,3400,-30200"
st "delay         = gateDelay       ( time     )  
registerBitNb = phaseBitNb+1    ( positive )  
"
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
(GiElement
name "registerBitNb"
type "positive"
value "phaseBitNb+1"
)
]
)
viewicon (ZoomableIcon
uid 6337,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-16750,-37750,-15250,-36250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*41 (Wire
uid 3051,0
shape (OrthoPolyLine
uid 3052,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55750,-50000,63000,-50000"
pts [
"63000,-50000"
"55750,-50000"
]
)
start &13
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3055,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3056,0
va (VaSet
font "Verdana,12,0"
)
xt "58000,-51400,64700,-50000"
st "phaseDiff"
blo "58000,-50200"
tm "WireNameMgr"
)
)
on &12
)
*42 (Wire
uid 4106,0
shape (OrthoPolyLine
uid 4107,0
va (VaSet
vasetType 3
)
xt "-57000,-68000,-49750,-68000"
pts [
"-57000,-68000"
"-49750,-68000"
]
)
start &14
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4110,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4111,0
va (VaSet
font "Verdana,12,0"
)
xt "-57000,-69400,-50300,-68000"
st "phaseRef"
blo "-57000,-68200"
tm "WireNameMgr"
)
)
on &15
)
*43 (Wire
uid 4121,0
shape (OrthoPolyLine
uid 4122,0
va (VaSet
vasetType 3
)
xt "-57000,-46000,-49750,-46000"
pts [
"-57000,-46000"
"-49750,-46000"
]
)
start &16
end &28
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4125,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4126,0
va (VaSet
font "Verdana,12,0"
)
xt "-57000,-47400,-50800,-46000"
st "phaseFb"
blo "-57000,-46200"
tm "WireNameMgr"
)
)
on &17
)
*44 (Wire
uid 4208,0
shape (OrthoPolyLine
uid 4209,0
va (VaSet
vasetType 3
)
xt "-57000,-42000,-49750,-42000"
pts [
"-57000,-42000"
"-49750,-42000"
]
)
start &18
end &25
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4212,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4213,0
va (VaSet
font "Verdana,12,0"
)
xt "-57000,-43400,-53200,-42000"
st "clock"
blo "-57000,-42200"
tm "WireNameMgr"
)
)
on &19
)
*45 (Wire
uid 4223,0
shape (OrthoPolyLine
uid 4224,0
va (VaSet
vasetType 3
)
xt "-57000,-40000,-49750,-40000"
pts [
"-57000,-40000"
"-49750,-40000"
]
)
start &20
end &27
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4227,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4228,0
va (VaSet
font "Verdana,12,0"
)
xt "-57000,-41400,-52900,-40000"
st "reset"
blo "-57000,-40200"
tm "WireNameMgr"
)
)
on &21
)
*46 (Wire
uid 4320,0
shape (OrthoPolyLine
uid 4321,0
va (VaSet
vasetType 3
)
xt "-21000,-40000,-17750,-40000"
pts [
"-21000,-40000"
"-17750,-40000"
]
)
end &33
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4326,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4327,0
va (VaSet
font "Verdana,12,0"
)
xt "-22000,-41400,-18200,-40000"
st "clock"
blo "-22000,-40200"
tm "WireNameMgr"
)
)
on &19
)
*47 (Wire
uid 4328,0
shape (OrthoPolyLine
uid 4329,0
va (VaSet
vasetType 3
)
xt "-21000,-38000,-17750,-38000"
pts [
"-21000,-38000"
"-17750,-38000"
]
)
end &37
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4334,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4335,0
va (VaSet
font "Verdana,12,0"
)
xt "-22000,-39400,-17900,-38000"
st "reset"
blo "-22000,-38200"
tm "WireNameMgr"
)
)
on &21
)
*48 (Wire
uid 4338,0
shape (OrthoPolyLine
uid 4339,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-32250,-46000,-17750,-46000"
pts [
"-32250,-46000"
"-17750,-46000"
]
)
start &26
end &34
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4342,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4343,0
va (VaSet
font "Verdana,12,0"
)
xt "-28250,-47400,-18950,-46000"
st "phaseCount"
blo "-28250,-46200"
tm "WireNameMgr"
)
)
on &22
)
*49 (Wire
uid 4418,0
shape (OrthoPolyLine
uid 4419,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-250,-46000,12250,-46000"
pts [
"-250,-46000"
"12250,-46000"
]
)
start &35
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4424,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4425,0
va (VaSet
font "Verdana,12,0"
)
xt "1750,-47400,12650,-46000"
st "phaseSampled"
blo "1750,-46200"
tm "WireNameMgr"
)
)
on &23
)
*50 (Wire
uid 4777,0
shape (OrthoPolyLine
uid 4778,0
va (VaSet
vasetType 3
)
xt "-25000,-42000,-17750,-42000"
pts [
"-25000,-42000"
"-17750,-42000"
]
)
end &36
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4783,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4784,0
va (VaSet
font "Verdana,12,0"
)
xt "-24000,-43400,-17300,-42000"
st "phaseRef"
blo "-24000,-42200"
tm "WireNameMgr"
)
)
on &15
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *51 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*52 (Text
uid 43,0
va (VaSet
font "Verdana,8,1"
)
xt "-72000,-88000,-65100,-87000"
st "Package List"
blo "-72000,-87200"
)
*53 (MLText
uid 44,0
va (VaSet
font "Verdana,8,0"
)
xt "-72000,-87000,-58400,-82000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
  USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*54 (Text
uid 46,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,0,32500,1200"
st "Compiler Directives"
blo "20000,1000"
)
*55 (Text
uid 47,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,1400,35100,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*56 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2800,32100,5200"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*57 (Text
uid 49,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,5600,35700,6800"
st "Post-module directives:"
blo "20000,6600"
)
*58 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*59 (Text
uid 51,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,7200,35200,8400"
st "End-module directives:"
blo "20000,8200"
)
*60 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "171,35,1397,893"
viewArea "-23000,-53998,27311,-18508"
cachedDiagramExtent "-72000,-88000,75000,12000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\ipp://ipp.hevs.ch\\PREA309_HPLJP3005DN,winspool,"
fileName "ipp://ipp.hevs.ch/ipp/PREA309_HPLJP3005DN"
toPrinter 1
xMargin 46
yMargin 46
paperWidth 1077
paperHeight 761
windowsPaperWidth 1077
windowsPaperHeight 761
paperType "A4"
windowsPaperName "A4"
windowsPaperType 9
scale 50
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-72000,-88000"
lastUid 6342,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
font "Verdana,8,0"
)
xt "200,200,2500,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,10,1"
)
xt "400,1000,5000,2200"
st "Panel0"
blo "400,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*61 (Text
va (VaSet
)
xt "1500,2550,6800,3750"
st "<library>"
blo "1500,3550"
tm "BdLibraryNameMgr"
)
*62 (Text
va (VaSet
)
xt "1500,3750,6300,4950"
st "<block>"
blo "1500,4750"
tm "BlkNameMgr"
)
*63 (Text
va (VaSet
)
xt "1500,4950,3400,6150"
st "I0"
blo "1500,5950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1500,12550,1500,12550"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1200,0,9200,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*64 (Text
va (VaSet
)
xt "-700,2550,3500,3750"
st "Library"
blo "-700,3550"
)
*65 (Text
va (VaSet
)
xt "-700,3750,8200,4950"
st "MWComponent"
blo "-700,4750"
)
*66 (Text
va (VaSet
)
xt "-700,4950,1200,6150"
st "I0"
blo "-700,5950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7700,550,-7700,550"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*67 (Text
va (VaSet
)
xt "-350,2550,3850,3750"
st "Library"
blo "-350,3550"
tm "BdLibraryNameMgr"
)
*68 (Text
va (VaSet
)
xt "-350,3750,8050,4950"
st "SaComponent"
blo "-350,4750"
tm "CptNameMgr"
)
*69 (Text
va (VaSet
)
xt "-350,4950,1550,6150"
st "I0"
blo "-350,5950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7350,550,-7350,550"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-600,8250,900,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1350,0,9350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*70 (Text
va (VaSet
)
xt "-850,2550,3350,3750"
st "Library"
blo "-850,3550"
)
*71 (Text
va (VaSet
)
xt "-850,3750,8550,4950"
st "VhdlComponent"
blo "-850,4750"
)
*72 (Text
va (VaSet
)
xt "-850,4950,1050,6150"
st "I0"
blo "-850,5950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7850,550,-7850,550"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-2100,0,10100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*73 (Text
va (VaSet
)
xt "-1600,2550,2600,3750"
st "Library"
blo "-1600,3550"
)
*74 (Text
va (VaSet
)
xt "-1600,3750,9100,4950"
st "VerilogComponent"
blo "-1600,4750"
)
*75 (Text
va (VaSet
)
xt "-1600,4950,300,6150"
st "I0"
blo "-1600,5950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-8600,550,-8600,550"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*76 (Text
va (VaSet
font "Verdana,8,0"
)
xt "2950,3400,4950,4400"
st "eb1"
blo "2950,4200"
tm "HdlTextNameMgr"
)
*77 (Text
va (VaSet
font "Verdana,8,0"
)
xt "2950,4400,3950,5400"
st "1"
blo "2950,5200"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "200,200,2500,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,8,0"
)
xt "-550,-500,550,500"
st "G"
blo "-550,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,-400,3400,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,-400,4700,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,0,3700,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,1000,1300,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,0,3700,1000"
st "Auto list"
)
second (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,1000,7500,2000"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "2150,-1300,16350,-300"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
font "Verdana,8,0"
)
xt "50,400,1050,1400"
st "1"
blo "50,1200"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*78 (Text
va (VaSet
font "Verdana,8,1"
)
xt "11800,20000,21800,21000"
st "Frame Declarations"
blo "11800,20800"
)
*79 (MLText
va (VaSet
font "Verdana,8,0"
)
xt "11800,21000,11800,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "1100,-1300,9900,-300"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
font "Verdana,8,0"
)
xt "50,400,1050,1400"
st "1"
blo "50,1200"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*80 (Text
va (VaSet
font "Verdana,8,1"
)
xt "11800,20000,21800,21000"
st "Frame Declarations"
blo "11800,20800"
)
*81 (MLText
va (VaSet
font "Verdana,8,0"
)
xt "11800,21000,11800,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,750,2100,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,750,2100,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "-72000,-21800,-65000,-20800"
st "Declarations"
blo "-72000,-21000"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,8,1"
)
xt "-72000,-20900,-68600,-19900"
st "Ports:"
blo "-72000,-20100"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-72000,-21800,-67200,-20800"
st "Pre User:"
blo "-72000,-21000"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
)
xt "-72000,-21800,-72000,-21800"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,8,1"
)
xt "-72000,-15000,-63000,-14000"
st "Diagram Signals:"
blo "-72000,-14200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-72000,-21800,-66000,-20800"
st "Post User:"
blo "-72000,-21000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "-72000,-21800,-72000,-21800"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 53,0
usingSuid 1
emptyRow *82 (LEmptyRow
)
uid 1685,0
optionalChildren [
*83 (RefLabelRowHdr
)
*84 (TitleRowHdr
)
*85 (FilterRowHdr
)
*86 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*87 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*88 (GroupColHdr
tm "GroupColHdrMgr"
)
*89 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*90 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*91 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*92 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*93 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*94 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*95 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "phaseDiff"
t "signed"
b "(unwrappedPhaseBitNb-1 DOWNTO 0)"
o 5
suid 15,0
)
)
uid 3041,0
)
*96 (LeafLogPort
port (LogicalPort
decl (Decl
n "phaseRef"
t "std_ulogic"
o 3
suid 29,0
)
)
uid 4089,0
)
*97 (LeafLogPort
port (LogicalPort
decl (Decl
n "phaseFb"
t "std_ulogic"
o 2
suid 30,0
)
)
uid 4091,0
)
*98 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 31,0
)
)
uid 4198,0
)
*99 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 32,0
)
)
uid 4200,0
)
*100 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "phaseCount"
t "unsigned"
b "(phaseBitNb+1-1 DOWNTO 0)"
o 6
suid 34,0
)
)
uid 4346,0
)
*101 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "phaseSampled"
t "unsigned"
b "(phaseBitNb+1-1 DOWNTO 0)"
o 7
suid 35,0
)
)
uid 4428,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1698,0
optionalChildren [
*102 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *103 (MRCItem
litem &82
pos 7
dimension 20
)
uid 1700,0
optionalChildren [
*104 (MRCItem
litem &83
pos 0
dimension 20
uid 1701,0
)
*105 (MRCItem
litem &84
pos 1
dimension 23
uid 1702,0
)
*106 (MRCItem
litem &85
pos 2
hidden 1
dimension 20
uid 1703,0
)
*107 (MRCItem
litem &95
pos 1
dimension 20
uid 3040,0
)
*108 (MRCItem
litem &96
pos 0
dimension 20
uid 4088,0
)
*109 (MRCItem
litem &97
pos 4
dimension 20
uid 4090,0
)
*110 (MRCItem
litem &98
pos 2
dimension 20
uid 4197,0
)
*111 (MRCItem
litem &99
pos 3
dimension 20
uid 4199,0
)
*112 (MRCItem
litem &100
pos 5
dimension 20
uid 4347,0
)
*113 (MRCItem
litem &101
pos 6
dimension 20
uid 4429,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1704,0
optionalChildren [
*114 (MRCItem
litem &86
pos 0
dimension 20
uid 1705,0
)
*115 (MRCItem
litem &88
pos 1
dimension 50
uid 1706,0
)
*116 (MRCItem
litem &89
pos 2
dimension 100
uid 1707,0
)
*117 (MRCItem
litem &90
pos 3
dimension 50
uid 1708,0
)
*118 (MRCItem
litem &91
pos 4
dimension 100
uid 1709,0
)
*119 (MRCItem
litem &92
pos 5
dimension 100
uid 1710,0
)
*120 (MRCItem
litem &93
pos 6
dimension 50
uid 1711,0
)
*121 (MRCItem
litem &94
pos 7
dimension 80
uid 1712,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1699,0
vaOverrides [
]
)
]
)
uid 1684,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *122 (LEmptyRow
)
uid 1714,0
optionalChildren [
*123 (RefLabelRowHdr
)
*124 (TitleRowHdr
)
*125 (FilterRowHdr
)
*126 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*127 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*128 (GroupColHdr
tm "GroupColHdrMgr"
)
*129 (NameColHdr
tm "GenericNameColHdrMgr"
)
*130 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*131 (InitColHdr
tm "GenericValueColHdrMgr"
)
*132 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*133 (EolColHdr
tm "GenericEolColHdrMgr"
)
*134 (LogGeneric
generic (GiElement
name "phaseBitNb"
type "positive"
value "8"
)
uid 4163,0
)
*135 (LogGeneric
generic (GiElement
name "unwrappedPhaseBitNb"
type "positive"
value "12"
)
uid 6272,0
)
]
)
pdm (PhysicalDM
uid 1726,0
optionalChildren [
*136 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *137 (MRCItem
litem &122
pos 2
dimension 20
)
uid 1728,0
optionalChildren [
*138 (MRCItem
litem &123
pos 0
dimension 20
uid 1729,0
)
*139 (MRCItem
litem &124
pos 1
dimension 23
uid 1730,0
)
*140 (MRCItem
litem &125
pos 2
hidden 1
dimension 20
uid 1731,0
)
*141 (MRCItem
litem &134
pos 0
dimension 20
uid 4162,0
)
*142 (MRCItem
litem &135
pos 1
dimension 20
uid 6271,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1732,0
optionalChildren [
*143 (MRCItem
litem &126
pos 0
dimension 20
uid 1733,0
)
*144 (MRCItem
litem &128
pos 1
dimension 50
uid 1734,0
)
*145 (MRCItem
litem &129
pos 2
dimension 100
uid 1735,0
)
*146 (MRCItem
litem &130
pos 3
dimension 100
uid 1736,0
)
*147 (MRCItem
litem &131
pos 4
dimension 50
uid 1737,0
)
*148 (MRCItem
litem &132
pos 5
dimension 50
uid 1738,0
)
*149 (MRCItem
litem &133
pos 6
dimension 80
uid 1739,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 1727,0
vaOverrides [
]
)
]
)
uid 1713,0
type 1
)
activeModelName "BlockDiag"
)
