Version 4
SHEET 1 1096 680
WIRE -96 80 -128 80
WIRE -192 96 -384 96
WIRE -192 112 -224 112
WIRE -96 144 -96 80
WIRE -80 144 -96 144
WIRE 80 144 16 144
WIRE -384 176 -416 176
WIRE -224 176 -224 112
WIRE -224 176 -240 176
WIRE -80 192 -96 192
WIRE 80 192 32 192
WIRE -224 256 -224 176
WIRE -192 256 -224 256
WIRE -96 256 -96 192
WIRE -96 256 -128 256
WIRE -192 272 -384 272
FLAG -384 272 R
IOPIN -384 272 In
FLAG -384 96 S
IOPIN -384 96 In
FLAG 80 144 Q
IOPIN 80 144 Out
FLAG 80 192 Q\
IOPIN 80 192 Out
FLAG -416 176 Clk
IOPIN -416 176 In
SYMBOL Digital\\and -160 32 R0
SYMATTR InstName A3
SYMATTR SpiceLine td=10n
SYMBOL Digital\\and -160 208 R0
SYMATTR InstName A4
SYMATTR SpiceLine td=10n
SYMBOL Digital\\srflop -32 96 R0
SYMATTR InstName A1
SYMATTR SpiceLine Trise=10nS td=20n
SYMBOL d50705b -320 176 R0
SYMATTR InstName X2
TEXT -512 352 Left 0 ;Each gate has a 10 nanosecod time delay (td=10n) in SpiceLine.
TEXT -376 16 Left 0 ;S-R Flip-Flop with rising edge Clock
TEXT -512 384 Left 0 ;S-R Flip-Flop component must have at least twice the gate time delay (td=20n).
