#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Mar  5 12:51:02 2024
# Process ID: 10688
# Current directory: C:/Ain_shams/GP/Synthesis/project_3/project_3.runs/synth_1
# Command line: vivado.exe -log SYSTEM_TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SYSTEM_TOP.tcl
# Log file: C:/Ain_shams/GP/Synthesis/project_3/project_3.runs/synth_1/SYSTEM_TOP.vds
# Journal file: C:/Ain_shams/GP/Synthesis/project_3/project_3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source SYSTEM_TOP.tcl -notrace
Command: synth_design -top SYSTEM_TOP -part xcku115-flvb2104-2-e -flatten_hierarchy none -resource_sharing off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3792 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 454.945 ; gain = 87.508
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SYSTEM_TOP' [C:/Ain_shams/GP/Synthesis/project_3/project_3.srcs/sources_1/imports/RTL/top/SYSTEM_TOP.v:1]
	Parameter AW bound to: 16 - type: integer 
	Parameter Include_dual_timer bound to: 1 - type: integer 
	Parameter MEMFILE bound to: ../Program/Scratch/main.bin - type: string 
INFO: [Synth 8-6157] synthesizing module 'CORTEXM0INTEGRATION' [C:/Ain_shams/GP/Synthesis/project_3/project_3.srcs/sources_1/imports/RTL/cortex/CORTEXM0INTEGRATION.v:29]
INFO: [Synth 8-6157] synthesizing module 'cortexm0ds_logic' [C:/Ain_shams/GP/Synthesis/project_3/project_3.srcs/sources_1/imports/RTL/cortex/cortexm0ds_logic.v:27]
INFO: [Synth 8-6155] done synthesizing module 'cortexm0ds_logic' (1#1) [C:/Ain_shams/GP/Synthesis/project_3/project_3.srcs/sources_1/imports/RTL/cortex/cortexm0ds_logic.v:27]
INFO: [Synth 8-6155] done synthesizing module 'CORTEXM0INTEGRATION' (2#1) [C:/Ain_shams/GP/Synthesis/project_3/project_3.srcs/sources_1/imports/RTL/cortex/CORTEXM0INTEGRATION.v:29]
INFO: [Synth 8-6157] synthesizing module 'RCC' [C:/Ain_shams/GP/Synthesis/project_3/project_3.srcs/sources_1/imports/RTL/ahb_peripherals/rcc/RCC.v:1]
	Parameter scale1 bound to: 8 - type: integer 
	Parameter scale2 bound to: 8 - type: integer 
	Parameter scale3 bound to: 8 - type: integer 
	Parameter RESET_WDOG bound to: 2 - type: integer 
	Parameter RESET_APB bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CLK_GATE' [C:/Ain_shams/GP/Synthesis/project_3/project_3.srcs/sources_1/imports/RTL/ahb_peripherals/rcc/CLK_GATE.v:6]
INFO: [Synth 8-6155] done synthesizing module 'CLK_GATE' (3#1) [C:/Ain_shams/GP/Synthesis/project_3/project_3.srcs/sources_1/imports/RTL/ahb_peripherals/rcc/CLK_GATE.v:6]
INFO: [Synth 8-6157] synthesizing module 'CLKDIV' [C:/Ain_shams/GP/Synthesis/project_3/project_3.srcs/sources_1/imports/RTL/ahb_peripherals/rcc/CLKDIV.v:1]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CLKDIV' (4#1) [C:/Ain_shams/GP/Synthesis/project_3/project_3.srcs/sources_1/imports/RTL/ahb_peripherals/rcc/CLKDIV.v:1]
INFO: [Synth 8-6157] synthesizing module 'RESET_SYNC' [C:/Ain_shams/GP/Synthesis/project_3/project_3.srcs/sources_1/imports/RTL/ahb_peripherals/rcc/RESET_SYNC.v:1]
	Parameter NUM_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RESET_SYNC' (5#1) [C:/Ain_shams/GP/Synthesis/project_3/project_3.srcs/sources_1/imports/RTL/ahb_peripherals/rcc/RESET_SYNC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RCC' (6#1) [C:/Ain_shams/GP/Synthesis/project_3/project_3.srcs/sources_1/imports/RTL/ahb_peripherals/rcc/RCC.v:1]
INFO: [Synth 8-6157] synthesizing module 'Instruction_SRAM_TOP' [C:/Ain_shams/GP/Synthesis/project_3/project_3.srcs/sources_1/imports/RTL/ahb_peripherals/memory/Instruction_SRAM_TOP.v:1]
	Parameter AW bound to: 16 - type: integer 
	Parameter MEMFILE bound to: ../Program/Scratch/main.bin - type: string 
INFO: [Synth 8-6157] synthesizing module 'cmsdk_ahb_to_isram' [C:/Ain_shams/GP/Synthesis/project_3/project_3.srcs/sources_1/imports/RTL/ahb_peripherals/memory/cmsdk_ahb_to_isram.v:26]
	Parameter AW bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmsdk_ahb_to_isram' (7#1) [C:/Ain_shams/GP/Synthesis/project_3/project_3.srcs/sources_1/imports/RTL/ahb_peripherals/memory/cmsdk_ahb_to_isram.v:26]
ERROR: [Synth 8-439] module 'cmsdk_fpga_isram' not found [C:/Ain_shams/GP/Synthesis/project_3/project_3.srcs/sources_1/imports/RTL/ahb_peripherals/memory/Instruction_SRAM_TOP.v:72]
	Parameter AW bound to: 16 - type: integer 
ERROR: [Synth 8-6156] failed synthesizing module 'Instruction_SRAM_TOP' [C:/Ain_shams/GP/Synthesis/project_3/project_3.srcs/sources_1/imports/RTL/ahb_peripherals/memory/Instruction_SRAM_TOP.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'SYSTEM_TOP' [C:/Ain_shams/GP/Synthesis/project_3/project_3.srcs/sources_1/imports/RTL/top/SYSTEM_TOP.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 742.723 ; gain = 375.285
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Mar  5 12:51:29 2024...
