// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtop.h for the primary calling header

#include "Vtop_top.h"          // For This
#include "Vtop__Syms.h"

#include "verilated_dpi.h"


//--------------------
// STATIC VARIABLES

VL_ST_SIG8(Vtop_top::__Vtable1___PVT__u0__DOT__y1_l[16],6,0);
VL_ST_SIG8(Vtop_top::__Vtable2___PVT__u0__DOT__y1_h[16],6,0);
VL_ST_SIG8(Vtop_top::__Vtable3___PVT__u0__DOT__y2_l[16],6,0);
VL_ST_SIG8(Vtop_top::__Vtable4___PVT__u0__DOT__y2_h[16],6,0);
VL_ST_SIG8(Vtop_top::__Vtable5___PVT__u0__DOT__y3_l[16],6,0);
VL_ST_SIG8(Vtop_top::__Vtable6___PVT__u0__DOT__y3_h[16],6,0);
VL_ST_SIG8(Vtop_top::__Vtable7___PVT__u0__DOT__y4_l[16],6,0);
VL_ST_SIG8(Vtop_top::__Vtable8___PVT__u0__DOT__y4_h[16],6,0);
VL_ST_SIG8(Vtop_top::__Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns[32],0,0);
VL_ST_SIG8(Vtop_top::__Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready[32],0,0);
VL_ST_SIG8(Vtop_top::__Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req[32],0,0);
VL_ST_SIG8(Vtop_top::__Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid[32],0,0);
VL_ST_SIG8(Vtop_top::__Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[512],3,0);
VL_ST_SIG8(Vtop_top::__Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[64],1,0);
VL_ST_SIG8(Vtop_top::__Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[64],0,0);
VL_ST_SIG8(Vtop_top::__Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[64],0,0);
VL_ST_SIG8(Vtop_top::__Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[64],0,0);
VL_ST_SIG8(Vtop_top::__Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[64],0,0);
VL_ST_SIG8(Vtop_top::__Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[64],0,0);
VL_ST_SIG8(Vtop_top::__Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[64],1,0);
VL_ST_SIG8(Vtop_top::__Vtable12___PVT__data_req[64],0,0);
VL_ST_SIG8(Vtop_top::__Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[64],0,0);
VL_ST_SIG8(Vtop_top::__Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[64],0,0);

//--------------------

VL_CTOR_IMP(Vtop_top) {
    VL_CELL (ram_i, Vtop_ram__A14);
    // Reset internal values
    // Reset structure values
    _ctor_var_reset();
}

void Vtop_top::__Vconfigure(Vtop__Syms* vlSymsp, bool first) {
    if (0 && first) {}  // Prevent unused
    this->__VlSymsp = vlSymsp;
}

Vtop_top::~Vtop_top() {
}

//--------------------
// Internal Methods

void Vtop_top::_settle__TOP__top__1(Vtop__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+      Vtop_top::_settle__TOP__top__1\n"); );
    Vtop* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__apu_operands[0U] = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__apu_operands[1U] = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__apu_operands[2U] = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in 
	= (1U | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in));
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__apu_master_operands_o[0U] = 0U;
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__apu_master_operands_o[1U] = 0U;
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__apu_master_operands_o[2U] = 0U;
    // ALWAYS at ../rtl/include/riscv_mac_ops.sv:105
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w0 = 1U;
    // ALWAYS at ../rtl/include/riscv_mac_ops.sv:105
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w1 = 2U;
    // ALWAYS at ../rtl/include/riscv_mac_ops.sv:105
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w2 = 3U;
    // ALWAYS at ../rtl/include/riscv_mac_ops.sv:105
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w3 = 4U;
    // ALWAYS at ../rtl/include/riscv_mac_ops.sv:105
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w4 = 5U;
    // ALWAYS at ../rtl/include/riscv_mac_ops.sv:105
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w5 = 6U;
    // ALWAYS at ../rtl/include/riscv_mac_ops.sv:105
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w6 = 7U;
    // ALWAYS at ../rtl/include/riscv_mac_ops.sv:105
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w7 = 8U;
    // ALWAYS at ../rtl/include/riscv_mac_ops.sv:105
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w8 = 9U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[0U] 
	= (0xffffffe0U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[0U]);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[0U] 
	= (0x20U | (0xfffffc1fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[0U]));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[0U] 
	= (0x800U | (0xffff83ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[0U]));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[0U] 
	= (0x18000U | (0xfff07fffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[0U]));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[0U] 
	= (0x400000U | (0xfe0fffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[0U]));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[0U] 
	= (0xa000000U | (0xc1ffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[0U]));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[0U] 
	= (0x80000000U | (0x3fffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[0U]));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
	= (1U | (0xfffffff8U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U]));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
	= (0x38U | (0xffffff07U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U]));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
	= (0x800U | (0xffffe0ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U]));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
	= (0x12000U | (0xfffc1fffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U]));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
	= (0x280000U | (0xff83ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U]));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
	= (0x5800000U | (0xf07fffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U]));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
	= (0xc0000000U | (0xfffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U]));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
	= (0xfffffffeU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U]);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
	= (0x1aU | (0xffffffc1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U]));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
	= (0x380U | (0xfffff83fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U]));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
	= (0x7800U | (0xffff07ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U]));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
	= (0x100000U | (0xffe0ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U]));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
	= (0x2200000U | (0xfc1fffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U]));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
	= (0x48000000U | (0x83ffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U]));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
	= (0x80000000U | (0x7fffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U]));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
	= (9U | (0xfffffff0U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U]));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
	= (0x140U | (0xfffffe0fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U]));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
	= (0x2a00U | (0xffffc1ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U]));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
	= (0x58000U | (0xfff83fffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U]));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
	= (0xb80000U | (0xff07ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U]));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
	= (0x18000000U | (0xe0ffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U]));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
	= (0x20000000U | (0x1fffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U]));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
	= (3U | (0xfffffffcU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U]));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
	= (0x68U | (0xffffff83U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U]));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
	= (0xd80U | (0xfffff07fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U]));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
	= (0x1c000U | (0xfffe0fffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U]));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
	= (0x3a0000U | (0xffc1ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U]));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
	= (0x7800000U | (0xf83fffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U]));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
	= (0xf8000000U | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U]);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__busy_L0 
	= (((0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__CS)) 
	    & (1U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__CS))) 
	   | (IData)(vlSymsp->TOP__top.__PVT__instr_req));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_n 
	= ((VL_ULL(0xffffffff00000000) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_n) 
	   | (IData)((IData)(((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_q) 
			      - (IData)(1U)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_n 
	= ((VL_ULL(0xffffffff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_n) 
	   | ((QData)((IData)(((IData)((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_q 
					>> 0x20U)) 
			       - (IData)(1U)))) << 0x20U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in 
	= ((0xffbU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in)) 
	   | (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__load_stall) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__id_valid_q)) 
	      << 2U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in 
	= ((0xff7U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in)) 
	   | (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jr_stall) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__id_valid_q)) 
	      << 3U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__m_irq_enable 
	= (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_q) 
	    >> 4U) & (3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__priv_lvl_q)));
    // ALWAYS at ../rtl/riscv_ex_stage.sv:329
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb = 0U;
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_we_lsu) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb = 1U;
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xfffffffeU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
		    >> 0x1fU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xfffffffdU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (2U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
		    >> 0x1dU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xfffffffbU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (4U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
		    >> 0x1bU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xfffffff7U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (8U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
		    >> 0x19U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xffffffefU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x10U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
		       >> 0x17U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xffffffdfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x20U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
		       >> 0x15U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xffffffbfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x40U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
		       >> 0x13U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xffffff7fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x80U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
		       >> 0x11U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xfffffeffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x100U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			>> 0xfU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xfffffdffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x200U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			>> 0xdU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xfffffbffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x400U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			>> 0xbU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xfffff7ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x800U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			>> 9U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xffffefffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x1000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			 >> 7U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xffffdfffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x2000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			 >> 5U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xffffbfffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x4000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			 >> 3U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xffff7fffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x8000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			 >> 1U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xfffeffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x10000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			  << 1U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xfffdffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x20000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			  << 3U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xfffbffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x40000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			  << 5U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xfff7ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x80000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			  << 7U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xffefffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x100000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			   << 9U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xffdfffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x200000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			   << 0xbU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xffbfffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x400000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			   << 0xdU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xff7fffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x800000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			   << 0xfU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xfeffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x1000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			    << 0x11U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xfdffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x2000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			    << 0x13U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xfbffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x4000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			    << 0x15U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xf7ffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x8000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			    << 0x17U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xefffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x10000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			     << 0x19U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xdfffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x20000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			     << 0x1bU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xbfffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x40000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			     << 0x1dU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0x7fffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x80000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			     << 0x1fU)));
    // ALWAYS at ../rtl/riscv_debug_unit.sv:121
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__rdata_sel_n = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__state_n = 0U;
    vlSymsp->TOP__top.debug_gnt_o = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_rreq_n = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__csr_req_n = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_csr_we = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__jump_req_n = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_resume = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_halt = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_n 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__ssth_clear = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_sel_n = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr = 0U;
    if (vlTOPp->debug_req_i) {
	if (vlTOPp->debug_we_i) {
	    if ((0x4000U & (IData)(vlTOPp->debug_addr_i))) {
		if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__state_q) {
		    vlSymsp->TOP__top.debug_gnt_o = 1U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__state_n = 0U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_csr_we = 1U;
		} else {
		    vlSymsp->TOP__top.debug_gnt_o = 0U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__state_n = 1U;
		    if (vlSymsp->TOP__top.debug_halted_o) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__csr_req_n = 1U;
		    }
		}
	    } else {
		if ((0x2000U & (IData)(vlTOPp->debug_addr_i))) {
		    if ((0x1000U & (IData)(vlTOPp->debug_addr_i))) {
			vlSymsp->TOP__top.debug_gnt_o = 1U;
		    } else {
			if ((0x800U & (IData)(vlTOPp->debug_addr_i))) {
			    vlSymsp->TOP__top.debug_gnt_o = 1U;
			} else {
			    if ((0x400U & (IData)(vlTOPp->debug_addr_i))) {
				vlSymsp->TOP__top.debug_gnt_o = 1U;
			    } else {
				if ((0x200U & (IData)(vlTOPp->debug_addr_i))) {
				    vlSymsp->TOP__top.debug_gnt_o = 1U;
				} else {
				    if ((0x100U & (IData)(vlTOPp->debug_addr_i))) {
					vlSymsp->TOP__top.debug_gnt_o = 1U;
				    } else {
					vlSymsp->TOP__top.debug_gnt_o = 1U;
					if (vlSymsp->TOP__top.debug_halted_o) {
					    if ((0U 
						 == 
						 (0x1fU 
						  & ((IData)(vlTOPp->debug_addr_i) 
						     >> 2U)))) {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__jump_req_n = 1U;
					    }
					}
				    }
				}
			    }
			}
		    }
		} else {
		    if ((0x1000U & (IData)(vlTOPp->debug_addr_i))) {
			vlSymsp->TOP__top.debug_gnt_o = 1U;
		    } else {
			if ((0x800U & (IData)(vlTOPp->debug_addr_i))) {
			    vlSymsp->TOP__top.debug_gnt_o = 1U;
			} else {
			    if ((0x400U & (IData)(vlTOPp->debug_addr_i))) {
				if ((0x200U & (IData)(vlTOPp->debug_addr_i))) {
				    vlSymsp->TOP__top.debug_gnt_o = 1U;
				} else {
				    if ((0x100U & (IData)(vlTOPp->debug_addr_i))) {
					vlSymsp->TOP__top.debug_gnt_o = 1U;
					if (vlSymsp->TOP__top.debug_halted_o) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr = 1U;
					}
				    } else {
					vlSymsp->TOP__top.debug_gnt_o = 1U;
					if (vlSymsp->TOP__top.debug_halted_o) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq = 1U;
					}
				    }
				}
			    } else {
				if ((0x200U & (IData)(vlTOPp->debug_addr_i))) {
				    vlSymsp->TOP__top.debug_gnt_o = 1U;
				} else {
				    if ((0x100U & (IData)(vlTOPp->debug_addr_i))) {
					vlSymsp->TOP__top.debug_gnt_o = 1U;
				    } else {
					vlSymsp->TOP__top.debug_gnt_o = 1U;
					if ((0U == 
					     (0x1fU 
					      & ((IData)(vlTOPp->debug_addr_i) 
						 >> 2U)))) {
					    if ((0x10000U 
						 & vlTOPp->debug_wdata_i)) {
						if (
						    (1U 
						     & (~ (IData)(vlSymsp->TOP__top.debug_halted_o)))) {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_halt = 1U;
						}
					    } else {
						if (vlSymsp->TOP__top.debug_halted_o) {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_resume = 1U;
						}
					    }
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_n 
						= (
						   (0x3eU 
						    & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_n)) 
						   | (1U 
						      & vlTOPp->debug_wdata_i));
					} else {
					    if ((1U 
						 == 
						 (0x1fU 
						  & ((IData)(vlTOPp->debug_addr_i) 
						     >> 2U)))) {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__ssth_clear 
						    = 
						    (1U 
						     & vlTOPp->debug_wdata_i);
					    } else {
						if (
						    (2U 
						     == 
						     (0x1fU 
						      & ((IData)(vlTOPp->debug_addr_i) 
							 >> 2U)))) {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_n 
							= 
							((0x2fU 
							  & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_n)) 
							 | (0x10U 
							    & (vlTOPp->debug_wdata_i 
							       >> 7U)));
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_n 
							= 
							((0x3bU 
							  & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_n)) 
							 | (4U 
							    & ((0x7fffffcU 
								& (vlTOPp->debug_wdata_i 
								   >> 5U)) 
							       | (0x1ffffffcU 
								  & (vlTOPp->debug_wdata_i 
								     >> 3U)))));
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_n 
							= 
							((0x3dU 
							  & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_n)) 
							 | (2U 
							    & (vlTOPp->debug_wdata_i 
							       >> 2U)));
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_n 
							= 
							((0x37U 
							  & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_n)) 
							 | (8U 
							    & (vlTOPp->debug_wdata_i 
							       << 1U)));
						}
					    }
					}
				    }
				}
			    }
			}
		    }
		}
	    }
	} else {
	    if ((0x4000U & (IData)(vlTOPp->debug_addr_i))) {
		vlSymsp->TOP__top.debug_gnt_o = 1U;
		if (vlSymsp->TOP__top.debug_halted_o) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__csr_req_n = 1U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__rdata_sel_n = 1U;
		}
	    } else {
		if ((0x2000U & (IData)(vlTOPp->debug_addr_i))) {
		    if ((0x1000U & (IData)(vlTOPp->debug_addr_i))) {
			vlSymsp->TOP__top.debug_gnt_o = 1U;
		    } else {
			if ((0x800U & (IData)(vlTOPp->debug_addr_i))) {
			    vlSymsp->TOP__top.debug_gnt_o = 1U;
			} else {
			    if ((0x400U & (IData)(vlTOPp->debug_addr_i))) {
				vlSymsp->TOP__top.debug_gnt_o = 1U;
			    } else {
				if ((0x200U & (IData)(vlTOPp->debug_addr_i))) {
				    vlSymsp->TOP__top.debug_gnt_o = 1U;
				} else {
				    if ((0x100U & (IData)(vlTOPp->debug_addr_i))) {
					vlSymsp->TOP__top.debug_gnt_o = 1U;
				    } else {
					vlSymsp->TOP__top.debug_gnt_o = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__rdata_sel_n = 4U;
				    }
				}
			    }
			}
		    }
		} else {
		    if ((0x1000U & (IData)(vlTOPp->debug_addr_i))) {
			vlSymsp->TOP__top.debug_gnt_o = 1U;
		    } else {
			if ((0x800U & (IData)(vlTOPp->debug_addr_i))) {
			    vlSymsp->TOP__top.debug_gnt_o = 1U;
			} else {
			    if ((0x400U & (IData)(vlTOPp->debug_addr_i))) {
				if ((0x200U & (IData)(vlTOPp->debug_addr_i))) {
				    vlSymsp->TOP__top.debug_gnt_o = 1U;
				} else {
				    if ((0x100U & (IData)(vlTOPp->debug_addr_i))) {
					vlSymsp->TOP__top.debug_gnt_o = 1U;
					if (vlSymsp->TOP__top.debug_halted_o) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_rreq_n = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_sel_n = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__rdata_sel_n = 2U;
					}
				    } else {
					vlSymsp->TOP__top.debug_gnt_o = 1U;
					if (vlSymsp->TOP__top.debug_halted_o) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_rreq_n = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__rdata_sel_n = 2U;
					}
				    }
				}
			    } else {
				if ((0x200U & (IData)(vlTOPp->debug_addr_i))) {
				    vlSymsp->TOP__top.debug_gnt_o = 1U;
				} else {
				    if ((0x100U & (IData)(vlTOPp->debug_addr_i))) {
					vlSymsp->TOP__top.debug_gnt_o = 1U;
				    } else {
					vlSymsp->TOP__top.debug_gnt_o = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__rdata_sel_n = 3U;
				    }
				}
			    }
			}
		    }
		}
	    }
	}
    }
    // ALWAYS at ../rtl/riscv_load_store_unit.sv:330
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_rdata_ext 
	= ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_type_q))
	    ? ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_offset_q))
	        ? ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_offset_q))
		    ? ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_sign_ext_q)
		        ? ((0xffffff00U & (VL_NEGATE_I((IData)(
							       (1U 
								& (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
								   >> 0x1fU)))) 
					   << 8U)) 
			   | (0xffU & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
				       >> 0x18U))) : 
		       (0xffU & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
				 >> 0x18U))) : ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_sign_ext_q)
						 ? 
						((0xffffff00U 
						  & (VL_NEGATE_I((IData)(
									 (1U 
									  & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
									     >> 0x17U)))) 
						     << 8U)) 
						 | (0xffU 
						    & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
						       >> 0x10U)))
						 : 
						(0xffU 
						 & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
						    >> 0x10U))))
	        : ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_offset_q))
		    ? ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_sign_ext_q)
		        ? ((0xffffff00U & (VL_NEGATE_I((IData)(
							       (1U 
								& (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
								   >> 0xfU)))) 
					   << 8U)) 
			   | (0xffU & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
				       >> 8U))) : (0xffU 
						   & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
						      >> 8U)))
		    : ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_sign_ext_q)
		        ? ((0xffffff00U & (VL_NEGATE_I((IData)(
							       (1U 
								& (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
								   >> 7U)))) 
					   << 8U)) 
			   | (0xffU & vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o))
		        : (0xffU & vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o))))
	    : ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_type_q))
	        ? ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_offset_q))
		    ? ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_offset_q))
		        ? ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_sign_ext_q)
			    ? ((0xffff0000U & (VL_NEGATE_I((IData)(
								   (1U 
								    & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
								       >> 7U)))) 
					       << 0x10U)) 
			       | ((0xff00U & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
					      << 8U)) 
				  | (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_q 
					      >> 0x18U))))
			    : ((0xff00U & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
					   << 8U)) 
			       | (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_q 
					   >> 0x18U))))
		        : ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_sign_ext_q)
			    ? ((0xffff0000U & (VL_NEGATE_I((IData)(
								   (1U 
								    & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
								       >> 0x1fU)))) 
					       << 0x10U)) 
			       | (0xffffU & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
					     >> 0x10U)))
			    : (0xffffU & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
					  >> 0x10U))))
		    : ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_offset_q))
		        ? ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_sign_ext_q)
			    ? ((0xffff0000U & (VL_NEGATE_I((IData)(
								   (1U 
								    & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
								       >> 0x17U)))) 
					       << 0x10U)) 
			       | (0xffffU & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
					     >> 8U)))
			    : (0xffffU & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
					  >> 8U))) : 
		       ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_sign_ext_q)
			 ? ((0xffff0000U & (VL_NEGATE_I((IData)(
								(1U 
								 & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
								    >> 0xfU)))) 
					    << 0x10U)) 
			    | (0xffffU & vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o))
			 : (0xffffU & vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o))))
	        : ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_offset_q))
		    ? ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_offset_q))
		        ? ((0xffffff00U & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
					   << 8U)) 
			   | (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_q 
				       >> 0x18U))) : 
		       ((0xffff0000U & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
					<< 0x10U)) 
			| (0xffffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_q 
				      >> 0x10U)))) : 
		   ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_offset_q))
		     ? ((0xff000000U & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
					<< 0x18U)) 
			| (0xffffffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_q 
					>> 8U))) : vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in 
	= ((0xfdfU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in)) 
	   | (((IData)(vlSymsp->TOP__top.__PVT__data_req) 
	       & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_we_ex))) 
	      << 5U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in 
	= ((0xfbfU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in)) 
	   | (((IData)(vlSymsp->TOP__top.__PVT__data_req) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_we_ex)) 
	      << 6U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in 
	= ((0xeffU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in)) 
	   | (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__branch_in_ex) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__id_valid_q)) 
	      << 8U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__apu_operands_ex[2U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__id_stage_i__apu_operands_ex_o
	[2U];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__apu_operands_ex[1U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__id_stage_i__apu_operands_ex_o
	[1U];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__apu_operands_ex[0U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__id_stage_i__apu_operands_ex_o
	[0U];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__csr_req_q)
	    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__wdata_q
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex);
    // ALWAYS at ../rtl/riscv_ex_stage.sv:292
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_ex) 
	   & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__apu_en_ex)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_a 
	= ((VL_ULL(0x3fffe0000) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_a) 
	   | (IData)((IData)(((0x10000U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_signed_ex) 
					    << 0xfU) 
					   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_a_ex 
					      << 1U))) 
			      | (0xffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_a_ex)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_a 
	= ((VL_ULL(0x1ffff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_a) 
	   | ((QData)((IData)(((0x10000U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_signed_ex) 
					     << 0xfU) 
					    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_a_ex 
					       >> 0xfU))) 
			       | (0xffffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_a_ex 
					     >> 0x10U))))) 
	      << 0x11U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_b 
	= ((VL_ULL(0x3fffe0000) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_b) 
	   | (IData)((IData)(((0x10000U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_signed_ex) 
					    << 0x10U) 
					   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_b_ex 
					      << 1U))) 
			      | (0xffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_b_ex)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_b 
	= ((VL_ULL(0x1ffff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_b) 
	   | ((QData)((IData)(((0x10000U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_signed_ex) 
					     << 0x10U) 
					    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_b_ex 
					       >> 0xfU))) 
			       | (0xffffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_b_ex 
					     >> 0x10U))))) 
	      << 0x11U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_a 
	= ((VL_ULL(0xffffffe00) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_a) 
	   | (IData)((IData)(((0x100U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_signed_ex) 
					  << 7U) & 
					 (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_a_ex 
					  << 1U))) 
			      | (0xffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_a_ex)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_a 
	= ((VL_ULL(0xffffc01ff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_a) 
	   | ((QData)((IData)(((0x100U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_signed_ex) 
					   << 7U) & 
					  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_a_ex 
					   >> 7U))) 
			       | (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_a_ex 
					   >> 8U))))) 
	      << 9U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_a 
	= ((VL_ULL(0xff803ffff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_a) 
	   | ((QData)((IData)(((0x100U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_signed_ex) 
					   << 7U) & 
					  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_a_ex 
					   >> 0xfU))) 
			       | (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_a_ex 
					   >> 0x10U))))) 
	      << 0x12U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_a 
	= ((VL_ULL(0x7ffffff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_a) 
	   | ((QData)((IData)(((0x100U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_signed_ex) 
					   << 7U) & 
					  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_a_ex 
					   >> 0x17U))) 
			       | (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_a_ex 
					   >> 0x18U))))) 
	      << 0x1bU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_b 
	= ((VL_ULL(0xffffffe00) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_b) 
	   | (IData)((IData)(((0x100U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_signed_ex) 
					  << 8U) & 
					 (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_b_ex 
					  << 1U))) 
			      | (0xffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_b_ex)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_b 
	= ((VL_ULL(0xffffc01ff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_b) 
	   | ((QData)((IData)(((0x100U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_signed_ex) 
					   << 8U) & 
					  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_b_ex 
					   >> 7U))) 
			       | (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_b_ex 
					   >> 8U))))) 
	      << 9U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_b 
	= ((VL_ULL(0xff803ffff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_b) 
	   | ((QData)((IData)(((0x100U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_signed_ex) 
					   << 8U) & 
					  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_b_ex 
					   >> 0xfU))) 
			       | (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_b_ex 
					   >> 0x10U))))) 
	      << 0x12U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_b 
	= ((VL_ULL(0x7ffffff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_b) 
	   | ((QData)((IData)(((0x100U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_signed_ex) 
					   << 8U) & 
					  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_b_ex 
					   >> 0x17U))) 
			       | (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_b_ex 
					   >> 0x18U))))) 
	      << 0x1bU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr 
	= (0xfffU & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__csr_req_q)
		      ? ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q) 
			 >> 2U) : ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_access_ex)
				    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex
				    : 0U)));
    // ALWAYS at ../rtl/riscv_alu.sv:660
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel = 0U;
    if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
		  >> 6U)))) {
	if ((0x20U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
	    if ((0x10U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
		if ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
		    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			    if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
				    = ((0x3fU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
				       | ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__imm_vec_ext_ex) 
					  << 6U));
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
				    = ((0xcfU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
				       | ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__imm_vec_ext_ex) 
					  << 4U));
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
				    = ((0xf3U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
				       | ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__imm_vec_ext_ex) 
					  << 2U));
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
				    = ((0xfcU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
				       | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__imm_vec_ext_ex));
			    } else {
				if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
					= ((0x3fU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
					   | (0x40U 
					      | (0x80U 
						 & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__imm_vec_ext_ex) 
						    << 7U))));
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
					= ((0xcfU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
					   | (0x10U 
					      | (0x20U 
						 & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__imm_vec_ext_ex) 
						    << 5U))));
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
					= ((0xf3U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
					   | (4U | 
					      (8U & 
					       ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__imm_vec_ext_ex) 
						<< 3U))));
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
					= ((0xfcU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
					   | (2U & 
					      ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__imm_vec_ext_ex) 
					       << 1U)));
				}
			    }
			}
		    } else {
			if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			    if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
				    = ((0x3fU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
				       | (0xc0U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
						   >> 0x12U)));
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
				    = ((0xcfU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
				       | (0x30U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
						   >> 0xcU)));
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
				    = ((0xf3U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
				       | (0xcU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
						  >> 6U)));
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
				    = ((0xfcU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
				       | (3U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex));
			    } else {
				if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
					= ((0x3fU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
					   | (0x40U 
					      | (0x80U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
						    >> 9U))));
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
					= ((0xcfU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
					   | (0x20U 
					      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
						 >> 0xbU)));
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
					= ((0xf3U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
					   | (4U | 
					      (8U & 
					       (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
						<< 3U))));
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
					= ((0xfcU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
					   | (2U & 
					      (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
					       << 1U)));
				}
			    }
			} else {
			    if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
				    = (0x3fU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel));
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
				    = (0xcfU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel));
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
				    = (0xf3U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel));
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
				    = (0xfcU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel));
			    } else {
				if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
					= (0x40U | 
					   (0x3fU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)));
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
					= (0xcfU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel));
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
					= (4U | (0xf3U 
						 & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)));
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
					= (0xfcU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel));
				}
			    }
			}
		    }
		}
	    } else {
		if ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
		    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
				      >> 1U)))) {
			    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
				    = (0xc0U | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel));
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
				    = (0x20U | (0xcfU 
						& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)));
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
				    = (4U | (0xf3U 
					     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)));
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
				    = (0xfcU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel));
			    }
			}
		    }
		}
	    }
	}
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_addr_int 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__useincr_addr_ex)
	    ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
	       + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex)
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex);
    // ALWAYS at ../rtl/riscv_alu.sv:567
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg1_sel = 1U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg0_sel = 2U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_through = 0xfU;
    if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
		  >> 6U)))) {
	if ((0x20U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
	    if ((0x10U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
		if ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
		    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			    if ((0x3eU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg1_sel = 3U;
			    }
			    if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
				    = (0xeU | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel));
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
				    = (0xeU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel));
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
				    = (0xcU | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel));
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
				    = (0xcU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel));
			    }
			}
		    } else {
			if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
				if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
					= ((7U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
					   | (8U & 
					      ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
						   >> 0x1aU)) 
					       << 3U)));
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
					= ((0xbU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
					   | (4U & 
					      ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
						   >> 0x12U)) 
					       << 2U)));
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
					= ((0xdU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
					   | (2U & 
					      ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
						   >> 0xaU)) 
					       << 1U)));
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
					= ((0xeU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
					   | (1U & 
					      (~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
						  >> 2U))));
				} else {
				    if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
					    = ((7U 
						& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
					       | (8U 
						  & ((~ 
						      (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
						       >> 0x11U)) 
						     << 3U)));
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
					    = ((0xbU 
						& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
					       | (4U 
						  & ((~ 
						      (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
						       >> 0x11U)) 
						     << 2U)));
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
					    = ((0xdU 
						& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
					       | (2U 
						  & ((~ 
						      (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
						       >> 1U)) 
						     << 1U)));
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
					    = ((0xeU 
						& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
					       | (1U 
						  & (~ 
						     (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
						      >> 1U))));
				    }
				}
			    }
			} else {
			    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg1_sel = 0U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel = 4U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_through = 0xcU;
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg1_sel = 0U;
				if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_through = 3U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel = 1U;
				} else {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel = 3U;
				}
			    }
			}
		    }
		}
	    } else {
		if ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
		    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
				      >> 1U)))) {
			    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
				if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg0_sel = 0U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
					= ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__imm_vec_ext_ex))
					    ? ((1U 
						& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__imm_vec_ext_ex))
					        ? 7U
					        : 0xbU)
					    : ((1U 
						& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__imm_vec_ext_ex))
					        ? 0xdU
					        : 0xeU));
				} else {
				    if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg0_sel = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
					    = ((7U 
						& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
					       | (8U 
						  & ((~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__imm_vec_ext_ex)) 
						     << 3U)));
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
					    = ((0xbU 
						& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
					       | (4U 
						  & ((~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__imm_vec_ext_ex)) 
						     << 2U)));
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
					    = ((0xdU 
						& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
					       | (2U 
						  & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__imm_vec_ext_ex) 
						     << 1U)));
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
					    = ((0xeU 
						& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
					       | (1U 
						  & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__imm_vec_ext_ex)));
				    }
				}
			    }
			}
		    }
		}
	    }
	}
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec 
	= ((0xeU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec)) 
	   | ((0xffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex) 
	      == (0xffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec 
	= ((0xdU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec)) 
	   | (((0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			 >> 8U)) == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
					      >> 8U))) 
	      << 1U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec 
	= ((0xbU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec)) 
	   | (((0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			 >> 0x10U)) == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
						 >> 0x10U))) 
	      << 2U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec 
	= ((7U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec)) 
	   | (((0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			 >> 0x18U)) == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
						 >> 0x18U))) 
	      << 3U));
    // ALWAYS at ../rtl/riscv_mult.sv:129
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_NS 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_imm = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_subword = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_signed = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_shift_arith = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_ready = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_active = 1U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_save = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_clearcarry = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_multicycle = 0U;
    if ((0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_active = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_ready = 1U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_save = 0U;
	if (((6U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operator_ex)) 
	     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_en_ex))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_ready = 0U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_NS = 1U;
	}
    } else {
	if ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_multicycle = 1U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_imm = 0x10U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_active = 1U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_save = 0U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_NS = 2U;
	} else {
	    if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_multicycle = 1U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_signed 
		    = (2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_signed_mode_ex));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_subword = 2U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_save = 1U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_shift_arith = 1U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_NS = 3U;
	    } else {
		if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_multicycle = 1U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_signed 
			= (1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_signed_mode_ex));
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_subword = 1U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_imm = 0x10U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_save = 1U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_clearcarry = 1U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_shift_arith = 1U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_NS = 4U;
		} else {
		    if ((4U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_signed 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_signed_mode_ex;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_subword = 3U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_ready = 1U;
			if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_ready) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_NS = 0U;
			}
		    }
		}
	    }
	}
    }
    // ALWAYS at ../rtl/riscv_alu.sv:319
    vlSymsp->TOP__top.__Vtableidx10 = (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex) 
					<< 7U) | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed 
	= vlSymsp->TOP__top.__Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed
	[vlSymsp->TOP__top.__Vtableidx10];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_arithmetic 
	= ((((((0x24U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)) 
	       | (0x28U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	      | (0x18U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	     | (0x19U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	    | (0x1cU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	   | (0x1dU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__bmask 
	= ((~ ((IData)(0xfffffffeU) << (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__bmask_a_ex))) 
	   << (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__bmask_b_ex));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
	= ((0xfffffffcU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1) 
	   | (3U & ((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex) 
		    + (1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			     >> 1U)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
	= ((0xfffffff3U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1) 
	   | (0xcU & (((1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			      >> 2U)) + (1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
					       >> 3U))) 
		      << 2U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
	= ((0xffffffcfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1) 
	   | (0x30U & (((1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			       >> 4U)) + (1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
						>> 5U))) 
		       << 4U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
	= ((0xffffff3fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1) 
	   | (0xc0U & (((1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			       >> 6U)) + (1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
						>> 7U))) 
		       << 6U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
	= ((0xfffffcffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1) 
	   | (0x300U & (((1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				>> 8U)) + (1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
						 >> 9U))) 
			<< 8U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
	= ((0xfffff3ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1) 
	   | (0xc00U & (((1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				>> 0xaU)) + (1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
						   >> 0xbU))) 
			<< 0xaU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
	= ((0xffffcfffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1) 
	   | (0x3000U & (((1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				 >> 0xcU)) + (1U & 
					      (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
					       >> 0xdU))) 
			 << 0xcU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
	= ((0xffff3fffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1) 
	   | (0xc000U & (((1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				 >> 0xeU)) + (1U & 
					      (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
					       >> 0xfU))) 
			 << 0xeU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
	= ((0xfffcffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1) 
	   | (0x30000U & (((1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				  >> 0x10U)) + (1U 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
						   >> 0x11U))) 
			  << 0x10U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
	= ((0xfff3ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1) 
	   | (0xc0000U & (((1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				  >> 0x12U)) + (1U 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
						   >> 0x13U))) 
			  << 0x12U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
	= ((0xffcfffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1) 
	   | (0x300000U & (((1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				   >> 0x14U)) + (1U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
						    >> 0x15U))) 
			   << 0x14U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
	= ((0xff3fffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1) 
	   | (0xc00000U & (((1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				   >> 0x16U)) + (1U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
						    >> 0x17U))) 
			   << 0x16U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
	= ((0xfcffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1) 
	   | (0x3000000U & (((1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				    >> 0x18U)) + (1U 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
						     >> 0x19U))) 
			    << 0x18U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
	= ((0xf3ffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1) 
	   | (0xc000000U & (((1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				    >> 0x1aU)) + (1U 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
						     >> 0x1bU))) 
			    << 0x1aU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
	= ((0xcfffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1) 
	   | (0x30000000U & (((1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				     >> 0x1cU)) + (1U 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
						      >> 0x1dU))) 
			     << 0x1cU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
	= ((0x3fffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1) 
	   | (0xc0000000U & (((1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				     >> 0x1eU)) + (1U 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
						      >> 0x1fU))) 
			     << 0x1eU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_use_round 
	= ((((((((0x18U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)) 
		 | (0x19U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
		| (0x1cU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	       | (0x1dU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	      | (0x1aU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	     | (0x1bU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	    | (0x1eU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	   | (0x1fU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left 
	= ((((((((0x27U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)) 
		 | (0x2aU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
		| (0x37U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	       | (0x35U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	      | (0x31U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	     | (0x30U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	    | (0x33U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	   | (0x32U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_valid 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_en_ex) 
	   & ((((0x31U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)) 
		| (0x30U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	       | (0x33U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	      | (0x32U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_op_a_signed 
	= (1U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
		  >> 0x1fU) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_a 
	= ((0x14U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
	    ? (~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex)
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_b_negate 
	= ((((0x19U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)) 
	     | (0x1dU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	    | (0x1bU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	   | (0x1fU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xfffffffeU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (1U & (~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
		       >> 0x1fU))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xfffffffdU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (2U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			>> 0x1eU)) << 1U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xfffffffbU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (4U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			>> 0x1dU)) << 2U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xfffffff7U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (8U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			>> 0x1cU)) << 3U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xffffffefU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x10U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			   >> 0x1bU)) << 4U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xffffffdfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x20U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			   >> 0x1aU)) << 5U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xffffffbfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x40U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			   >> 0x19U)) << 6U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xffffff7fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x80U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			   >> 0x18U)) << 7U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xfffffeffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x100U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			    >> 0x17U)) << 8U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xfffffdffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x200U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			    >> 0x16U)) << 9U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xfffffbffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x400U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			    >> 0x15U)) << 0xaU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xfffff7ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x800U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			    >> 0x14U)) << 0xbU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xffffefffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x1000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			     >> 0x13U)) << 0xcU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xffffdfffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x2000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			     >> 0x12U)) << 0xdU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xffffbfffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x4000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			     >> 0x11U)) << 0xeU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xffff7fffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x8000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			     >> 0x10U)) << 0xfU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xfffeffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x10000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			      >> 0xfU)) << 0x10U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xfffdffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x20000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			      >> 0xeU)) << 0x11U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xfffbffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x40000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			      >> 0xdU)) << 0x12U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xfff7ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x80000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			      >> 0xcU)) << 0x13U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xffefffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x100000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			       >> 0xbU)) << 0x14U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xffdfffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x200000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			       >> 0xaU)) << 0x15U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xffbfffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x400000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			       >> 9U)) << 0x16U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xff7fffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x800000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			       >> 8U)) << 0x17U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xfeffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x1000000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				>> 7U)) << 0x18U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xfdffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x2000000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				>> 6U)) << 0x19U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xfbffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x4000000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				>> 5U)) << 0x1aU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xf7ffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x8000000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				>> 4U)) << 0x1bU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xefffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x10000000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				 >> 3U)) << 0x1cU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xdfffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x20000000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				 >> 2U)) << 0x1dU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xbfffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x40000000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				 >> 1U)) << 0x1eU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0x7fffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x80000000U & ((~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex) 
			     << 0x1fU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xfffffffeU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
		    >> 0x1fU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xfffffffdU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (2U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
		    >> 0x1dU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xfffffffbU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (4U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
		    >> 0x1bU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xfffffff7U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (8U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
		    >> 0x19U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xffffffefU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x10U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
		       >> 0x17U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xffffffdfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x20U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
		       >> 0x15U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xffffffbfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x40U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
		       >> 0x13U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xffffff7fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x80U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
		       >> 0x11U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xfffffeffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x100U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			>> 0xfU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xfffffdffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x200U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			>> 0xdU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xfffffbffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x400U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			>> 0xbU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xfffff7ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x800U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			>> 9U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xffffefffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x1000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			 >> 7U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xffffdfffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x2000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			 >> 5U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xffffbfffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x4000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			 >> 3U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xffff7fffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x8000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			 >> 1U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xfffeffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x10000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			  << 1U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xfffdffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x20000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			  << 3U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xfffbffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x40000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			  << 5U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xfff7ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x80000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			  << 7U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xffefffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x100000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			   << 9U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xffdfffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x200000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			   << 0xbU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xffbfffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x400000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			   << 0xdU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xff7fffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x800000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			   << 0xfU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xfeffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x1000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			    << 0x11U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xfdffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x2000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			    << 0x13U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xfbffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x4000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			    << 0x15U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xf7ffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x8000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			    << 0x17U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xefffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x10000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			     << 0x19U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xdfffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x20000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			     << 0x1bU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xbfffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x40000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			     << 0x1dU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0x7fffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x80000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			     << 0x1fU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_hwlp_id 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__is_hwlp_id_q) 
	   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_valid_id));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_vu_type 
	= ((0x3eU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
		     >> 0x13U)) | (1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
					 >> 0x19U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_i_type 
	= ((0xfffff000U & (VL_NEGATE_I((IData)((1U 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						   >> 0x1fU)))) 
			   << 0xcU)) | (0xfffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						  >> 0x14U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_data_ra_id 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[
	(0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
		  >> 0xfU))];
    vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellout__L0_buffer_i__rdata_o[0U] 
	= ((IData)(vlSymsp->TOP__top__ram_i.__PVT__instr_rvalid_o)
	    ? vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_a_o[0U]
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__L0_buffer[0U]);
    vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellout__L0_buffer_i__rdata_o[1U] 
	= ((IData)(vlSymsp->TOP__top__ram_i.__PVT__instr_rvalid_o)
	    ? vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_a_o[1U]
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__L0_buffer[1U]);
    vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellout__L0_buffer_i__rdata_o[2U] 
	= ((IData)(vlSymsp->TOP__top__ram_i.__PVT__instr_rvalid_o)
	    ? vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_a_o[2U]
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__L0_buffer[2U]);
    vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellout__L0_buffer_i__rdata_o[3U] 
	= ((IData)(vlSymsp->TOP__top__ram_i.__PVT__instr_rvalid_o)
	    ? vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_a_o[3U]
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__L0_buffer[3U]);
    // ALWAYS at ../rtl/riscv_register_file.sv:127
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xfffffffeU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | ((0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	      & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xfffffffdU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 1U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xfffffffbU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 2U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xfffffff7U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 3U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xffffffefU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((4U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 4U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xffffffdfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((5U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 5U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xffffffbfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((6U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 6U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xffffff7fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((7U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 7U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xfffffeffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((8U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 8U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xfffffdffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((9U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 9U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xfffffbffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0xaU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0xaU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xfffff7ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0xbU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0xbU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xffffefffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0xcU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0xcU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xffffdfffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0xdU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0xdU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xffffbfffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0xeU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0xeU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xffff7fffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0xfU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0xfU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xfffeffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0x10U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0x10U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xfffdffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0x11U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0x11U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xfffbffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0x12U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0x12U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xfff7ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0x13U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0x13U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xffefffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0x14U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0x14U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xffdfffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0x15U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0x15U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xffbfffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0x16U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0x16U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xff7fffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0x17U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0x17U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xfeffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0x18U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0x18U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xfdffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0x19U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0x19U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xfbffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0x1aU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0x1aU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xf7ffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0x1bU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0x1bU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xefffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0x1cU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0x1cU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xdfffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0x1dU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0x1dU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xbfffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0x1eU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0x1eU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0x7fffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0x1fU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0x1fU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__OutMux_D 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__RemSel_SP)
	    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AReg_DP
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__csr_req_q)
	    ? ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_csr_we)
	        ? 1U : 0U) : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op_ex));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata 
	= ((IData)(vlSymsp->TOP__top__ram_i.__PVT__data_rvalid_o)
	    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_rdata_ext
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_q);
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellinp__ex_stage_i__apu_operands_i[2U] 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__apu_operands_ex
	[2U];
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellinp__ex_stage_i__apu_operands_i[1U] 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__apu_operands_ex
	[1U];
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellinp__ex_stage_i__apu_operands_i[0U] 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__apu_operands_ex
	[0U];
    // ALWAYS at ../rtl/riscv_register_file.sv:137
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xfffffffeU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | ((0U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
		       ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			   << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
					      >> 2U)))
		       : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	      & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		 | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xfffffffdU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((1U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
		        ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			    << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
					       >> 2U)))
		        : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 1U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xfffffffbU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((2U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
		        ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			    << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
					       >> 2U)))
		        : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 2U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xfffffff7U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((3U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
		        ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			    << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
					       >> 2U)))
		        : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 3U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xffffffefU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((4U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
		        ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			    << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
					       >> 2U)))
		        : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 4U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xffffffdfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((5U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
		        ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			    << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
					       >> 2U)))
		        : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 5U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xffffffbfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((6U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
		        ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			    << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
					       >> 2U)))
		        : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 6U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xffffff7fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((7U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
		        ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			    << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
					       >> 2U)))
		        : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 7U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xfffffeffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((8U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
		        ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			    << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
					       >> 2U)))
		        : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 8U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xfffffdffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((9U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
		        ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			    << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
					       >> 2U)))
		        : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 9U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xfffffbffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0xaU == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			  ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			      << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						 >> 2U)))
			  : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0xaU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xfffff7ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0xbU == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			  ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			      << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						 >> 2U)))
			  : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0xbU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xffffefffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0xcU == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			  ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			      << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						 >> 2U)))
			  : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0xcU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xffffdfffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0xdU == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			  ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			      << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						 >> 2U)))
			  : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0xdU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xffffbfffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0xeU == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			  ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			      << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						 >> 2U)))
			  : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0xeU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xffff7fffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0xfU == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			  ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			      << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						 >> 2U)))
			  : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0xfU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xfffeffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0x10U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			   ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			       << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						  >> 2U)))
			   : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0x10U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xfffdffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0x11U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			   ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			       << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						  >> 2U)))
			   : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0x11U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xfffbffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0x12U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			   ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			       << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						  >> 2U)))
			   : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0x12U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xfff7ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0x13U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			   ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			       << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						  >> 2U)))
			   : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0x13U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xffefffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0x14U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			   ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			       << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						  >> 2U)))
			   : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0x14U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xffdfffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0x15U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			   ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			       << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						  >> 2U)))
			   : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0x15U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xffbfffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0x16U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			   ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			       << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						  >> 2U)))
			   : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0x16U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xff7fffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0x17U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			   ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			       << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						  >> 2U)))
			   : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0x17U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xfeffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0x18U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			   ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			       << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						  >> 2U)))
			   : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0x18U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xfdffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0x19U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			   ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			       << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						  >> 2U)))
			   : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0x19U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xfbffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0x1aU == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			   ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			       << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						  >> 2U)))
			   : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0x1aU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xf7ffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0x1bU == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			   ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			       << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						  >> 2U)))
			   : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0x1bU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xefffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0x1cU == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			   ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			       << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						  >> 2U)))
			   : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0x1cU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xdfffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0x1dU == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			   ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			       << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						  >> 2U)))
			   : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0x1dU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xbfffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0x1eU == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			   ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			       << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						  >> 2U)))
			   : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0x1eU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0x7fffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0x1fU == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			   ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			       << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						  >> 2U)))
			   : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0x1fU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_mul[0U] 
	= (IData)((VL_ULL(0x3ffffffff) & VL_MULS_QQQ(34,34,34, 
						     (VL_ULL(0x3ffffffff) 
						      & VL_EXTENDS_QI(34,17, 
								      (0x1ffffU 
								       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_a)))), 
						     (VL_ULL(0x3ffffffff) 
						      & VL_EXTENDS_QI(34,17, 
								      (0x1ffffU 
								       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_b)))))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_mul[1U] 
	= ((0xfffffffcU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_mul[1U]) 
	   | (IData)(((VL_ULL(0x3ffffffff) & VL_MULS_QQQ(34,34,34, 
							 (VL_ULL(0x3ffffffff) 
							  & VL_EXTENDS_QI(34,17, 
									  (0x1ffffU 
									   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_a)))), 
							 (VL_ULL(0x3ffffffff) 
							  & VL_EXTENDS_QI(34,17, 
									  (0x1ffffU 
									   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_b)))))) 
		      >> 0x20U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_mul[1U] 
	= ((3U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_mul[1U]) 
	   | (0xfffffffcU & ((IData)((VL_ULL(0x3ffffffff) 
				      & VL_MULS_QQQ(34,34,34, 
						    (VL_ULL(0x3ffffffff) 
						     & VL_EXTENDS_QI(34,17, 
								     (0x1ffffU 
								      & (IData)(
										(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_a 
										>> 0x11U))))), 
						    (VL_ULL(0x3ffffffff) 
						     & VL_EXTENDS_QI(34,17, 
								     (0x1ffffU 
								      & (IData)(
										(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_b 
										>> 0x11U)))))))) 
			     << 2U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_mul[2U] 
	= ((3U & ((IData)((VL_ULL(0x3ffffffff) & VL_MULS_QQQ(34,34,34, 
							     (VL_ULL(0x3ffffffff) 
							      & VL_EXTENDS_QI(34,17, 
									      (0x1ffffU 
									       & (IData)(
										(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_a 
										>> 0x11U))))), 
							     (VL_ULL(0x3ffffffff) 
							      & VL_EXTENDS_QI(34,17, 
									      (0x1ffffU 
									       & (IData)(
										(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_b 
										>> 0x11U)))))))) 
		  >> 0x1eU)) | (0xfffffffcU & ((IData)(
						       ((VL_ULL(0x3ffffffff) 
							 & VL_MULS_QQQ(34,34,34, 
								       (VL_ULL(0x3ffffffff) 
									& VL_EXTENDS_QI(34,17, 
										(0x1ffffU 
										& (IData)(
										(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_a 
										>> 0x11U))))), 
								       (VL_ULL(0x3ffffffff) 
									& VL_EXTENDS_QI(34,17, 
										(0x1ffffU 
										& (IData)(
										(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_b 
										>> 0x11U))))))) 
							>> 0x20U)) 
					       << 2U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[0U] 
	= ((0xfffc0000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[0U]) 
	   | (0x3ffffU & VL_MULS_III(18,18,18, (0x3ffffU 
						& VL_EXTENDS_II(18,9, 
								(0x1ffU 
								 & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_a)))), 
				     (0x3ffffU & VL_EXTENDS_II(18,9, 
							       (0x1ffU 
								& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_b)))))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[0U] 
	= ((0x3ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[0U]) 
	   | (0xfffc0000U & (VL_MULS_III(18,18,18, 
					 (0x3ffffU 
					  & VL_EXTENDS_II(18,9, 
							  (0x1ffU 
							   & (IData)(
								     (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_a 
								      >> 9U))))), 
					 (0x3ffffU 
					  & VL_EXTENDS_II(18,9, 
							  (0x1ffU 
							   & (IData)(
								     (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_b 
								      >> 9U)))))) 
			     << 0x12U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[1U] 
	= ((0xfffffff0U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[1U]) 
	   | (0xfU & (VL_MULS_III(18,18,18, (0x3ffffU 
					     & VL_EXTENDS_II(18,9, 
							     (0x1ffU 
							      & (IData)(
									(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_a 
									 >> 9U))))), 
				  (0x3ffffU & VL_EXTENDS_II(18,9, 
							    (0x1ffU 
							     & (IData)(
								       (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_b 
									>> 9U)))))) 
		      >> 0xeU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[1U] 
	= ((0xffc0000fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[1U]) 
	   | (0x3ffff0U & (VL_MULS_III(18,18,18, (0x3ffffU 
						  & VL_EXTENDS_II(18,9, 
								  (0x1ffU 
								   & (IData)(
									     (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_a 
									      >> 0x12U))))), 
				       (0x3ffffU & 
					VL_EXTENDS_II(18,9, 
						      (0x1ffU 
						       & (IData)(
								 (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_b 
								  >> 0x12U)))))) 
			   << 4U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[1U] 
	= ((0x3fffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[1U]) 
	   | (0xffc00000U & (VL_MULS_III(18,18,18, 
					 (0x3ffffU 
					  & VL_EXTENDS_II(18,9, 
							  (0x1ffU 
							   & (IData)(
								     (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_a 
								      >> 0x1bU))))), 
					 (0x3ffffU 
					  & VL_EXTENDS_II(18,9, 
							  (0x1ffU 
							   & (IData)(
								     (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_b 
								      >> 0x1bU)))))) 
			     << 0x16U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[2U] 
	= (0xffU & (VL_MULS_III(18,18,18, (0x3ffffU 
					   & VL_EXTENDS_II(18,9, 
							   (0x1ffU 
							    & (IData)(
								      (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_a 
								       >> 0x1bU))))), 
				(0x3ffffU & VL_EXTENDS_II(18,9, 
							  (0x1ffU 
							   & (IData)(
								     (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_b 
								      >> 0x1bU)))))) 
		    >> 0xaU));
    // ALWAYS at ../rtl/riscv_cs_registers.sv:725
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pccr = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pcmr = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pcer = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_all_sel = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_index = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__perf_rdata = 0U;
    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__csr_req_q) 
	 | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_access_ex))) {
	if ((0x7a0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pcer = 1U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__perf_rdata 
		= ((0xfffff000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__perf_rdata) 
		   | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q));
	} else {
	    if ((0x7a1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pcmr = 1U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__perf_rdata 
		    = ((0xfffffffcU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__perf_rdata) 
		       | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q));
	    } else {
		if ((0x79fU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pccr = 1U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_all_sel = 1U;
		}
	    }
	}
	if ((0x3cU == (0x7fU & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr) 
				>> 5U)))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pccr = 1U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_index 
		= (0x1fU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr));
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__perf_rdata 
		= ((0xcU > (0x1fU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr)))
		    ? ((0x17fU >= (0x1e0U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr) 
					     << 5U)))
		        ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[
		       (0xfU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))]
		        : 0U) : 0U);
	}
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__wdata_offset 
	= (3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_addr_int 
		 - (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_reg_offset_ex)));
    // ALWAYS at ../rtl/riscv_load_store_unit.sv:525
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_misaligned = 0U;
    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_req_ex) 
	 & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_misaligned_ex)))) {
	if ((0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_type_ex))) {
	    if ((0U != (3U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_addr_int))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_misaligned = 1U;
	    }
	} else {
	    if ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_type_ex))) {
		if ((3U == (3U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_addr_int))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_misaligned = 1U;
		}
	    }
	}
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in 
	= ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg0_sel))
	    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex
	    : ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg0_sel))
	        ? ((0xffff0000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				   << 0x10U)) | (0xffffU 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex))
	        : ((0xff000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				   << 0x18U)) | ((0xff0000U 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
						     << 0x10U)) 
						 | ((0xff00U 
						     & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
							<< 8U)) 
						    | (0xffU 
						       & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex))))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in 
	= ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg1_sel))
	    ? ((0xff000000U & (VL_NEGATE_I((IData)(
						   (1U 
						    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
						       >> 0x1fU)))) 
			       << 0x18U)) | ((0xff0000U 
					      & (VL_NEGATE_I((IData)(
								     (1U 
								      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
									 >> 0x17U)))) 
						 << 0x10U)) 
					     | ((0xff00U 
						 & (VL_NEGATE_I((IData)(
									(1U 
									 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
									    >> 0xfU)))) 
						    << 8U)) 
						| (0xffU 
						   & VL_NEGATE_I((IData)(
									 (1U 
									  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
									     >> 7U))))))))
	    : ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg1_sel))
	        ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_c_ex
	        : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_signed 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_active)
	    ? (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_signed)
	    : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_signed_mode_ex));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_shift_arith 
	= (1U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_active)
		  ? (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_shift_arith)
		  : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_signed_mode_ex)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_subword 
	= (3U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_active)
		  ? (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_subword)
		  : VL_NEGATE_I((IData)((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_sel_subword_ex)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec 
	= ((0xeU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec)) 
	   | VL_GTS_III(32,9,9, ((0x100U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
					     << 1U) 
					    & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed) 
					       << 8U))) 
				 | (0xffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex)), 
			((0x100U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
				     << 1U) & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed) 
					       << 8U))) 
			 | (0xffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec 
	= ((0xdU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec)) 
	   | (VL_GTS_III(1,9,9, ((0x100U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
					     >> 7U) 
					    & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed) 
					       << 7U))) 
				 | (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
					     >> 8U))), 
			 ((0x100U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
				      >> 7U) & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed) 
						<< 7U))) 
			  | (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
				      >> 8U)))) << 1U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec 
	= ((0xbU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec)) 
	   | (VL_GTS_III(1,9,9, ((0x100U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
					     >> 0xfU) 
					    & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed) 
					       << 6U))) 
				 | (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
					     >> 0x10U))), 
			 ((0x100U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
				      >> 0xfU) & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed) 
						  << 6U))) 
			  | (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
				      >> 0x10U)))) 
	      << 2U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec 
	= ((7U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec)) 
	   | (VL_GTS_III(1,9,9, ((0x100U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
					     >> 0x17U) 
					    & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed) 
					       << 5U))) 
				 | (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
					     >> 0x18U))), 
			 ((0x100U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
				      >> 0x17U) & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed) 
						   << 5U))) 
			  | (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
				      >> 0x18U)))) 
	      << 3U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2 
	= ((0xfffff8U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2) 
	   | (7U & ((3U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1) 
		    + (3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
			     >> 2U)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2 
	= ((0xffffc7U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2) 
	   | (0x38U & (((3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
			       >> 4U)) + (3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
						>> 6U))) 
		       << 3U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2 
	= ((0xfffe3fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2) 
	   | (0x1c0U & (((3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
				>> 8U)) + (3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
						 >> 0xaU))) 
			<< 6U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2 
	= ((0xfff1ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2) 
	   | (0xe00U & (((3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
				>> 0xcU)) + (3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
						   >> 0xeU))) 
			<< 9U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2 
	= ((0xff8fffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2) 
	   | (0x7000U & (((3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
				 >> 0x10U)) + (3U & 
					       (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
						>> 0x12U))) 
			 << 0xcU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2 
	= ((0xfc7fffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2) 
	   | (0x38000U & (((3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
				  >> 0x14U)) + (3U 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
						   >> 0x16U))) 
			  << 0xfU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2 
	= ((0xe3ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2) 
	   | (0x1c0000U & (((3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
				   >> 0x18U)) + (3U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
						    >> 0x1aU))) 
			   << 0x12U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2 
	= ((0x1fffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2) 
	   | (0xe00000U & (((3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
				   >> 0x1cU)) + (3U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
						    >> 0x1eU))) 
			   << 0x15U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_b 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_b_negate)
	    ? (~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex)
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex);
    // ALWAYS at ../rtl/riscv_alu.sv:807
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input = 0U;
    if ((0x36U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex;
    } else {
	if ((((0x30U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)) 
	      | (0x32U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	     | (0x37U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev;
	} else {
	    if ((((0x31U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)) 
		  | (0x33U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
		 | (0x35U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
		    = ((0x80000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex)
		        ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev
		        : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev);
	    }
	}
    }
    vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT____Vcellinp__hwloop_controller_i__hwlp_dec_cnt_id_i 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__hwlp_dec_cnt_id) 
	   & VL_NEGATE_I((IData)((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_hwlp_id))));
    // ALWAYS at ../rtl/riscv_prefetch_L0_buffer.sv:141
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata_unaligned 
	= ((0xffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata_unaligned) 
	   | (0xffff0000U & (((8U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q)
			       ? ((4U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q)
				   ? vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellout__L0_buffer_i__rdata_o[0U]
				   : vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellout__L0_buffer_i__rdata_o[3U])
			       : ((4U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q)
				   ? vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellout__L0_buffer_i__rdata_o[2U]
				   : vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellout__L0_buffer_i__rdata_o[1U])) 
			     << 0x10U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_crossword 
	= ((7U == (7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q 
			 >> 1U))) & (3U == (3U & (vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellout__L0_buffer_i__rdata_o[3U] 
						  >> 0x10U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata 
	= (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__use_last) 
	    | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__use_hwlp))
	    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata_last_q
	    : vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellout__L0_buffer_i__rdata_o[
	   (3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q 
		  >> 2U))]);
    // ALWAYS at ../rtl/riscv_cs_registers.sv:793
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0U];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[0U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2;
    if ((1U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q) 
	       & ((0xffffffffU != vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0U]) 
		  | (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q) 
			>> 1U)))))) {
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3 
	    = ((IData)(1U) + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0U]);
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[0U] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3;
    }
    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pccr) 
	 & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_all_sel) 
	    | (0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_index))))) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       & (~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0U]));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[0U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6;
	    } else {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0U]);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[0U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5;
	    }
	} else {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[0U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4;
	    }
	}
    }
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[1U];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[1U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2;
    if ((1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q) 
		>> 1U) & ((0xffffffffU != vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[1U]) 
			  | (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q) 
				>> 1U)))))) {
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3 
	    = ((IData)(1U) + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[1U]);
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[1U] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3;
    }
    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pccr) 
	 & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_all_sel) 
	    | (1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_index))))) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       & (~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[1U]));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[1U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6;
	    } else {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[1U]);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[1U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5;
	    }
	} else {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[1U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4;
	    }
	}
    }
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[2U];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[2U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2;
    if ((1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q) 
		>> 2U) & ((0xffffffffU != vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[2U]) 
			  | (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q) 
				>> 1U)))))) {
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3 
	    = ((IData)(1U) + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[2U]);
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[2U] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3;
    }
    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pccr) 
	 & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_all_sel) 
	    | (2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_index))))) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       & (~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[2U]));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[2U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6;
	    } else {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[2U]);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[2U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5;
	    }
	} else {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[2U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4;
	    }
	}
    }
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[3U];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[3U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2;
    if ((1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q) 
		>> 3U) & ((0xffffffffU != vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[3U]) 
			  | (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q) 
				>> 1U)))))) {
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3 
	    = ((IData)(1U) + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[3U]);
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[3U] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3;
    }
    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pccr) 
	 & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_all_sel) 
	    | (3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_index))))) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       & (~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[3U]));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[3U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6;
	    } else {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[3U]);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[3U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5;
	    }
	} else {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[3U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4;
	    }
	}
    }
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[4U];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[4U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2;
    if ((1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q) 
		>> 4U) & ((0xffffffffU != vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[4U]) 
			  | (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q) 
				>> 1U)))))) {
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3 
	    = ((IData)(1U) + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[4U]);
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[4U] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3;
    }
    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pccr) 
	 & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_all_sel) 
	    | (4U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_index))))) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       & (~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[4U]));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[4U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6;
	    } else {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[4U]);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[4U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5;
	    }
	} else {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[4U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4;
	    }
	}
    }
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[5U];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[5U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2;
    if ((1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q) 
		>> 5U) & ((0xffffffffU != vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[5U]) 
			  | (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q) 
				>> 1U)))))) {
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3 
	    = ((IData)(1U) + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[5U]);
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[5U] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3;
    }
    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pccr) 
	 & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_all_sel) 
	    | (5U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_index))))) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       & (~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[5U]));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[5U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6;
	    } else {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[5U]);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[5U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5;
	    }
	} else {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[5U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4;
	    }
	}
    }
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[6U];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[6U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2;
    if ((1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q) 
		>> 6U) & ((0xffffffffU != vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[6U]) 
			  | (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q) 
				>> 1U)))))) {
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3 
	    = ((IData)(1U) + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[6U]);
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[6U] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3;
    }
    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pccr) 
	 & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_all_sel) 
	    | (6U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_index))))) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       & (~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[6U]));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[6U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6;
	    } else {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[6U]);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[6U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5;
	    }
	} else {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[6U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4;
	    }
	}
    }
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[7U];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[7U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2;
    if ((1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q) 
		>> 7U) & ((0xffffffffU != vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[7U]) 
			  | (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q) 
				>> 1U)))))) {
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3 
	    = ((IData)(1U) + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[7U]);
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[7U] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3;
    }
    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pccr) 
	 & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_all_sel) 
	    | (7U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_index))))) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       & (~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[7U]));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[7U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6;
	    } else {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[7U]);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[7U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5;
	    }
	} else {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[7U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4;
	    }
	}
    }
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[8U];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[8U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2;
    if ((1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q) 
		>> 8U) & ((0xffffffffU != vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[8U]) 
			  | (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q) 
				>> 1U)))))) {
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3 
	    = ((IData)(1U) + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[8U]);
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[8U] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3;
    }
    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pccr) 
	 & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_all_sel) 
	    | (8U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_index))))) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       & (~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[8U]));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[8U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6;
	    } else {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[8U]);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[8U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5;
	    }
	} else {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[8U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4;
	    }
	}
    }
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[9U];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[9U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2;
    if ((1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q) 
		>> 9U) & ((0xffffffffU != vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[9U]) 
			  | (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q) 
				>> 1U)))))) {
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3 
	    = ((IData)(1U) + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[9U]);
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[9U] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3;
    }
    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pccr) 
	 & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_all_sel) 
	    | (9U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_index))))) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       & (~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[9U]));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[9U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6;
	    } else {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[9U]);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[9U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5;
	    }
	} else {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[9U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4;
	    }
	}
    }
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0xaU];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[0xaU] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2;
    if ((1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q) 
		>> 0xaU) & ((0xffffffffU != vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0xaU]) 
			    | (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q) 
				  >> 1U)))))) {
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3 
	    = ((IData)(1U) + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0xaU]);
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[0xaU] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3;
    }
    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pccr) 
	 & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_all_sel) 
	    | (0xaU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_index))))) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       & (~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0xaU]));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[0xaU] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6;
	    } else {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0xaU]);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[0xaU] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5;
	    }
	} else {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[0xaU] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4;
	    }
	}
    }
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0xbU];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[0xbU] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2;
    if ((1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q) 
		>> 0xbU) & ((0xffffffffU != vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0xbU]) 
			    | (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q) 
				  >> 1U)))))) {
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3 
	    = ((IData)(1U) + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0xbU]);
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[0xbU] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3;
    }
    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pccr) 
	 & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_all_sel) 
	    | (0xbU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_index))))) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       & (~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0xbU]));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[0xbU] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6;
	    } else {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0xbU]);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[0xbU] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5;
	    }
	} else {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[0xbU] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4;
	    }
	}
    }
    // ALWAYS at ../rtl/riscv_cs_registers.sv:606
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_rdata 
	= ((0x800U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
	    ? ((0x400U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
	        ? ((0x200U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
		    ? 0U : ((0x100U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
			     ? 0U : ((0x80U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
				      ? 0U : ((0x40U 
					       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
					       ? 0U
					       : ((0x20U 
						   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						   ? 0U
						   : 
						  ((0x10U 
						    & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						    ? 
						   ((8U 
						     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						     ? 0U
						     : 
						    ((4U 
						      & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						      ? 0U
						      : 
						     ((2U 
						       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						       ? 0U
						       : 
						      ((1U 
							& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						        ? 0U
						        : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__priv_lvl_q)))))
						    : 0U))))))
	        : 0U) : ((0x400U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
			  ? ((0x200U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
			      ? ((0x100U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
				  ? ((0x80U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
				      ? ((0x40U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
					  ? 0U : ((0x20U 
						   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						   ? 
						  ((0x10U 
						    & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						    ? 
						   ((8U 
						     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						     ? 0U
						     : 
						    ((4U 
						      & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						      ? 
						     ((2U 
						       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						       ? 
						      ((1U 
							& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						        ? 0U
						        : (IData)(
								  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_q 
								   >> 0x20U)))
						       : 
						      ((1U 
							& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						        ? (IData)(
								  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_end_q 
								   >> 0x20U))
						        : (IData)(
								  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_start_q 
								   >> 0x20U))))
						      : 
						     ((2U 
						       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						       ? 
						      ((1U 
							& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						        ? 0U
						        : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_q))
						       : 
						      ((1U 
							& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						        ? (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_end_q)
						        : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_start_q)))))
						    : 0U)
						   : 0U))
				      : 0U) : 0U) : 0U)
			  : ((0x200U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
			      ? ((0x100U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
				  ? ((0x80U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
				      ? 0U : ((0x40U 
					       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
					       ? ((0x20U 
						   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						   ? 0U
						   : 
						  ((0x10U 
						    & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						    ? 0U
						    : 
						   ((8U 
						     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						     ? 0U
						     : 
						    ((4U 
						      & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						      ? 0U
						      : 
						     ((2U 
						       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						       ? 
						      ((1U 
							& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						        ? 0U
						        : 
						       ((0x80000000U 
							 & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mcause_q) 
							    << 0x1aU)) 
							| (0x1fU 
							   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mcause_q))))
						       : 
						      ((1U 
							& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						        ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mepc_q
						        : 0U))))))
					       : ((0x20U 
						   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						   ? 0U
						   : 
						  ((0x10U 
						    & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						    ? 0U
						    : 
						   ((8U 
						     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						     ? 0U
						     : 
						    ((4U 
						      & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						      ? 0U
						      : 
						     ((2U 
						       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						       ? 0U
						       : 
						      ((1U 
							& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						        ? 0U
						        : 
						       ((0x1800U 
							 & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_q) 
							    << 0xbU)) 
							| ((0x80U 
							    & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_q) 
							       << 5U)) 
							   | ((0x10U 
							       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_q) 
								  << 1U)) 
							      | ((8U 
								  & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_q) 
								     >> 1U)) 
								 | (1U 
								    & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_q) 
								       >> 5U))))))))))))))
				  : 0U) : 0U)));
    if ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pccr) 
	  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pcer)) 
	 | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pcmr))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_rdata 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__perf_rdata;
    }
    // ALWAYS at ../rtl/riscv_cs_registers.sv:815
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_n 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q;
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pcmr) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_n 
		= (3U & ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))
			  ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
			     & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q)))
			  : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
			     | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q))));
	} else {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_n 
		    = (3U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata);
	    }
	}
    }
    // ALWAYS at ../rtl/riscv_cs_registers.sv:815
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_n 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q;
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pcer) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_n 
		= (0xfffU & ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))
			      ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
				 & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q)))
			      : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
				 | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q))));
	} else {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_n 
		    = (0xfffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata);
	    }
	}
    }
    // ALWAYS at ../rtl/riscv_decoder.sv:259
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__jump_in_id = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_target_mux_sel = 1U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_en = 1U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 3U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_c_mux_sel = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_vec_mode = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__scalar_replication = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 3U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_a_mux_sel = 1U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_operator = 2U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_int_en = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_dot_en = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_imm_mux = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_signed_mode = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_sel_subword = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_dot_signed = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_mem_we = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_alu_we = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__prepost_useincr = 1U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__hwloop_we = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_target_mux_sel = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_start_mux_sel = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_cnt_mux_sel = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__csr_access = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__csr_status = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__csr_illegal = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__csr_op = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mret_insn_dec = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__uret_insn_dec = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_we_id = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_type_id = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_sign_ext_id = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__data_req = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_load_event_id = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__ebrk_insn = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__ecall_insn_dec = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__pipe_flush_dec = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_a_mux = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_b_mux = 2U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_bmask_a_mux_sel = 1U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_bmask_b_mux_sel = 1U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__instr_multicycle = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_op_en = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_operator = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator = 0U;
    if ((0x40U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
	if ((0x20U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
	    if ((0x10U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
		if ((8U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
		    if ((4U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
		    } else {
			if ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			    if ((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_target_mux_sel = 0U;
				if ((0x4000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				    if ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
				    } else {
					if ((0x1000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__hwloop_we = 7U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_target_mux_sel = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_start_mux_sel = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_cnt_mux_sel = 0U;
					} else {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__hwloop_we = 7U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_start_mux_sel = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_cnt_mux_sel = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
					}
				    }
				} else {
				    if ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					if ((0x1000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__hwloop_we 
						= (4U 
						   | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__hwloop_we));
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_cnt_mux_sel = 0U;
					} else {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__hwloop_we 
						= (4U 
						   | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__hwloop_we));
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_cnt_mux_sel = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
					}
				    } else {
					if ((0x1000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__hwloop_we 
						= (2U 
						   | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__hwloop_we));
					} else {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__hwloop_we 
						= (1U 
						   | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__hwloop_we));
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_start_mux_sel = 0U;
					}
				    }
				}
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			    }
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			}
		    }
		} else {
		    if ((4U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
		    } else {
			if ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			    if ((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				if ((0U == (7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						  >> 0xcU)))) {
				    if ((0x80000000U 
					 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
				    } else {
					if ((0x40000000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
					} else {
					    if ((0x20000000U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						if (
						    (0x10000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x8000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							if (
							    (0x4000000U 
							     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							} else {
							    if (
								(0x2000000U 
								 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							    } else {
								if (
								    (0x1000000U 
								     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								} else {
								    if (
									(0x800000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								    } else {
									if (
									    (0x400000U 
									     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
									} else {
									    if (
										(0x200000U 
										& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
										if (
										(0x100000U 
										& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
										vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
										} else {
										vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 0U;
										vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mret_insn_dec = 1U;
										}
									    } else {
										vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
									    }
									}
								    }
								}
							    }
							}
						    }
						} else {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						}
					    } else {
						if (
						    (0x10000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x8000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							if (
							    (0x4000000U 
							     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							} else {
							    if (
								(0x2000000U 
								 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							    } else {
								if (
								    (0x1000000U 
								     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								} else {
								    if (
									(0x800000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								    } else {
									if (
									    (0x400000U 
									     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									    if (
										(0x200000U 
										& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
										vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
									    } else {
										if (
										(0x100000U 
										& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
										vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__pipe_flush_dec = 1U;
										} else {
										vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
										}
									    }
									} else {
									    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
									}
								    }
								}
							    }
							}
						    }
						} else {
						    if (
							(0x8000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							if (
							    (0x4000000U 
							     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							} else {
							    if (
								(0x2000000U 
								 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							    } else {
								if (
								    (0x1000000U 
								     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								} else {
								    if (
									(0x800000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								    } else {
									if (
									    (0x400000U 
									     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
									} else {
									    if (
										(0x200000U 
										& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
										if (
										(0x100000U 
										& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
										vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
										} else {
										vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__uret_insn_dec = 0U;
										}
									    } else {
										if (
										(0x100000U 
										& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
										vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__ebrk_insn = 1U;
										} else {
										vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__ecall_insn_dec = 1U;
										}
									    }
									}
								    }
								}
							    }
							}
						    }
						}
					    }
					}
				    }
				} else {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__csr_access = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_alu_we = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 2U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_a_mux_sel = 0U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 0U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__instr_multicycle = 1U;
				    if ((0x4000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel = 2U;
				    } else {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel = 0U;
				    }
				    if ((1U == (3U 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						   >> 0xcU)))) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__csr_op = 1U;
				    } else {
					if ((2U == 
					     (3U & 
					      (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
					       >> 0xcU)))) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__csr_op = 2U;
					} else {
					    if ((3U 
						 == 
						 (3U 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						     >> 0xcU)))) {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__csr_op = 3U;
					    } else {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__csr_illegal = 1U;
					    }
					}
				    }
				    if (((3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						>> 0x1cU)) 
					 > (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__priv_lvl_q))) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__csr_illegal = 1U;
				    }
				    if ((1U & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__csr_illegal)))) {
					if (((0x300U 
					      == (0xfffU 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						     >> 0x14U))) 
					     | (0U 
						== 
						(0xfffU 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						    >> 0x14U))))) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__csr_status = 1U;
					}
				    }
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec 
					= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__csr_illegal;
				}
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			    }
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			}
		    }
		}
	    } else {
		if ((8U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
		    if ((4U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			if ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			    if ((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_target_mux_sel = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__jump_in_id = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 2U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 3U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x18U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_alu_we = 1U;
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			    }
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			}
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
		    }
		} else {
		    if ((4U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			if ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			    if ((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_target_mux_sel = 2U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__jump_in_id = 2U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 2U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 3U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x18U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_alu_we = 1U;
				if ((0U != (7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						  >> 0xcU)))) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__jump_in_id = 0U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_alu_we = 0U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
				}
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			    }
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			}
		    } else {
			if ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			    if ((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_target_mux_sel = 3U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__jump_in_id = 3U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_c_mux_sel = 2U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
				if ((0x4000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator 
					= ((0x2000U 
					    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
					    ? ((0x1000U 
						& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
					        ? 0xbU
					        : 1U)
					    : ((0x1000U 
						& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
					        ? 0xaU
					        : 0U));
				} else {
				    if ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					if ((0x1000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0xdU;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 0U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 2U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 0xbU;
					} else {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0xcU;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 0U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 2U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 0xbU;
					}
				    } else {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator 
					    = ((0x1000U 
						& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
					        ? 0xdU
					        : 0xcU);
				    }
				}
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			    }
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			}
		    }
		}
	    }
	} else {
	    if ((0x10U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
		if ((8U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
		    if ((4U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
		    } else {
			if ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			    if ((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_alu_we = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
				if ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				    if ((0x1000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator 
					    = ((0x80000000U 
						& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
					        ? (
						   (0x4000U 
						    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
						    ? 0x1fU
						    : 0x1bU)
					        : (
						   (0x4000U 
						    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
						    ? 0x1dU
						    : 0x19U));
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_a_mux = 0U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_b_mux = 1U;
					if ((0x40000000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_bmask_b_mux_sel = 0U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel = 4U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 3U;
					}
				    } else {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator 
					    = ((0x80000000U 
						& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
					        ? (
						   (0x4000U 
						    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
						    ? 0x1eU
						    : 0x1aU)
					        : (
						   (0x4000U 
						    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
						    ? 0x1cU
						    : 0x18U));
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_a_mux = 0U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_b_mux = 1U;
					if ((0x40000000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_bmask_b_mux_sel = 0U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel = 4U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 3U;
					}
				    }
				} else {
				    if ((0x1000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_en = 0U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_sel_subword 
					    = (1U & 
					       (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						>> 0x1eU));
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_signed_mode 
					    = (3U & 
					       VL_NEGATE_I((IData)(
								   (1U 
								    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
								       >> 0x1fU)))));
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_imm_mux = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_int_en = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_operator 
					    = ((0x4000U 
						& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
					        ? 3U
					        : 2U);
				    } else {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_en = 0U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_sel_subword 
					    = (1U & 
					       (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						>> 0x1eU));
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_signed_mode 
					    = (3U & 
					       VL_NEGATE_I((IData)(
								   (1U 
								    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
								       >> 0x1fU)))));
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_imm_mux = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 3U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_int_en = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_operator 
					    = ((0x4000U 
						& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
					        ? 3U
					        : 2U);
				    }
				}
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			    }
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			}
		    }
		} else {
		    if ((4U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			if ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			    if ((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_alu_we = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
				if ((0x1000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_vec_mode = 3U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_operator = 4U;
				} else {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_vec_mode = 2U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_operator = 5U;
				}
				if ((0x4000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__scalar_replication = 1U;
				    if ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 2U;
				    } else {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
				    }
				} else {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
				}
				if ((0x80000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				    if ((0x40000000U 
					 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					if ((0x20000000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    if ((0x10000000U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						if (
						    (0x4000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						} else {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x3aU;
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 8U;
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__scalar_replication = 0U;
						}
					    } else {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x3aU;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 8U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__scalar_replication = 0U;
						    }
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x38U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 1U;
						    }
						}
					    }
					} else {
					    if ((0x10000000U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x39U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 1U;
						    }
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x38U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
						    }
						}
					    } else {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x3bU;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__scalar_replication = 0U;
						    }
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x3aU;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 8U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__scalar_replication = 0U;
						    }
						}
					    }
					}
				    } else {
					if ((0x20000000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    if ((0x10000000U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_en = 0U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_dot_en = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_dot_signed = 3U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 1U;
						    }
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x2dU;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 1U;
						    }
						}
					    } else {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_en = 0U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_dot_en = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_dot_signed = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 1U;
						    }
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_en = 0U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_dot_en = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_dot_signed = 0U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 1U;
						    }
						}
					    }
					} else {
					    if ((0x10000000U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_en = 0U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_dot_en = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_dot_signed = 3U;
						    }
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x3fU;
						    }
						}
					    } else {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_en = 0U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_dot_en = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_dot_signed = 1U;
						    }
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_en = 0U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_dot_en = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_dot_signed = 0U;
						    }
						}
					    }
					}
				    }
				} else {
				    if ((0x40000000U 
					 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					if ((0x20000000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    if ((0x10000000U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x3eU;
						    }
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x14U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
						    }
						}
					    } else {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x15U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
						    }
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x2fU;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
						    }
						}
					    }
					} else {
					    if ((0x10000000U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x2eU;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
						    }
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x27U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
						    }
						}
					    } else {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 5U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 7U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x24U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
						    }
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 7U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x25U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
						    }
						}
					    }
					}
				    } else {
					if ((0x20000000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    if ((0x10000000U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0xbU;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 7U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x13U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 7U;
						    }
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 9U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 7U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x12U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
						    }
						}
					    } else {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 4U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x11U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 7U;
						    }
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x10U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
						    }
						}
					    }
					} else {
					    if ((0x10000000U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0xaU;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x1aU;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 7U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_b_mux = 3U;
						    }
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 8U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x18U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_b_mux = 3U;
						    }
						}
					    } else {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0xdU;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x19U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
						    }
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0xcU;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x18U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
						    }
						}
					    }
					}
				    }
				}
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			    }
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			}
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
		    }
		}
	    } else {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
	    }
	}
    } else {
	if ((0x20U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
	    if ((0x10U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
		if ((8U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
		} else {
		    if ((4U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			if ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			    if ((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel = 2U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 2U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_a_mux_sel = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 2U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x18U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_alu_we = 1U;
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			    }
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			}
		    } else {
			if ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			    if ((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_alu_we = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
				if ((0x80000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_a_mux = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_b_mux = 0U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 2U;
				    if ((0x4000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					if ((0x2000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
					} else {
					    if ((0x1000U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
					    } else {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x2cU;
						if (
						    (1U 
						     & (~ 
							(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
							 >> 0x1eU)))) {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_bmask_a_mux_sel = 0U;
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_bmask_b_mux_sel = 0U;
						}
					    }
					}
				    } else {
					if ((0x2000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    if ((0x1000U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x2bU;
						if (
						    (1U 
						     & (~ 
							(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
							 >> 0x1eU)))) {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_bmask_a_mux_sel = 0U;
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_bmask_b_mux_sel = 0U;
						}
					    } else {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x2aU;
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 4U;
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 1U;
						if (
						    (1U 
						     & (~ 
							(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
							 >> 0x1eU)))) {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 4U;
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_bmask_a_mux_sel = 0U;
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_bmask_b_mux_sel = 0U;
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
						}
					    }
					} else {
					    if ((0x1000U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x29U;
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 4U;
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_b_mux = 2U;
						if (
						    (1U 
						     & (~ 
							(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
							 >> 0x1eU)))) {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 4U;
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_bmask_a_mux_sel = 0U;
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
						}
					    } else {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x28U;
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 4U;
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_b_mux = 2U;
						if (
						    (1U 
						     & (~ 
							(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
							 >> 0x1eU)))) {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 4U;
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_bmask_a_mux_sel = 0U;
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
						}
					    }
					}
				    }
				} else {
				    if ((1U & (~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						  >> 0x1cU)))) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
				    }
				    if ((0x40000000U 
					 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					if ((0x20000000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
					} else {
					    if ((0x10000000U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
					    } else {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							if (
							    (0x2000000U 
							     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							    if (
								(0x4000U 
								 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							    } else {
								if (
								    (0x2000U 
								     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								} else {
								    if (
									(0x1000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_en = 0U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_int_en = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_operator = 1U;
								    } else {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_en = 0U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_int_en = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_operator = 0U;
								    }
								}
							    }
							} else {
							    if (
								(0x4000U 
								 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								if (
								    (0x2000U 
								     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								} else {
								    if (
									(0x1000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x24U;
								    } else {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								    }
								}
							    } else {
								if (
								    (0x2000U 
								     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								} else {
								    if (
									(0x1000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								    } else {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x19U;
								    }
								}
							    }
							}
						    }
						}
					    }
					}
				    } else {
					if ((0x20000000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
					} else {
					    if ((0x10000000U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							if (
							    (0x2000000U 
							     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							} else {
							    if (
								(0x4000U 
								 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								if (
								    (0x2000U 
								     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								    if (
									(0x1000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								    } else {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x17U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
								    }
								} else {
								    if (
									(0x1000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x16U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
								    } else {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								    }
								}
							    } else {
								if (
								    (0x2000U 
								     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								    if (
									(0x1000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								    } else {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x17U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 2U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 9U;
								    }
								} else {
								    if (
									(0x1000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x16U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 2U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 9U;
								    } else {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								    }
								}
							    }
							}
						    } else {
							if (
							    (0x2000000U 
							     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							} else {
							    if (
								(0x4000U 
								 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								if (
								    (0x2000U 
								     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								    if (
									(0x1000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x3fU;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_vec_mode = 3U;
								    } else {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x3eU;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_vec_mode = 3U;
								    }
								} else {
								    if (
									(0x1000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x3fU;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_vec_mode = 2U;
								    } else {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x3eU;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_vec_mode = 2U;
								    }
								}
							    } else {
								vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator 
								    = 
								    ((0x2000U 
								      & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
								      ? 
								     ((0x1000U 
								       & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
								       ? 0x34U
								       : 0x35U)
								      : 
								     ((0x1000U 
								       & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
								       ? 0x37U
								       : 0x36U));
							    }
							}
						    }
						}
					    } else {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							if (
							    (0x2000000U 
							     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							} else {
							    if (
								(0x4000U 
								 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								if (
								    (0x2000U 
								     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								} else {
								    if (
									(0x1000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x26U;
								    } else {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								    }
								}
							    } else {
								vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							    }
							}
						    }
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							if (
							    (0x2000000U 
							     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							} else {
							    if (
								(0x4000U 
								 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator 
								    = 
								    ((0x2000U 
								      & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
								      ? 
								     ((0x1000U 
								       & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
								       ? 0x13U
								       : 0x12U)
								      : 
								     ((0x1000U 
								       & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
								       ? 0x11U
								       : 0x10U));
							    } else {
								if (
								    (0x2000U 
								     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator 
									= 
									((0x1000U 
									  & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
									  ? 7U
									  : 6U);
								} else {
								    if (
									(0x1000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								    } else {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x14U;
								    }
								}
							    }
							}
						    } else {
							if (
							    (0x2000000U 
							     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							    if (
								(0x4000U 
								 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								if (
								    (0x2000U 
								     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								    if (
									(0x1000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel = 3U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 2U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 0U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x32U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__instr_multicycle = 1U;
								    } else {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel = 3U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 2U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 0U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x33U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__instr_multicycle = 1U;
								    }
								} else {
								    if (
									(0x1000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel = 3U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 2U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 0U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x30U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__instr_multicycle = 1U;
								    } else {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel = 3U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 2U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 0U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x31U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__instr_multicycle = 1U;
								    }
								}
							    } else {
								if (
								    (0x2000U 
								     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								    if (
									(0x1000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_en = 0U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 3U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_signed_mode = 0U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_int_en = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_operator = 6U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__instr_multicycle = 1U;
								    } else {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_en = 0U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 3U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_signed_mode = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_int_en = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_operator = 6U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__instr_multicycle = 1U;
								    }
								} else {
								    if (
									(0x1000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_en = 0U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 3U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_signed_mode = 3U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_int_en = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_operator = 6U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__instr_multicycle = 1U;
								    } else {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_en = 0U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_int_en = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_operator = 0U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 3U;
								    }
								}
							    }
							} else {
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator 
								= 
								((0x4000U 
								  & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
								  ? 
								 ((0x2000U 
								   & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
								   ? 
								  ((0x1000U 
								    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
								    ? 0x15U
								    : 0x2eU)
								   : 
								  ((0x1000U 
								    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
								    ? 0x25U
								    : 0x2fU))
								  : 
								 ((0x2000U 
								   & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
								   ? 
								  ((0x1000U 
								    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
								    ? 3U
								    : 2U)
								   : 
								  ((0x1000U 
								    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
								    ? 0x27U
								    : 0x18U)));
							}
						    }
						}
					    }
					}
				    }
				}
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			    }
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			}
		    }
		}
	    } else {
		if ((8U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
		    if ((4U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
		    } else {
			if ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			    if ((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				if ((0U == (7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						  >> 0xcU)))) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator = 0U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
				} else {
				    if ((1U == (7U 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						   >> 0xcU)))) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
				    } else {
					if ((2U == 
					     (7U & 
					      (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
					       >> 0xcU)))) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator = 2U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__data_req = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_mem_we = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_type_id = 0U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__instr_multicycle = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 0U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_sign_ext_id 
						= (1U 
						   & (~ 
						      (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						       >> 0xeU)));
					} else {
					    if ((3U 
						 == 
						 (7U 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						     >> 0xcU)))) {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en = 1U;
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator = 3U;
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 0U;
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__data_req = 1U;
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_we_id = 1U;
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__instr_multicycle = 1U;
					    } else {
						if (
						    (4U 
						     == 
						     (7U 
						      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
							 >> 0xcU)))) {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en = 1U;
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator = 4U;
						} else {
						    if (
							(5U 
							 == 
							 (7U 
							  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
							     >> 0xcU)))) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator = 5U;
						    } else {
							if (
							    (6U 
							     == 
							     (7U 
							      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
								 >> 0xcU)))) {
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en = 1U;
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator = 6U;
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 0U;
							} else {
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							}
						    }
						}
					    }
					}
				    }
				}
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			    }
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			}
		    }
		} else {
		    if ((4U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
		    } else {
			if ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			    if ((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__data_req = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x18U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__instr_multicycle = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_c_mux_sel = 1U;
				if ((0x4000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 1U;
				} else {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 2U;
				}
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_we_id = 1U;
				if ((0U == (3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						  >> 0xcU)))) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_type_id = 2U;
				} else {
				    if ((1U == (3U 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						   >> 0xcU)))) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_type_id = 1U;
				    } else {
					if ((2U == 
					     (3U & 
					      (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
					       >> 0xcU)))) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_type_id = 0U;
					} else {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__data_req = 0U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_we_id = 0U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
					}
				    }
				}
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			    }
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			}
		    }
		}
	    }
	} else {
	    if ((0x10U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
		if ((8U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
		} else {
		    if ((4U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			if ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			    if ((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 2U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 2U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x18U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_alu_we = 1U;
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			    }
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			}
		    } else {
			if ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			    if ((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 2U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 0U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_alu_we = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
				if ((0x4000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				    if ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator 
					    = ((0x1000U 
						& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
					        ? 0x15U
					        : 0x2eU);
				    } else {
					if ((0x1000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    if ((0U 
						 == 
						 (0x7fU 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						     >> 0x19U)))) {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x25U;
					    } else {
						if (
						    (0x20U 
						     == 
						     (0x7fU 
						      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
							 >> 0x19U)))) {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x24U;
						} else {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						}
					    }
					} else {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x2fU;
					}
				    }
				} else {
				    if ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator 
					    = ((0x1000U 
						& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
					        ? 3U
					        : 2U);
				    } else {
					if ((0x1000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x27U;
					    if ((0U 
						 != 
						 (0x7fU 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						     >> 0x19U)))) {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
					    }
					} else {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x18U;
					}
				    }
				}
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			    }
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			}
		    }
		}
	    } else {
		if ((8U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
		    if ((4U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
		    } else {
			if ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			    if ((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				if ((0U == (7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						  >> 0xcU)))) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_op_en = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_operator = 0U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
				} else {
				    if ((1U == (7U 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						   >> 0xcU)))) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_op_en = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_operator = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
				    } else {
					if ((2U == 
					     (7U & 
					      (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
					       >> 0xcU)))) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_op_en = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_operator = 2U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
					} else {
					    if ((3U 
						 == 
						 (7U 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						     >> 0xcU)))) {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_op_en = 1U;
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_operator = 3U;
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
					    } else {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
					    }
					}
				    }
				}
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			    }
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			}
		    }
		} else {
		    if ((4U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
		    } else {
			if ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			    if ((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__data_req = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_mem_we = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__instr_multicycle = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x18U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 2U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 0U;
				if ((6U == (7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						  >> 0xcU)))) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_load_event_id = 1U;
				}
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_sign_ext_id 
				    = (1U & (~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						>> 0xeU)));
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_type_id 
				    = ((0U == (3U & 
					       (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						>> 0xcU)))
				        ? 2U : ((1U 
						 == 
						 (3U 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						     >> 0xcU)))
						 ? 1U
						 : 0U));
				if ((7U == (7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						  >> 0xcU)))) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 0U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_sign_ext_id 
					= (1U & (~ 
						 (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						  >> 0x1eU)));
				    if ((0x80000000U 
					 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
				    } else {
					if ((0x40000000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    if ((0x20000000U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
					    } else {
						if (
						    (0x10000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x8000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							if (
							    (0x4000000U 
							     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							} else {
							    if (
								(0x2000000U 
								 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							    } else {
								vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_type_id = 1U;
							    }
							}
						    }
						} else {
						    if (
							(0x8000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							if (
							    (0x4000000U 
							     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							} else {
							    if (
								(0x2000000U 
								 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							    } else {
								vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_type_id = 2U;
							    }
							}
						    }
						}
					    }
					} else {
					    if ((0x20000000U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						if (
						    (0x10000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						} else {
						    if (
							(0x8000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							if (
							    (0x4000000U 
							     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							} else {
							    if (
								(0x2000000U 
								 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							    } else {
								vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_type_id = 0U;
							    }
							}
						    }
						}
					    } else {
						if (
						    (0x10000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x8000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							if (
							    (0x4000000U 
							     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							} else {
							    if (
								(0x2000000U 
								 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							    } else {
								vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_type_id = 1U;
							    }
							}
						    }
						} else {
						    if (
							(0x8000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							if (
							    (0x4000000U 
							     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							} else {
							    if (
								(0x2000000U 
								 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							    } else {
								vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_type_id = 2U;
							    }
							}
						    }
						}
					    }
					}
				    }
				}
				if ((3U == (7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						  >> 0xcU)))) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
				}
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			    }
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			}
		    }
		}
	    }
	}
    }
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__illegal_c_insn_id) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
    }
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_misaligned) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 2U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 3U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_alu_we = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__prepost_useincr = 1U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__scalar_replication = 0U;
    } else {
	if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_multicycle) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_c_mux_sel = 0U;
	}
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0 
	= ((0xff000000U & (((0x80U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
			     ? ((0x40U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
				 ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in 
				    >> 0x18U) : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in 
						 >> 0x10U))
			     : ((0x40U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
				 ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in 
				    >> 8U) : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in)) 
			   << 0x18U)) | ((0xff0000U 
					  & (((0x20U 
					       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
					       ? ((0x10U 
						   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
						   ? 
						  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in 
						   >> 0x18U)
						   : 
						  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in 
						   >> 0x10U))
					       : ((0x10U 
						   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
						   ? 
						  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in 
						   >> 8U)
						   : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in)) 
					     << 0x10U)) 
					 | ((0xff00U 
					     & (((8U 
						  & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
						  ? 
						 ((4U 
						   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
						   ? 
						  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in 
						   >> 0x18U)
						   : 
						  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in 
						   >> 0x10U))
						  : 
						 ((4U 
						   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
						   ? 
						  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in 
						   >> 8U)
						   : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in)) 
						<< 8U)) 
					    | (0xffU 
					       & ((2U 
						   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
						   ? 
						  ((1U 
						    & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
						    ? 
						   (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in 
						    >> 0x18U)
						    : 
						   (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in 
						    >> 0x10U))
						   : 
						  ((1U 
						    & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
						    ? 
						   (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in 
						    >> 8U)
						    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in))))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1 
	= ((0xff000000U & (((0x80U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
			     ? ((0x40U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
				 ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in 
				    >> 0x18U) : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in 
						 >> 0x10U))
			     : ((0x40U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
				 ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in 
				    >> 8U) : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in)) 
			   << 0x18U)) | ((0xff0000U 
					  & (((0x20U 
					       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
					       ? ((0x10U 
						   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
						   ? 
						  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in 
						   >> 0x18U)
						   : 
						  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in 
						   >> 0x10U))
					       : ((0x10U 
						   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
						   ? 
						  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in 
						   >> 8U)
						   : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in)) 
					     << 0x10U)) 
					 | ((0xff00U 
					     & (((8U 
						  & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
						  ? 
						 ((4U 
						   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
						   ? 
						  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in 
						   >> 0x18U)
						   : 
						  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in 
						   >> 0x10U))
						  : 
						 ((4U 
						   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
						   ? 
						  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in 
						   >> 8U)
						   : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in)) 
						<< 8U)) 
					    | (0xffU 
					       & ((2U 
						   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
						   ? 
						  ((1U 
						    & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
						    ? 
						   (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in 
						    >> 0x18U)
						    : 
						   (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in 
						    >> 0x10U))
						   : 
						  ((1U 
						    & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
						    ? 
						   (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in 
						    >> 8U)
						    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in))))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_op_a 
	= ((0x10000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_op_a) 
	   | (0xffffU & ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_subword))
			  ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operand_a_ex 
			     >> 0x10U) : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operand_a_ex)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_op_b 
	= ((0x10000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_op_b) 
	   | (0xffffU & ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_subword))
			  ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operand_b_ex 
			     >> 0x10U) : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operand_b_ex)));
    // ALWAYS at ../rtl/riscv_alu.sv:365
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal 
	= (0xfU & VL_NEGATE_I((IData)((1U & (((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec) 
						>> 3U) 
					       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec) 
						  >> 2U)) 
					      & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec) 
						 >> 1U)) 
					     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec))))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater 
	= (0xfU & VL_NEGATE_I((IData)((1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec) 
					      >> 3U) 
					     | (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec) 
						 >> 3U) 
						& (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec) 
						    >> 2U) 
						   | (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec) 
						       >> 2U) 
						      & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec) 
							  >> 1U) 
							 | (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec) 
							     >> 1U) 
							    & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec)))))))))));
    if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal 
	    = ((0xcU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal)) 
	       | (3U & VL_NEGATE_I((IData)((1U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec) 
						  & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec) 
						     >> 1U)))))));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater 
	    = ((0xcU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater)) 
	       | (3U & VL_NEGATE_I((IData)((1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec) 
						   >> 1U) 
						  | (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec) 
						      >> 1U) 
						     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec))))))));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal 
	    = ((3U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal)) 
	       | (0xcU & (VL_NEGATE_I((IData)((1U & 
					       (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec) 
						 >> 2U) 
						& ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec) 
						   >> 3U))))) 
			  << 2U)));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater 
	    = ((3U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater)) 
	       | (0xcU & (VL_NEGATE_I((IData)((1U & 
					       (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec) 
						 >> 3U) 
						| (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec) 
						    >> 3U) 
						   & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec) 
						      >> 2U)))))) 
			  << 2U)));
    } else {
	if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec;
	}
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l3 
	= ((0xfff0U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l3)) 
	   | (0xfU & ((7U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2) 
		      + (7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2 
			       >> 3U)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l3 
	= ((0xff0fU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l3)) 
	   | (0xf0U & (((7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2 
			       >> 6U)) + (7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2 
						>> 9U))) 
		       << 4U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l3 
	= ((0xf0ffU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l3)) 
	   | (0xf00U & (((7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2 
				>> 0xcU)) + (7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2 
						   >> 0xfU))) 
			<< 8U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l3 
	= ((0xfffU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l3)) 
	   | (0xf000U & (((7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2 
				 >> 0x12U)) + (7U & 
					       (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2 
						>> 0x15U))) 
			 << 0xcU)));
    // ALWAYS at ../rtl/riscv_alu.sv:115
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a 
	= (VL_ULL(1) | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a 
	= ((VL_ULL(0xffffffe01) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a) 
	   | ((QData)((IData)((0xffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_a))) 
	      << 1U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a 
	= (VL_ULL(0x200) | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a 
	= ((VL_ULL(0xffffc03ff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a) 
	   | ((QData)((IData)((0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_a 
					>> 8U)))) << 0xaU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a 
	= (VL_ULL(0x40000) | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a 
	= ((VL_ULL(0xff807ffff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a) 
	   | ((QData)((IData)((0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_a 
					>> 0x10U)))) 
	      << 0x13U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a 
	= (VL_ULL(0x8000000) | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a 
	= ((VL_ULL(0xfffffff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a) 
	   | ((QData)((IData)((0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_a 
					>> 0x18U)))) 
	      << 0x1cU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b 
	= (VL_ULL(0xffffffffe) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b 
	= ((VL_ULL(0xffffffe01) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b) 
	   | ((QData)((IData)((0xffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_b))) 
	      << 1U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b 
	= (VL_ULL(0xffffffdff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b 
	= ((VL_ULL(0xffffc03ff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b) 
	   | ((QData)((IData)((0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_b 
					>> 8U)))) << 0xaU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b 
	= (VL_ULL(0xffffbffff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b 
	= ((VL_ULL(0xff807ffff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b) 
	   | ((QData)((IData)((0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_b 
					>> 0x10U)))) 
	      << 0x13U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b 
	= (VL_ULL(0xff7ffffff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b 
	= ((VL_ULL(0xfffffff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b) 
	   | ((QData)((IData)((0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_b 
					>> 0x18U)))) 
	      << 0x1cU));
    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_b_negate) 
	 | ((0x14U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)) 
	    | (0x16U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b 
	    = (VL_ULL(1) | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b);
	if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b 
		= (VL_ULL(0x40000) | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b);
	} else {
	    if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b 
		    = (VL_ULL(0x200) | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b 
		    = (VL_ULL(0x40000) | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b 
		    = (VL_ULL(0x8000000) | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b);
	    }
	}
    } else {
	if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a 
		= (VL_ULL(0xffffbffff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a);
	} else {
	    if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a 
		    = (VL_ULL(0xffffffdff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a 
		    = (VL_ULL(0xffffbffff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a 
		    = (VL_ULL(0xff7ffffff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a);
	    }
	}
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xffff7fffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x8000U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
			  << 0xfU) | (0xffff8000U & 
				      (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
				       << 0xeU)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xfffeffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x10000U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
			   << 0xeU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
				       << 0xdU))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xfffdffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x20000U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
			   << 0xdU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
				       << 0xcU))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xfffbffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x40000U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
			   << 0xcU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
				       << 0xbU))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xfff7ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x80000U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
			   << 0xbU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
				       << 0xaU))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xffefffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x100000U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
			    << 0xaU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
					<< 9U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xffdfffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x200000U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
			    << 9U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
				      << 8U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xffbfffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x400000U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
			    << 8U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
				      << 7U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xff7fffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x800000U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
			    << 7U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
				      << 6U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xfeffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x1000000U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
			     << 6U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
				       << 5U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xfdffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x2000000U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
			     << 5U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
				       << 4U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xfbffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x4000000U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
			     << 4U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
				       << 3U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xf7ffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x8000000U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
			     << 3U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
				       << 2U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xefffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x10000000U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
			      << 2U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
					<< 1U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xdfffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x20000000U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
			      << 1U) | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xbfffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x40000000U & ((0xc0000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input) 
			     | (0x40000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
					       >> 1U)))));
    // ALWAYS at ../rtl/riscv_hwloop_controller.sv:60
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr 
	= (2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr));
    if ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q 
	 == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_end_q))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr 
	    = ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr)) 
	       | (1U & ((0U != (0x3fffffffU & (IData)(
						      (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_q 
						       >> 2U)))) 
			| ((IData)((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_q 
				    >> 1U)) & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_q) 
					       | (~ (IData)(vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT____Vcellinp__hwloop_controller_i__hwlp_dec_cnt_id_i)))))));
    }
    // ALWAYS at ../rtl/riscv_hwloop_controller.sv:60
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr 
	= (1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr));
    if ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q 
	 == (IData)((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_end_q 
		     >> 0x20U)))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr 
	    = ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr)) 
	       | (2U & (((0U != (0x3fffffffU & (IData)(
						       (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_q 
							>> 0x22U)))) 
			 | ((IData)((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_q 
				     >> 0x21U)) & ((IData)(
							   (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_q 
							    >> 0x20U)) 
						   | (~ 
						      ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT____Vcellinp__hwloop_controller_i__hwlp_dec_cnt_id_i) 
						       >> 1U))))) 
			<< 1U)));
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata_unaligned 
	= ((0xffff0000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata_unaligned) 
	   | (0xffffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata 
			 >> 0x10U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_upper_compressed 
	= ((((6U == (7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q 
			   >> 1U))) & (3U != (3U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata))) 
	    | ((5U == (7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q 
			     >> 1U))) & (3U == (3U 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata 
						   >> 0x10U))))) 
	   & (3U != (3U & (vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellout__L0_buffer_i__rdata_o[3U] 
			   >> 0x10U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_is_crossword 
	= ((((6U == (7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q 
			   >> 1U))) & (3U != (3U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata))) 
	    & (3U == (3U & (vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellout__L0_buffer_i__rdata_o[3U] 
			    >> 0x10U)))) | (((5U == 
					      (7U & 
					       (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q 
						>> 1U))) 
					     & (3U 
						== 
						(3U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata 
						    >> 0x10U)))) 
					    & (3U == 
					       (3U 
						& (vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellout__L0_buffer_i__rdata_o[3U] 
						   >> 0x10U)))));
    // ALWAYS at ../rtl/riscv_cs_registers.sv:585
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_wdata_int 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_we_int = 1U;
    if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_wdata_int 
	    = ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))
	        ? ((~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata) 
		   & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_rdata)
	        : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		   | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_rdata));
    } else {
	if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_wdata_int 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata;
	} else {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_wdata_int 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_we_int = 0U;
	}
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_int_en 
	= ((~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__deassert_we)) 
	   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_int_en));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_dot_en 
	= ((~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__deassert_we)) 
	   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_dot_en));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_we_id 
	= ((~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__deassert_we)) 
	   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_mem_we));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_alu_we_id 
	= ((~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__deassert_we)) 
	   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_alu_we));
    // ALWAYS at ../rtl/riscv_id_stage.sv:781
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_a_id_imm 
	= (0x1fU & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_a_mux)
		     ? ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_a_mux)
			 ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
			    >> 0x19U) : 0U) : 0U));
    // ALWAYS at ../rtl/riscv_id_stage.sv:789
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_b_id_imm 
	= (0x1fU & ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_b_mux))
		     ? ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_b_mux))
			 ? 1U : 0U) : ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_b_mux))
				        ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
					   >> 0x19U)
				        : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
					   >> 0x14U))));
    // ALWAYS at ../rtl/riscv_id_stage.sv:567
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_target_mux_sel) {
	if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_target_mux_sel) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_target 
		= (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_id 
		   + (0x3eU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
			       >> 0xeU)));
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_target 
	    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_id 
	       + (0x1ffeU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
			     >> 0x13U)));
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_we_int 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__deassert_we)
	    ? 0U : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__hwloop_we));
    // ALWAYS at ../rtl/riscv_id_stage.sv:611
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_target 
	= ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_target_mux_sel))
	    ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_id 
	       + ((0xfff00000U & (VL_NEGATE_I((IData)(
						      (1U 
						       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
							  >> 0x1fU)))) 
				  << 0x14U)) | ((0xff000U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id) 
						| ((0x800U 
						    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						       >> 9U)) 
						   | (0x7feU 
						      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
							 >> 0x14U))))))
	    : ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_target_mux_sel))
	        ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_id 
		   + ((0xffffe000U & (VL_NEGATE_I((IData)(
							  (1U 
							   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
							      >> 0x1fU)))) 
				      << 0xdU)) | (
						   (0x1000U 
						    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						       >> 0x13U)) 
						   | ((0x800U 
						       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
							  << 4U)) 
						      | ((0x7e0U 
							  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
							     >> 0x14U)) 
							 | (0x1eU 
							    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
							       >> 7U)))))))
	        : ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_target_mux_sel))
		    ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_data_ra_id 
		       + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_i_type)
		    : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_data_ra_id 
		       + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_i_type))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_ready 
	= (((((~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_misaligned)) 
	      & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jr_stall))) 
	     & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__load_stall))) 
	    & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__csr_access) 
		  & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__apu_en_ex) 
		     & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__apu_lat_ex) 
			>> 1U))))) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_ready));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_in_id 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__deassert_we)
	    ? 0U : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__jump_in_id));
    // ALWAYS at ../rtl/riscv_id_stage.sv:511
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_addr_rc_id 
	= ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux))
	    ? ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux))
	        ? 0U : (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
				 >> 0xfU))) : ((1U 
						& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux))
					        ? (0x1fU 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						      >> 7U))
					        : (0x1fU 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						      >> 0x1bU))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__reg_d_ex_is_reg_a_id 
	= ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_waddr_ex) 
	     == (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
			  >> 0xfU))) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec)) 
	   & (0U != (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
			      >> 0xfU))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__reg_d_wb_is_reg_a_id 
	= ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu) 
	     == (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
			  >> 0xfU))) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec)) 
	   & (0U != (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
			      >> 0xfU))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__reg_d_alu_is_reg_a_id 
	= ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex) 
	     == (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
			  >> 0xfU))) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec)) 
	   & (0U != (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
			      >> 0xfU))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_result 
	= ((0xff000000U & (((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel))
			     ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1 
				>> 0x18U) : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0 
					     >> 0x18U)) 
			   << 0x18U)) | ((0xff0000U 
					  & (((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel))
					       ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1 
						  >> 0x10U)
					       : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0 
						  >> 0x10U)) 
					     << 0x10U)) 
					 | ((0xff00U 
					     & (((2U 
						  & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel))
						  ? 
						 (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1 
						  >> 8U)
						  : 
						 (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0 
						  >> 8U)) 
						<< 8U)) 
					    | (0xffU 
					       & ((1U 
						   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel))
						   ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1
						   : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_op_a 
	= ((0xffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_op_a) 
	   | (0x10000U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_signed) 
			   << 0x10U) & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_op_a 
					<< 1U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_op_b 
	= ((0xffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_op_b) 
	   | (0x10000U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_signed) 
			   << 0xfU) & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_op_b 
				       << 1U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_mac 
	= (VL_ULL(0x3ffffffff) & ((VL_EXTENDS_QQ(34,33, 
						 (VL_ULL(0x1ffffffff) 
						  & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_active)
						      ? 
						     (((QData)((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_carry_q)) 
						       << 0x20U) 
						      | (QData)((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operand_c_ex)))
						      : 
						     VL_EXTENDS_QI(33,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operand_c_ex)))) 
				   + VL_MULS_QQQ(34,34,34, 
						 (VL_ULL(0x3ffffffff) 
						  & VL_EXTENDS_QI(34,17, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_op_a)), 
						 (VL_ULL(0x3ffffffff) 
						  & VL_EXTENDS_QI(34,17, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_op_b)))) 
				  + VL_EXTENDS_QI(34,32, 
						  ((3U 
						    == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operator_ex))
						    ? 
						   (0x7fffffffU 
						    & (((IData)(1U) 
							<< (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_imm_ex)) 
						       >> 1U))
						    : 0U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__f_is_greater 
	= (0xfU & VL_NEGATE_I((IData)((1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater) 
					      >> 3U) 
					     ^ (((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
						  & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex) 
						 >> 0x1fU) 
						& (~ 
						   ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal) 
						    >> 3U))))))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l4 
	= ((0x3e0U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l4)) 
	   | (0x1fU & ((0xfU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l3)) 
		       + (0xfU & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l3) 
				  >> 4U)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l4 
	= ((0x1fU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l4)) 
	   | (0x3e0U & (((0xfU & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l3) 
				  >> 8U)) + (0xfU & 
					     ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l3) 
					      >> 0xcU))) 
			<< 5U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result_expanded 
	= (VL_ULL(0x1fffffffff) & (VL_EXTENDS_QQ(37,36, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a) 
				   + VL_EXTENDS_QQ(37,36, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xfffffffeU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (1U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
		     >> 1U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
			       >> 2U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xfffffffdU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (2U & ((0x3ffffffeU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
				    >> 2U)) | (0x1ffffffeU 
					       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
						  >> 3U)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xfffffffbU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (4U & ((0x1ffffffcU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
				    >> 3U)) | (0xffffffcU 
					       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
						  >> 4U)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xfffffff7U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (8U & ((0xffffff8U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
				   >> 4U)) | (0x7fffff8U 
					      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
						 >> 5U)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xffffffefU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x10U & ((0x7fffff0U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
				      >> 5U)) | (0x3fffff0U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
						    >> 6U)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xffffffdfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x20U & ((0x3ffffe0U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
				      >> 6U)) | (0x1ffffe0U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
						    >> 7U)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xffffffbfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x40U & ((0x1ffffc0U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
				      >> 7U)) | (0xffffc0U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
						    >> 8U)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xffffff7fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x80U & ((0xffff80U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
				     >> 8U)) | (0x7fff80U 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
						   >> 9U)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xfffffeffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x100U & ((0x7fff00U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
				      >> 9U)) | (0x3fff00U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
						    >> 0xaU)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xfffffdffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x200U & ((0x3ffe00U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
				      >> 0xaU)) | (0x1ffe00U 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
						      >> 0xbU)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xfffffbffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x400U & ((0x1ffc00U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
				      >> 0xbU)) | (0xffc00U 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
						      >> 0xcU)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xfffff7ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x800U & ((0xff800U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
				     >> 0xcU)) | (0x7f800U 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
						     >> 0xdU)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xffffefffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x1000U & ((0x7f000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
				      >> 0xdU)) | (0x3f000U 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
						      >> 0xeU)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xffffdfffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x2000U & ((0x3e000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
				      >> 0xeU)) | (0x1e000U 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
						      >> 0xfU)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xffffbfffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x4000U & ((0x1c000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
				      >> 0xfU)) | (0xc000U 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
						      >> 0x10U)))));
    // ALWAYS at ../rtl/riscv_hwloop_controller.sv:81
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_target = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_dec_cnt = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__j = 0U;
    {
	while (VL_GTS_III(1,32,32, 2U, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__j)) {
	    if ((1U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr) 
		       >> (1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__j)))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_target 
		    = (IData)((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_start_q 
			       >> (0x3fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__j 
					    << 5U))));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_dec_cnt 
		    = ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_dec_cnt) 
		       | ((IData)(1U) << (1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__j)));
		goto __Vlabel1;
	    }
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__j 
		= ((IData)(1U) + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__j);
	}
    }
    __Vlabel1: ;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
	= ((1U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q 
		      >> 1U)) | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__use_hwlp)))
	    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata_unaligned);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_real_next 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_is_crossword)
	    ? ((IData)(0x16U) + (0xfffffff0U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q))
	    : ((IData)(4U) + (0xfffffffcU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_valid 
	= ((((3U != (3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q 
			   >> 2U))) | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_upper_compressed)) 
	    & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_is_crossword))) 
	   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__valid));
    // ALWAYS at ../rtl/riscv_id_stage.sv:576
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_start_mux_sel) {
	if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_start_mux_sel) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_start_int 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q;
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_start_int 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_target;
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in 
	= ((0xf7fU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in)) 
	   | ((((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_in_id)) 
		| (2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_in_id))) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__id_valid_q)) 
	      << 7U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_data_rc_id 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[
	(0x1fU & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_rreq_q)
		   ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_sel_q) 
		       << 5U) | (0x1fU & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q) 
					  >> 2U))) : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_addr_rc_id)))];
    // ALWAYS at ../rtl/riscv_controller.sv:780
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_a_fw_mux_sel = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_fw_mux_sel = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_c_fw_mux_sel = 0U;
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb) {
	if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__reg_d_wb_is_reg_a_id) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_a_fw_mux_sel = 2U;
	}
	if (((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu) 
	       == (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
			    >> 0x14U))) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec)) 
	     & (0U != (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
				>> 0x14U))))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_fw_mux_sel = 2U;
	}
	if (((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu) 
	       == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_addr_rc_id)) 
	      & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec)) 
	     & (0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_addr_rc_id)))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_c_fw_mux_sel = 2U;
	}
    }
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw) {
	if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__reg_d_alu_is_reg_a_id) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_a_fw_mux_sel = 1U;
	}
	if (((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex) 
	       == (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
			    >> 0x14U))) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec)) 
	     & (0U != (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
				>> 0x14U))))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_fw_mux_sel = 1U;
	}
	if (((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex) 
	       == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_addr_rc_id)) 
	      & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec)) 
	     & (0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_addr_rc_id)))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_c_fw_mux_sel = 1U;
	}
    }
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_misaligned) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_a_fw_mux_sel = 1U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_fw_mux_sel = 0U;
    } else {
	if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_multicycle) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_c_fw_mux_sel = 1U;
	}
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__pack_result 
	= ((0xff000000U & (((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_through))
			     ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_result 
				>> 0x18U) : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_c_ex 
					     >> 0x18U)) 
			   << 0x18U)) | ((0xff0000U 
					  & (((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_through))
					       ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_result 
						  >> 0x10U)
					       : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_c_ex 
						  >> 0x10U)) 
					     << 0x10U)) 
					 | ((0xff00U 
					     & (((2U 
						  & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_through))
						  ? 
						 (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_result 
						  >> 8U)
						  : 
						 (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_c_ex 
						  >> 8U)) 
						<< 8U)) 
					    | (0xffU 
					       & ((1U 
						   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_through))
						   ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_result
						   : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_c_ex)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_result 
	= (VL_ULL(0x3ffffffff) & VL_SHIFTRS_QQI(34,34,5, 
						(((QData)((IData)(
								  ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_shift_arith) 
								   & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_active)
								       ? (IData)(
										(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_mac 
										>> 0x21U))
								       : (IData)(
										(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_mac 
										>> 0x1fU)))))) 
						  << 0x21U) 
						 | (((QData)((IData)(
								     ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_shift_arith) 
								      & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_active)
									  ? (IData)(
										(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_mac 
										>> 0x20U))
									  : (IData)(
										(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_mac 
										>> 0x1fU)))))) 
						     << 0x20U) 
						    | (QData)((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_mac)))), 
						((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_active)
						  ? (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_imm)
						  : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_imm_ex))));
    // ALWAYS at ../rtl/riscv_alu.sv:402
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__f_is_nan = 0U;
    if ((0x40U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
	if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
		      >> 5U)))) {
	    if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
			  >> 4U)))) {
		if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
			      >> 3U)))) {
		    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
				      >> 1U)))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result 
				= (0xfU & ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
					    ? ((~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__f_is_greater)) 
					       & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__f_is_nan)))
					    : ((~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__f_is_greater) 
						   | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal))) 
					       & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__f_is_nan)))));
			}
		    } else {
			if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result 
				    = ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal) 
				       & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__f_is_nan)));
			    }
			}
		    }
		}
	    }
	}
    } else {
	if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
		      >> 5U)))) {
	    if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
			  >> 4U)))) {
		if ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
		    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
				      >> 1U)))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result 
				= (0xfU & ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
					    ? (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal))
					    : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal)));
			}
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result 
			    = ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
			        ? ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater) 
				   | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal))
			        : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater));
		    }
		} else {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result 
			= (0xfU & ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
				    ? (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater))
				    : (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater) 
					  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal)))));
		}
	    }
	}
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__sel_minmax 
	= (0xfU & ((((0x47U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)) 
		     | (0x46U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)))
		     ? (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__f_is_greater)
		     : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater)) 
		   ^ VL_NEGATE_I((IData)((((((0x10U 
					      == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)) 
					     | (0x11U 
						== (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
					    | (0x16U 
					       == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
					   | (0x17U 
					      == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
					  | (0x47U 
					     == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)))))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cnt_result 
	= (0x3fU & ((0x1fU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l4)) 
		    + (0x1fU & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l4) 
				>> 5U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result 
	= ((0xff000000U & ((IData)((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result_expanded 
				    >> 0x1cU)) << 0x18U)) 
	   | ((0xff0000U & ((IData)((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result_expanded 
				     >> 0x13U)) << 0x10U)) 
	      | ((0xff00U & ((IData)((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result_expanded 
				      >> 0xaU)) << 8U)) 
		 | (0xffU & (IData)((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result_expanded 
				     >> 1U))))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__hwlp_is_crossword 
	= ((7U == (7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_target 
			 >> 1U))) & (3U == (3U & (vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellout__L0_buffer_i__rdata_o[3U] 
						  >> 0x10U))));
    // ALWAYS at ../rtl/riscv_compressed_decoder.sv:52
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed = 0U;
    if ((0U == (3U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata))) {
	if ((0x8000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
	    if ((0x4000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
		if ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
		} else {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
			= (0x842023U | ((0x4000000U 
					 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					    << 0x15U)) 
					| ((0x2000000U 
					    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					       << 0xdU)) 
					   | ((0x700000U 
					       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						  << 0x12U)) 
					      | ((0x38000U 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						     << 8U)) 
						 | ((0xc00U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata) 
						    | (0x200U 
						       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							  << 3U))))))));
		}
	    } else {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
	    }
	} else {
	    if ((0x4000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
		if ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
		} else {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
			= (0x42403U | ((0x4000000U 
					& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					   << 0x15U)) 
				       | ((0x3800000U 
					   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					      << 0xdU)) 
					  | ((0x400000U 
					      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						 << 0x10U)) 
					     | ((0x38000U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						    << 8U)) 
						| (0x380U 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						      << 5U)))))));
		}
	    } else {
		if ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
		} else {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
			= (0x10413U | ((0x3c000000U 
					& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					   << 0x13U)) 
				       | ((0x3000000U 
					   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					      << 0xdU)) 
					  | ((0x800000U 
					      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						 << 0x12U)) 
					     | ((0x400000U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						    << 0x10U)) 
						| (0x380U 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						      << 5U)))))));
		    if ((0U == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					 >> 5U)))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
		    }
		}
	    }
	}
    } else {
	if ((1U == (3U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata))) {
	    if ((0x8000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
		if ((0x4000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
			= (0x40063U | ((0xf0000000U 
					& (VL_NEGATE_I((IData)(
							       (1U 
								& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
								   >> 0xcU)))) 
					   << 0x1cU)) 
				       | ((0xc000000U 
					   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					      << 0x15U)) 
					  | ((0x2000000U 
					      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						 << 0x17U)) 
					     | ((0x38000U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						    << 8U)) 
						| ((0x1000U 
						    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						       >> 1U)) 
						   | ((0xc00U 
						       & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata) 
						      | ((0x300U 
							  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							     << 5U)) 
							 | (0x80U 
							    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							       >> 5U))))))))));
		} else {
		    if ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
			    = (0x6fU | ((0x80000000U 
					 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					    << 0x13U)) 
					| ((0x40000000U 
					    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					       << 0x16U)) 
					   | ((0x30000000U 
					       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						  << 0x13U)) 
					      | ((0x8000000U 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						     << 0x15U)) 
						 | ((0x4000000U 
						     & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							<< 0x13U)) 
						    | ((0x2000000U 
							& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							   << 0x17U)) 
						       | ((0x1000000U 
							   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							      << 0xdU)) 
							  | ((0xe00000U 
							      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
								 << 0x12U)) 
							     | ((0x1ff000U 
								 & (VL_NEGATE_I((IData)(
										(1U 
										& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
										>> 0xcU)))) 
								    << 0xcU)) 
								| (0x80U 
								   & ((~ 
								       (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
									>> 0xfU)) 
								      << 7U))))))))))));
		    } else {
			if ((0x800U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
			    if ((0x400U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
				if ((0x1000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
				} else {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
					= ((0x40U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)
					    ? ((0x20U 
						& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)
					        ? (0x847433U 
						   | ((0x700000U 
						       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							  << 0x12U)) 
						      | ((0x38000U 
							  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							     << 8U)) 
							 | (0x380U 
							    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata))))
					        : (0x846433U 
						   | ((0x700000U 
						       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							  << 0x12U)) 
						      | ((0x38000U 
							  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							     << 8U)) 
							 | (0x380U 
							    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)))))
					    : ((0x20U 
						& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)
					        ? (0x844433U 
						   | ((0x700000U 
						       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							  << 0x12U)) 
						      | ((0x38000U 
							  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							     << 8U)) 
							 | (0x380U 
							    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata))))
					        : (0x40840433U 
						   | ((0x700000U 
						       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							  << 0x12U)) 
						      | ((0x38000U 
							  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							     << 8U)) 
							 | (0x380U 
							    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata))))));
				}
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
				    = (0x47413U | (
						   (0xfc000000U 
						    & (VL_NEGATE_I((IData)(
									   (1U 
									    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
									       >> 0xcU)))) 
						       << 0x1aU)) 
						   | ((0x2000000U 
						       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							  << 0xdU)) 
						      | ((0x1f00000U 
							  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							     << 0x12U)) 
							 | ((0x38000U 
							     & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
								<< 8U)) 
							    | (0x380U 
							       & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata))))));
			    }
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
				= (0x45413U | ((0x40000000U 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						   << 0x14U)) 
					       | ((0x1f00000U 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						      << 0x12U)) 
						  | ((0x38000U 
						      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							 << 8U)) 
						     | (0x380U 
							& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)))));
			    if ((0x1000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
			    }
			    if ((0U == (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						 >> 2U)))) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
			    }
			}
		    }
		}
	    } else {
		if ((0x4000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
		    if ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
			    = (0x37U | ((0xfffe0000U 
					 & (VL_NEGATE_I((IData)(
								(1U 
								 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
								    >> 0xcU)))) 
					    << 0x11U)) 
					| ((0x1f000U 
					    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					       << 0xaU)) 
					   | (0xf80U 
					      & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata))));
			if ((2U == (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					     >> 7U)))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
				= (0x10113U | ((0xe0000000U 
						& (VL_NEGATE_I((IData)(
								       (1U 
									& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
									   >> 0xcU)))) 
						   << 0x1dU)) 
					       | ((0x18000000U 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						      << 0x18U)) 
						  | ((0x4000000U 
						      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							 << 0x15U)) 
						     | ((0x2000000U 
							 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							    << 0x17U)) 
							| (0x1000000U 
							   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							      << 0x12U)))))));
			} else {
			    if ((0U == (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						 >> 7U)))) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
			    }
			}
			if ((0U == ((0x20U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					      >> 7U)) 
				    | (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						>> 2U))))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
			}
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
			    = (0x13U | ((0xfc000000U 
					 & (VL_NEGATE_I((IData)(
								(1U 
								 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
								    >> 0xcU)))) 
					    << 0x1aU)) 
					| ((0x2000000U 
					    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					       << 0xdU)) 
					   | ((0x1f00000U 
					       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						  << 0x12U)) 
					      | (0xf80U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)))));
			if ((0U == (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					     >> 7U)))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
			}
		    }
		} else {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
			= ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)
			    ? (0x6fU | ((0x80000000U 
					 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					    << 0x13U)) 
					| ((0x40000000U 
					    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					       << 0x16U)) 
					   | ((0x30000000U 
					       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						  << 0x13U)) 
					      | ((0x8000000U 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						     << 0x15U)) 
						 | ((0x4000000U 
						     & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							<< 0x13U)) 
						    | ((0x2000000U 
							& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							   << 0x17U)) 
						       | ((0x1000000U 
							   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							      << 0xdU)) 
							  | ((0xe00000U 
							      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
								 << 0x12U)) 
							     | ((0x1ff000U 
								 & (VL_NEGATE_I((IData)(
										(1U 
										& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
										>> 0xcU)))) 
								    << 0xcU)) 
								| (0x80U 
								   & ((~ 
								       (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
									>> 0xfU)) 
								      << 7U))))))))))))
			    : (0x13U | ((0xfc000000U 
					 & (VL_NEGATE_I((IData)(
								(1U 
								 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
								    >> 0xcU)))) 
					    << 0x1aU)) 
					| ((0x2000000U 
					    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					       << 0xdU)) 
					   | ((0x1f00000U 
					       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						  << 0x12U)) 
					      | ((0xf8000U 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						     << 8U)) 
						 | (0xf80U 
						    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)))))));
		}
	    }
	} else {
	    if ((2U == (3U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata))) {
		if ((0x8000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
		    if ((0x4000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
			if ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
				= (0x12023U | ((0xc000000U 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						   << 0x13U)) 
					       | ((0x2000000U 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						      << 0xdU)) 
						  | ((0x1f00000U 
						      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							 << 0x12U)) 
						     | (0xe00U 
							& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)))));
			}
		    } else {
			if ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
			} else {
			    if ((0x1000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
				    = (0x33U | ((0x1f00000U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						    << 0x12U)) 
						| ((0xf8000U 
						    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						       << 8U)) 
						   | (0xf80U 
						      & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata))));
				if ((0U == (0x1fU & 
					    (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					     >> 7U)))) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed = 0x100073U;
				    if ((0U != (0x1fU 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						   >> 2U)))) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
				    }
				} else {
				    if ((0U == (0x1fU 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						   >> 2U)))) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
					    = (0xe7U 
					       | (0xf8000U 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						     << 8U)));
				    }
				}
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
				    = (0x33U | ((0x1f00000U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						    << 0x12U)) 
						| (0xf80U 
						   & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)));
				if ((0U == (0x1fU & 
					    (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					     >> 2U)))) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
					= (0x67U | 
					   (0xf8000U 
					    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					       << 8U)));
				}
			    }
			}
		    }
		} else {
		    if ((0x4000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
			if ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
				= (0x12003U | ((0xc000000U 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						   << 0x18U)) 
					       | ((0x2000000U 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						      << 0xdU)) 
						  | ((0x1c00000U 
						      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							 << 0x12U)) 
						     | (0xf80U 
							& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)))));
			    if ((0U == (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						 >> 7U)))) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
			    }
			}
		    } else {
			if ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
				= (0x1013U | ((0x1f00000U 
					       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						  << 0x12U)) 
					      | ((0xf8000U 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						     << 8U)) 
						 | (0xf80U 
						    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata))));
			    if ((0U == (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						 >> 7U)))) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
			    }
			    if ((1U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					>> 0xcU) | 
				       (0U == (0x1fU 
					       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						  >> 2U)))))) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
			    }
			}
		    }
		}
	    } else {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata;
	    }
	}
    }
    // ALWAYS at ../rtl/riscv_mult.sv:300
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_result = 0U;
    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operator_ex))) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operator_ex))) {
	    if ((1U & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operator_ex)))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_result 
		    = (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_result);
	    }
	} else {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_result 
		= ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operator_ex))
		    ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_mul[0U] 
			+ ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_mul[2U] 
			    << 0x1eU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_mul[1U] 
					 >> 2U))) + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_c_ex)
		    : ((((VL_EXTENDS_II(32,18, (0x3ffffU 
						& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[0U])) 
			  + VL_EXTENDS_II(32,18, (0x3ffffU 
						  & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[1U] 
						      << 0xeU) 
						     | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[0U] 
							>> 0x12U))))) 
			 + VL_EXTENDS_II(32,18, (0x3ffffU 
						 & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[2U] 
						     << 0x1cU) 
						    | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[1U] 
						       >> 4U))))) 
			+ VL_EXTENDS_II(32,18, (0x3ffffU 
						& ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[2U] 
						    << 0xaU) 
						   | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[1U] 
						      >> 0x16U))))) 
		       + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_c_ex));
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_result 
	    = ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operator_ex))
	        ? (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_result)
	        : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operand_c_ex 
		    + (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operand_b_ex 
		       & VL_NEGATE_I((IData)((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operator_ex)))))) 
		   + VL_MULS_III(32,32,32, (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operand_a_ex 
					    ^ VL_NEGATE_I((IData)(
								  (1U 
								   == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operator_ex))))), vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operand_b_ex)));
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in 
	= ((0xdffU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in)) 
	   | (0xfffffe00U & ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__branch_in_ex) 
			       << 9U) & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result) 
					 << 6U)) & 
			     ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__id_valid_q) 
			      << 9U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__branch_taken_ex 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__branch_in_ex) 
	   & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result) 
	      >> 3U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ABComp_S 
	= (((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AReg_DP 
	     == vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BReg_DP) 
	    | ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AReg_DP 
		> vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BReg_DP) 
	       ^ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__CompInv_SP))) 
	   & ((0U != vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AReg_DP) 
	      | (0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cnt_result))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__minmax_b 
	= ((0x14U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
	    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left)
	    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev
	    : ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_use_round)
	        ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result 
		   + (((((0x1cU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)) 
			 | (0x1dU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
			| (0x1eU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
		       | (0x1fU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)))
		       ? (0x7fffffffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__bmask 
					 >> 1U)) : 0U))
	        : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex));
    // ALWAYS at ../rtl/riscv_alu_div.sv:122
    vlSymsp->TOP__top.__Vtableidx11 = (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_ready) 
					<< 5U) | ((0x10U 
						   & ((~ (IData)(
								 (0U 
								  != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__Cnt_DP)))) 
						      << 4U)) 
						  | (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ABComp_S) 
						      << 3U) 
						     | (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_valid) 
							 << 2U) 
							| (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SP)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN 
	= vlSymsp->TOP__top.__Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN
	[vlSymsp->TOP__top.__Vtableidx11];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready 
	= vlSymsp->TOP__top.__Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready
	[vlSymsp->TOP__top.__Vtableidx11];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S 
	= vlSymsp->TOP__top.__Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S
	[vlSymsp->TOP__top.__Vtableidx11];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S 
	= vlSymsp->TOP__top.__Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S
	[vlSymsp->TOP__top.__Vtableidx11];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S 
	= vlSymsp->TOP__top.__Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S
	[vlSymsp->TOP__top.__Vtableidx11];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S 
	= vlSymsp->TOP__top.__Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S
	[vlSymsp->TOP__top.__Vtableidx11];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__result_minmax 
	= ((0xff000000U & (((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__sel_minmax))
			     ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				>> 0x18U) : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__minmax_b 
					     >> 0x18U)) 
			   << 0x18U)) | ((0xff0000U 
					  & (((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__sel_minmax))
					       ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
						  >> 0x10U)
					       : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__minmax_b 
						  >> 0x10U)) 
					     << 0x10U)) 
					 | ((0xff00U 
					     & (((2U 
						  & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__sel_minmax))
						  ? 
						 (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
						  >> 8U)
						  : 
						 (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__minmax_b 
						  >> 8U)) 
						<< 8U)) 
					    | (0xffU 
					       & ((1U 
						   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__sel_minmax))
						   ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex
						   : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__minmax_b)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DN 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S)
	    ? 0U : ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S)
		     ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ABComp_S) 
			 << 0x1fU) | (0x7fffffffU & 
				      (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
				       >> 1U))) : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__RemSel_SN 
	= (1U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S)
		  ? ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
		     >> 1U) : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__RemSel_SP)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__CompInv_SN 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S)
	    ? (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_op_a_signed)
	    : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__CompInv_SP));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResInv_SN 
	= (1U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S)
		  ? ((((0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cnt_result)) 
		       | ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
			  >> 1U)) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)) 
		     & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
			 >> 0x1fU) ^ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_op_a_signed)))
		  : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResInv_SP)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AddTmp_D 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S)
	    ? 0U : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AReg_DP);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AddMux_D 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S)
	    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BReg_DP);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_valid 
	= (((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_en_ex) 
	      | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_en_ex)) 
	     | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_access_ex)) 
	    | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_req_ex)) 
	   & ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready) 
		& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_ready)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_ready_ex)) 
	      & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_ready_wb)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AReg_DN 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S)
	    ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S) 
		& (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
		      & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
			  >> 0x1fU) ^ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_op_a_signed)))))
	        ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AddTmp_D 
		   + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AddMux_D)
	        : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AddTmp_D 
		   - vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AddMux_D))
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AReg_DP);
    // ALWAYS at ../rtl/riscv_controller.sv:210
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_req_int = 1U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__exc_ack = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__exc_kill = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_save_if = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_save_id = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_restore_mret_id = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_restore_uret_id = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_save_cause = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__exc_cause = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__exc_pc_mux_id = 3U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__trap_addr_mux = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_cause = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_irq_sec = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_set = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__jump_done 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__jump_done_q;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ctrl_busy = 1U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__core_ctrl_firstfetch = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__halt_id = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_ack = 0U;
    vlSymsp->TOP__top.irq_ack_o = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__boot_done = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__jump_in_dec 
	= ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__jump_in_id)) 
	   | (1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__jump_in_id)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__branch_in_id 
	= (3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_in_id));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__irq_enable_int 
	= ((((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_q) 
	       >> 5U) & (0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__priv_lvl_q))) 
	     | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__irq_sec_q)) 
	    & (0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__priv_lvl_q))) 
	   | ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__m_irq_enable) 
	      & (3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__priv_lvl_q))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_trap = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__perf_pipeline_stall = 0U;
    if ((0x10U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
	if ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_req_int = 0U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 0U;
	} else {
	    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_req_int = 0U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 0U;
	    } else {
		if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_req_int = 0U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 0U;
		} else {
		    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
			if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__jump_req_q) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id = 7U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_set = 1U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 0xfU;
			}
			if ((1U & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_stall)))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 9U;
			}
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
			if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__branch_taken_ex) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id = 3U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_set = 1U;
			}
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 0xcU;
		    }
		}
	    }
	}
    } else {
	if ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
	    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
		if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
		    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
			if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__jump_req_q) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id = 7U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_set = 1U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 0xfU;
			}
			if ((1U & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_stall)))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns 
				= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__boot_done_q)
				    ? 5U : 0U);
			}
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_ack = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 0x11U;
		    }
		} else {
		    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_ack = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 0xfU;
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_ack = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 0xfU;
		    }
		}
	    } else {
		if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
		    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__halt_id = 1U;
			if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__ecall_insn_dec) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id = 4U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_set = 1U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_save_id = 1U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_save_cause = 1U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__trap_addr_mux = 0U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__exc_pc_mux_id = 1U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__exc_cause = 0xbU;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_cause 
				= ((0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__priv_lvl_q))
				    ? 8U : 0xbU);
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_trap 
				= (1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q) 
					  >> 4U) | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q)));
			} else {
			    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id = 4U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_set = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_save_id = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_save_cause = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__trap_addr_mux = 0U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__exc_pc_mux_id = 0U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__exc_cause = 2U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_cause = 2U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_trap 
				    = (1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q) 
					      >> 3U) 
					     | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q)));
			    } else {
				if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mret_insn_dec) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id = 5U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_set = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_restore_mret_id = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_trap 
					= (1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q));
				} else {
				    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__uret_insn_dec) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id = 5U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_set = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_restore_uret_id = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_trap 
					    = (1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q));
				    } else {
					if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__ebrk_insn) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_trap 
						= (1U 
						   & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q) 
						       >> 1U) 
						      | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q)));
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__exc_cause = 3U;
					} else {
					    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__csr_status) {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_trap 
						    = 
						    (1U 
						     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q));
					    } else {
						if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__pipe_flush_dec) {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_trap 
							= 
							(1U 
							 & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q));
						}
					    }
					}
				    }
				}
			    }
			}
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns 
			    = ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__pipe_flush_dec)
			        ? ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_req)
				    ? 0xdU : 3U) : 
			       ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_req)
				 ? 0xcU : 5U));
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__halt_id = 1U;
			if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_valid) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 0xbU;
			}
		    }
		} else {
		    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__halt_id = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns 
			    = ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_ready)
			        ? 8U : ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_req)
					 ? 0xeU : 9U));
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__perf_pipeline_stall 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_load_event_id;
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__halt_id = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__perf_pipeline_stall 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_load_event_id;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns 
			    = (((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__exc_ctrl_cs)) 
				& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__irq_enable_int))
			        ? 6U : 5U);
		    }
		}
	    }
	} else {
	    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
		if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
		    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_set = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id = 4U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__exc_pc_mux_id = 3U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__exc_cause 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__irq_id_q;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_irq_sec 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__irq_sec_q;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_save_cause = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_cause 
			    = (0x20U | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__irq_id_q));
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_save_if = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__trap_addr_mux 
			    = ((~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__irq_sec_q)) 
			       & (0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__priv_lvl_q)));
			vlSymsp->TOP__top.irq_ack_o = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__exc_ack = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 5U;
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_set = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id = 4U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__exc_pc_mux_id = 3U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__exc_cause 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__irq_id_q;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_irq_sec 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__irq_sec_q;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_save_cause = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_cause 
			    = (0x20U | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__irq_id_q));
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_save_id = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__trap_addr_mux 
			    = ((~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__irq_sec_q)) 
			       & (0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__priv_lvl_q)));
			vlSymsp->TOP__top.irq_ack_o = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__exc_ack = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 5U;
		    }
		} else {
		    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
			if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__branch_taken_ex) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id = 3U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_set = 1U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_trap 
				= (1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q));
			    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_req) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 0xcU;
			    }
			} else {
			    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_valid_id) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 1U;
				if (((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__exc_ctrl_cs)) 
				     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__irq_enable_int))) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__halt_id = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 8U;
				} else {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__exc_kill 
					= (1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__exc_ctrl_cs));
				    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__jump_in_dec) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id = 2U;
					if ((1U & (
						   (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jr_stall)) 
						   & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__jump_done_q))))) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_set = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__jump_done = 1U;
					}
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_trap 
					    = (1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q));
				    } else {
					if (((((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mret_insn_dec) 
						 | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__uret_insn_dec)) 
						| (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__ecall_insn_dec)) 
					       | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__pipe_flush_dec)) 
					      | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__ebrk_insn)) 
					     | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec))) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__halt_id = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 0xaU;
					} else {
					    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__csr_status) {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns 
						    = 
						    ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_ready)
						      ? 0xaU
						      : 5U);
					    } else {
						if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_load_event_id) {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns 
							= 
							((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_ready)
							  ? 9U
							  : 5U);
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_trap 
							= 
							(1U 
							 & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q));
						} else {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_trap 
							= 
							(1U 
							 & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q));
						}
					    }
					}
				    }
				    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_req) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
					if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_ready) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns 
						= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__branch_in_id)
						    ? 0x10U
						    : 
						   (((((((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mret_insn_dec) 
							   | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__uret_insn_dec)) 
							  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__ecall_insn_dec)) 
							 | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__pipe_flush_dec)) 
							| (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__ebrk_insn)) 
						       | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec)) 
						      | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__csr_status)) 
						     | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__instr_multicycle))
						     ? 0xaU
						     : 0xcU));
					}
				    }
				}
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__perf_pipeline_stall 
				    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_load_event_id;
			    }
			}
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__core_ctrl_firstfetch = 1U;
			if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_ready) 
			     & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_stall)))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 5U;
			}
			if (((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__exc_ctrl_cs)) 
			     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__irq_enable_int))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 7U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__halt_id = 1U;
			}
		    }
		}
	    } else {
		if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
		    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ctrl_busy = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_req_int = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__halt_id = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 2U;
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ctrl_busy = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_req_int = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__halt_id = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_trap 
			    = (1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q));
			if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_req) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 0xdU;
			} else {
			    if (vlTOPp->irq_i) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 4U;
			    }
			}
		    }
		} else {
		    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_req_int = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_set = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__boot_done = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 4U;
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_req_int = 0U;
			if (vlTOPp->fetch_enable_i) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 1U;
			} else {
			    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_req) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 0xcU;
			    }
			}
		    }
		}
	    }
	}
    }
    // ALWAYS at ../rtl/riscv_debug_unit.sv:367
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__stall_ns 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__stall_cs;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_req = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_stall = 0U;
    vlSymsp->TOP__top.debug_halted_o = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_cause_n 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_cause_q;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_ssth_n 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_ssth_q;
    if ((0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__stall_cs))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_ssth_n = 0U;
	if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_halt) 
	     | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_trap))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_req = 1U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__stall_ns = 1U;
	    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_trap) {
		if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_ssth_n = 1U;
		}
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_cause_n 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__exc_cause;
	    } else {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_cause_n = 0x1fU;
	    }
	}
    } else {
	if ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__stall_cs))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_req = 1U;
	    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_ack) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__stall_ns = 2U;
	    }
	    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_resume) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__stall_ns = 0U;
	    }
	} else {
	    if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__stall_cs))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_stall = 1U;
		vlSymsp->TOP__top.debug_halted_o = 1U;
		if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_resume) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__stall_ns = 0U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_stall = 0U;
		}
	    }
	}
    }
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__ssth_clear) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_ssth_n = 0U;
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in 
	= ((0x7ffU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in)) 
	   | ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__perf_pipeline_stall) 
	      << 0xbU));
    vlSymsp->TOP__top.core_busy_o = ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__core_ctrl_firstfetch) 
				     | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__core_busy_q));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__clear_instr_valid 
	= (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_ready) 
	    | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__halt_id)) 
	   | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__branch_taken_ex));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_valid 
	= ((~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__halt_id)) 
	   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_ready));
    // ALWAYS at ../rtl/riscv_debug_unit.sv:436
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__pc_tracking_fsm_ns 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__pc_tracking_fsm_cs;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__ppc_int 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_id;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__npc_int 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q;
    if ((0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__pc_tracking_fsm_cs))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__ppc_int 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_id;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__npc_int 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q;
    } else {
	if ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__pc_tracking_fsm_cs))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__ppc_int 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_ex;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__npc_int 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q;
	} else {
	    if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__pc_tracking_fsm_cs))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__ppc_int 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_ex;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__npc_int 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_id;
		if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__jump_req_q) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__pc_tracking_fsm_ns = 1U;
		}
	    } else {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__pc_tracking_fsm_ns = 0U;
	    }
	}
    }
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_ack) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__pc_tracking_fsm_ns = 0U;
	if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__branch_in_ex) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__pc_tracking_fsm_ns 
		= ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result))
		    ? 1U : 2U);
	} else {
	    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_load_event_ex) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__pc_tracking_fsm_ns 
		    = ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_valid_id)
		        ? 2U : 1U);
	    }
	}
    }
    // ALWAYS at ../rtl/riscv_if_stage.sv:126
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__exc_pc = 0U;
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__trap_addr_mux) {
	if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__trap_addr_mux) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__trap_base_addr 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__utvec_q;
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__trap_base_addr = 0U;
    }
    if ((0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__exc_pc_mux_id))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__exc_pc 
	    = (0x84U | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__trap_base_addr 
			<< 8U));
    } else {
	if ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__exc_pc_mux_id))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__exc_pc 
		= (0x88U | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__trap_base_addr 
			    << 8U));
	} else {
	    if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__exc_pc_mux_id))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__exc_pc 
		    = ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__trap_base_addr 
			<< 8U) | (0x7cU & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__exc_cause) 
					   << 2U)));
	    }
	}
    }
    // ALWAYS at ../rtl/riscv_cs_registers.sv:498
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__fflags_n 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__fflags_q;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__frm_n 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__frm_q;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__fprec_n 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__fprec_q;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__epc 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mepc_q;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mepc_n 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mepc_q;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_n 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_q;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mcause_n 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mcause_q;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_hwlp_we = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_hwlp_regid = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__exception_pc 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_id;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__priv_lvl_n 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__priv_lvl_q;
    if (((((((((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr)) 
	       | (2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) 
	      | (3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) 
	     | (6U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) 
	    | (0x300U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) 
	   | (0x341U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) 
	  | (0x342U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) 
	 | (0x7b0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr)))) {
	if ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) {
	    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_we_int) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__fflags_n = 0U;
	    }
	} else {
	    if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) {
		if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_we_int) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__frm_n = 0U;
		}
	    } else {
		if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) {
		    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_we_int) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__fflags_n = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__frm_n = 0U;
		    }
		} else {
		    if ((6U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) {
			if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_we_int) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__fprec_n = 0U;
			}
		    } else {
			if ((0x300U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) {
			    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_we_int) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_n 
				    = ((0x20U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_wdata_int 
						 << 5U)) 
				       | ((0x10U & 
					   (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_wdata_int 
					    << 1U)) 
					  | ((8U & 
					      (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_wdata_int 
					       >> 1U)) 
					     | ((4U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_wdata_int 
						    >> 5U)) 
						| (3U 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_wdata_int 
						      >> 0xbU))))));
			    }
			} else {
			    if ((0x341U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) {
				if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_we_int) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mepc_n 
					= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_wdata_int;
				}
			    } else {
				if ((0x342U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) {
				    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_we_int) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mcause_n 
					    = ((0x20U 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_wdata_int 
						   >> 0x1aU)) 
					       | (0x1fU 
						  & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_wdata_int));
				    }
				} else {
				    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_we_int) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_hwlp_we = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_hwlp_regid = 0U;
				    }
				}
			    }
			}
		    }
		}
	    }
	}
    } else {
	if ((0x7b1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) {
	    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_we_int) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_hwlp_we = 2U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_hwlp_regid = 0U;
	    }
	} else {
	    if ((0x7b2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) {
		if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_we_int) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_hwlp_we = 4U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_hwlp_regid = 0U;
		}
	    } else {
		if ((0x7b4U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) {
		    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_we_int) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_hwlp_we = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_hwlp_regid = 1U;
		    }
		} else {
		    if ((0x7b5U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) {
			if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_we_int) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_hwlp_we = 2U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_hwlp_regid = 1U;
			}
		    } else {
			if ((0x7b6U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) {
			    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_we_int) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_hwlp_we = 4U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_hwlp_regid = 1U;
			    }
			}
		    }
		}
	    }
	}
    }
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_save_cause) {
	if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_save_if) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__exception_pc 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q;
	} else {
	    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_save_id) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__exception_pc 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_id;
	    }
	}
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__priv_lvl_n = 3U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_n 
	    = ((0x3bU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_n)) 
	       | (4U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_q) 
			>> 2U)));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mepc_n 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__exception_pc;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mcause_n 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_cause;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_n 
	    = (0x2fU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_n));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_n 
	    = (3U | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_n));
    } else {
	if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_restore_mret_id) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_n 
		= ((0x2fU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_n)) 
		   | (0x10U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_q) 
			       << 2U)));
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__priv_lvl_n = 3U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__epc 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mepc_q;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_n 
		= (4U | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_n));
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_n 
		= (3U | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_n));
	}
    }
    // ALWAYS at ../rtl/riscv_if_stage.sv:242
    vlSymsp->TOP__top.__Vtableidx9 = (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_set) 
				       << 4U) | (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__if_valid) 
						  << 3U) 
						 | (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_valid) 
						     << 2U) 
						    | (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_req_int) 
							<< 1U) 
						       | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_cs)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns 
	= vlSymsp->TOP__top.__Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns
	[vlSymsp->TOP__top.__Vtableidx9];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready 
	= vlSymsp->TOP__top.__Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready
	[vlSymsp->TOP__top.__Vtableidx9];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req 
	= vlSymsp->TOP__top.__Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req
	[vlSymsp->TOP__top.__Vtableidx9];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__valid 
	= vlSymsp->TOP__top.__Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid
	[vlSymsp->TOP__top.__Vtableidx9];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_valid 
	= (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_valid_id) 
	    & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__clear_instr_valid)) 
	   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_hwlp_id));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in 
	= ((0xffdU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in)) 
	   | (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_valid) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding)) 
	      << 1U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in 
	= ((0xbffU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in)) 
	   | ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_valid) 
		& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_compressed_id)) 
	      << 0xaU));
    // ALWAYS at ../rtl/riscv_debug_unit.sv:290
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata = 0U;
    if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__rdata_sel_q))) {
	if ((0x40U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q))) {
	    if ((0x20U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q))) {
		if ((0x10U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q))) {
		    if ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q))) {
			if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q) 
				      >> 2U)))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata = 0U;
			}
		    } else {
			if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q) 
				      >> 2U)))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata = 0U;
			}
		    }
		} else {
		    if ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q))) {
			if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q) 
				      >> 2U)))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata = 0U;
			}
		    } else {
			if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q) 
				      >> 2U)))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata = 0U;
			}
		    }
		}
	    } else {
		if ((0x10U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q))) {
		    if ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q))) {
			if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q) 
				      >> 2U)))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata = 0U;
			}
		    } else {
			if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q) 
				      >> 2U)))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata = 0U;
			}
		    }
		} else {
		    if ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q))) {
			if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q) 
				      >> 2U)))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata = 0U;
			}
		    } else {
			if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q) 
				      >> 2U)))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata = 0U;
			}
		    }
		}
	    }
	} else {
	    if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q) 
			  >> 5U)))) {
		if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q) 
			      >> 4U)))) {
		    if ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q))) {
			if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata 
				= ((0x80000000U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_cause_q) 
						   << 0x1aU)) 
				   | (0x1fU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_cause_q)));
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata 
				= (0xffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata);
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata 
				= (0xffff0fffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata);
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata 
				= ((0xfffff7ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata) 
				   | (0x800U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q) 
						<< 7U)));
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata 
				= (0xfffff8ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata);
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata 
				= ((0xffffff7fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata) 
				   | (0x80U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q) 
					       << 5U)));
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata 
				= (0xffffffbfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata);
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata 
				= ((0xffffffdfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata) 
				   | (0x20U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q) 
					       << 3U)));
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata 
				= (0xffffffefU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata);
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata 
				= ((0xfffffff7U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata) 
				   | (8U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q) 
					    << 2U)));
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata 
				= ((0xfffffffbU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata) 
				   | (4U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q) 
					    >> 1U)));
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata 
				= (0xfffffffcU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata);
			}
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata 
			    = ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q))
			        ? ((0x10000U & ((~ (IData)(vlSymsp->TOP__top.core_busy_o)) 
						<< 0x10U)) 
				   | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_ssth_q))
			        : (((IData)(vlSymsp->TOP__top.debug_halted_o) 
				    << 0x10U) | (1U 
						 & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q))));
		    }
		}
	    }
	}
    } else {
	if ((4U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__rdata_sel_q))) {
	    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q))) {
		if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata 
			= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__ppc_int;
		}
	    } else {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__npc_int;
	    }
	}
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_we 
	= ((0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_we_int))
	    ? (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_we_int)
	    : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_hwlp_we));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regid 
	= (1U & ((0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_we_int))
		  ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
		     >> 7U) : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_hwlp_regid)));
    // ALWAYS at ../rtl/riscv_if_stage.sv:145
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_addr_n = 0U;
    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id))) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id))) {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_addr_n 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__wdata_q;
	    }
	} else {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_addr_n 
		= ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id))
		    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__epc
		    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__exc_pc);
	}
    } else {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_addr_n 
		= ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id))
		    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_c_ex
		    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_target);
	} else {
	    if ((1U & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id)))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_addr_n = 0x80U;
	    }
	}
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__if_valid 
	= ((~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if)) 
	   & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__valid) 
	      & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_ready)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_valid 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__valid) 
	   & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_is_hwlp 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_hwlp_q) 
	   & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in 
	= ((0xfefU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in)) 
	   | (0x10U & ((((~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_valid)) 
			 | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req)) 
			& (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_set))) 
		       << 4U)));
    // ALWAYS at ../rtl/riscv_prefetch_L0_buffer.sv:172
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_int 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q;
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_int 
	    = ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q)
	        ? ((3U != (3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata 
				 >> 0x10U))) ? (0xfffffffcU 
						& ((IData)(4U) 
						   + 
						   (0xfffffffcU 
						    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q)))
		    : (2U | (0xfffffffcU & ((IData)(4U) 
					    + (0xfffffffcU 
					       & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q)))))
	        : ((3U != (3U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata))
		    ? (2U | (0xfffffffcU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q))
		    : (0xfffffffcU & ((IData)(4U) + 
				      (0xfffffffcU 
				       & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q)))));
    }
    // ALWAYS at ../rtl/riscv_debug_unit.sv:340
    vlSymsp->TOP__top.debug_rdata_o = 0U;
    if ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__rdata_sel_q))) {
	vlSymsp->TOP__top.debug_rdata_o = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_rdata;
    } else {
	if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__rdata_sel_q))) {
	    vlSymsp->TOP__top.debug_rdata_o = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_data_rc_id;
	} else {
	    if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__rdata_sel_q))) {
		vlSymsp->TOP__top.debug_rdata_o = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata;
	    } else {
		if ((4U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__rdata_sel_q))) {
		    vlSymsp->TOP__top.debug_rdata_o 
			= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata;
		}
	    }
	}
    }
    // ALWAYS at ../rtl/riscv_prefetch_L0_buffer.sv:204
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_fetch = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_hwlp = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_hwlp_int = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__use_last = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__use_hwlp = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__save_rdata_last = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__save_rdata_hwlp = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__valid = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_n 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_int;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_hwlp_n 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_hwlp_q;
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_hwlp_n = 0U;
    }
    if (((((((((0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS)) 
	       | (1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) 
	      | (6U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) 
	     | (7U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) 
	    | (8U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) 
	   | (9U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) 
	  | (0xaU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) 
	 | (0xbU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS)))) {
	if ((0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) {
	    if ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__valid = 0U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_fetch 
		    = (3U == (3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q 
				    >> 2U)));
		if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready) {
		    if ((0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_n 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 2U;
		    } else {
			if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_valid) {
			    if (vlSymsp->TOP__top.__PVT__instr_req) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__save_rdata_last = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 0xcU;
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 0xaU;
			    }
			} else {
			    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_is_crossword) {
				if (vlSymsp->TOP__top.__PVT__instr_req) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__save_rdata_last = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 9U;
				} else {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 8U;
				}
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS 
				    = ((IData)(vlSymsp->TOP__top.__PVT__instr_req)
				        ? 7U : 6U);
			    }
			}
		    }
		} else {
		    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__fetch_valid) {
			if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_crossword) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__save_rdata_last = 1U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS 
				= ((IData)(vlSymsp->TOP__top.__PVT__instr_req)
				    ? 9U : 8U);
			} else {
			    if (vlSymsp->TOP__top.__PVT__instr_req) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__save_rdata_last = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 0xcU;
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 0xaU;
			    }
			}
		    }
		}
		if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__fetch_valid) 
		     & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_crossword)))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__valid = 1U;
		}
	    } else {
		if ((6U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_fetch = 1U;
		    if (vlSymsp->TOP__top.__PVT__instr_req) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 7U;
		    }
		} else {
		    if ((7U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__valid 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__fetch_valid;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_hwlp 
			    = (0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr));
			if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__fetch_valid) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 0xaU;
			}
		    } else {
			if ((8U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_fetch = 1U;
			    if (vlSymsp->TOP__top.__PVT__instr_req) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__save_rdata_last = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 9U;
			    }
			} else {
			    if ((9U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__valid 
				    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__fetch_valid;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__use_last = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_hwlp 
				    = (0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr));
				if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__fetch_valid) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS 
					= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready)
					    ? 0xaU : 0xbU);
				}
			    } else {
				if ((0xaU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__valid = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_fetch 
					= (3U == (3U 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q 
						     >> 2U)));
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_hwlp 
					= (0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr));
				    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready) {
					if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_is_crossword) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_fetch = 1U;
					    if (vlSymsp->TOP__top.__PVT__instr_req) {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__save_rdata_last = 1U;
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 9U;
					    } else {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 8U;
					    }
					} else {
					    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_valid) {
						if (vlSymsp->TOP__top.__PVT__instr_req) {
						    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_upper_compressed) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__save_rdata_last = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 0xcU;
						    }
						}
					    } else {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS 
						    = 
						    ((IData)(vlSymsp->TOP__top.__PVT__instr_req)
						      ? 7U
						      : 6U);
					    }
					}
				    } else {
					if (vlSymsp->TOP__top.__PVT__instr_req) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__save_rdata_last = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 0xcU;
					}
				    }
				} else {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__valid = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__use_last = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_hwlp 
					= (0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr));
				    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 0xaU;
				    }
				}
			    }
			}
		    }
		}
	    }
	}
    } else {
	if ((0xcU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__valid = 1U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__use_last = 1U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_hwlp 
		= (0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr));
	    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS 
		    = ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__fetch_valid)
		        ? ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_is_crossword)
			    ? 0xbU : ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_upper_compressed)
				       ? 0xdU : 0xaU))
		        : ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_is_crossword)
			    ? 9U : ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_upper_compressed)
				     ? 0xcU : 7U)));
	    } else {
		if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__fetch_valid) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 0xdU;
		}
	    }
	} else {
	    if ((0xdU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__valid = 1U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__use_last = 1U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_hwlp 
		    = (0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr));
		if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS 
			= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_is_crossword)
			    ? 0xbU : ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_upper_compressed)
				       ? 0xdU : 0xaU));
		}
	    } else {
		if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_hwlp_int = 1U;
		    if (vlSymsp->TOP__top.__PVT__instr_req) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_hwlp_n = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_n 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_target;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 1U;
		    }
		} else {
		    if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__valid = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__use_hwlp = 1U;
			if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_n 
				= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_target;
			    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__fetch_valid) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_hwlp_n = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS 
				    = ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__hwlp_is_crossword)
				        ? 8U : 0xaU);
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 4U;
			    }
			} else {
			    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__fetch_valid) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 5U;
			    }
			}
		    } else {
			if ((4U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__use_hwlp = 1U;
			    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__fetch_valid) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_hwlp_n = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS 
				    = (((7U == (7U 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__addr_q 
						   >> 1U))) 
					& (3U == (3U 
						  & (vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellout__L0_buffer_i__rdata_o[3U] 
						     >> 0x10U))))
				        ? 8U : 0xaU);
			    }
			} else {
			    if ((5U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__valid = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__use_hwlp = 1U;
				if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_hwlp_n = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_n 
					= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_target;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS 
					= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__hwlp_is_crossword)
					    ? 8U : 0xaU);
				}
			    }
			}
		    }
		}
	    }
	}
    }
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_hwlp_n = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_n 
	    = (0xfffffffeU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_addr_n);
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 1U;
    } else {
	if ((0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr))) {
	    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_hwlp) {
		if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready) {
		    if (vlSymsp->TOP__top.__PVT__instr_req) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_hwlp_n = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_n 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_target;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 1U;
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_n 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 2U;
		    }
		} else {
		    if (vlSymsp->TOP__top.__PVT__instr_req) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__save_rdata_hwlp = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 3U;
		    }
		}
	    }
	}
    }
    vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellinp__L0_buffer_i__hwlp_i 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_hwlp) 
	   | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_hwlp_int));
}

void Vtop_top::_settle__TOP__top__2(Vtop__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+      Vtop_top::_settle__TOP__top__2\n"); );
    Vtop* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ../rtl/riscv_load_store_unit.sv:420
    vlSymsp->TOP__top.__Vtableidx12 = (((IData)(vlSymsp->TOP__top__ram_i.__PVT__data_gnt_o) 
					<< 5U) | (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_req_ex) 
						   << 4U) 
						  | (((IData)(vlSymsp->TOP__top__ram_i.__PVT__data_rvalid_o) 
						      << 3U) 
						     | (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_valid) 
							 << 2U) 
							| (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__CS)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS 
	= vlSymsp->TOP__top.__Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS
	[vlSymsp->TOP__top.__Vtableidx12];
    vlSymsp->TOP__top.__PVT__data_req = vlSymsp->TOP__top.__Vtable12___PVT__data_req
	[vlSymsp->TOP__top.__Vtableidx12];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_ready_ex 
	= vlSymsp->TOP__top.__Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex
	[vlSymsp->TOP__top.__Vtableidx12];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_ready_wb 
	= vlSymsp->TOP__top.__Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb
	[vlSymsp->TOP__top.__Vtableidx12];
    // ALWAYS at ../rtl/riscv_L0_buffer.sv:58
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__NS 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__CS;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__valid = 0U;
    vlSymsp->TOP__top.__PVT__instr_req = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__instr_addr_int = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__fetch_valid = 0U;
    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__CS))) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__CS))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__NS = 0U;
	} else {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__CS))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__NS = 0U;
	    } else {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__instr_addr_int 
		    = ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req)
		        ? (0xfffffffeU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_addr_n)
		        : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__addr_q);
		if (vlSymsp->TOP__top__ram_i.__PVT__instr_rvalid_o) {
		    vlSymsp->TOP__top.__PVT__instr_req = 1U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__NS 
			= ((IData)(vlSymsp->TOP__top__ram_i.__PVT__instr_gnt_o)
			    ? 3U : 2U);
		}
	    }
	}
    } else {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__CS))) {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__CS))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__valid 
		    = vlSymsp->TOP__top__ram_i.__PVT__instr_rvalid_o;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__instr_addr_int 
		    = ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req)
		        ? (0xfffffffeU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_addr_n)
		        : ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellinp__L0_buffer_i__hwlp_i)
			    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_target
			    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_real_next));
		if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req) {
		    if (vlSymsp->TOP__top__ram_i.__PVT__instr_rvalid_o) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__fetch_valid = 1U;
			vlSymsp->TOP__top.__PVT__instr_req = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__NS 
			    = ((IData)(vlSymsp->TOP__top__ram_i.__PVT__instr_gnt_o)
			        ? 3U : 2U);
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__NS = 4U;
		    }
		} else {
		    if (vlSymsp->TOP__top__ram_i.__PVT__instr_rvalid_o) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__fetch_valid = 1U;
			if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_fetch) 
			     | (IData)(vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellinp__L0_buffer_i__hwlp_i))) {
			    vlSymsp->TOP__top.__PVT__instr_req = 1U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__NS 
				= ((IData)(vlSymsp->TOP__top__ram_i.__PVT__instr_gnt_o)
				    ? 3U : 2U);
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__NS = 1U;
			}
		    }
		}
	    } else {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__instr_addr_int 
		    = ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req)
		        ? (0xfffffffeU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_addr_n)
		        : ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellinp__L0_buffer_i__hwlp_i)
			    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_target
			    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__addr_q));
		if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req) {
		    vlSymsp->TOP__top.__PVT__instr_req = 1U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__NS 
			= ((IData)(vlSymsp->TOP__top__ram_i.__PVT__instr_gnt_o)
			    ? 3U : 2U);
		} else {
		    vlSymsp->TOP__top.__PVT__instr_req = 1U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__NS 
			= ((IData)(vlSymsp->TOP__top__ram_i.__PVT__instr_gnt_o)
			    ? 3U : 2U);
		}
	    }
	} else {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__CS))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__valid = 1U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__instr_addr_int 
		    = ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req)
		        ? (0xfffffffeU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_addr_n)
		        : ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellinp__L0_buffer_i__hwlp_i)
			    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_target
			    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_real_next));
		if ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req) 
		      | (IData)(vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellinp__L0_buffer_i__hwlp_i)) 
		     | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_fetch))) {
		    vlSymsp->TOP__top.__PVT__instr_req = 1U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__NS 
			= ((IData)(vlSymsp->TOP__top__ram_i.__PVT__instr_gnt_o)
			    ? 3U : 2U);
		}
	    } else {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__instr_addr_int 
		    = ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req)
		        ? (0xfffffffeU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_addr_n)
		        : ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellinp__L0_buffer_i__hwlp_i)
			    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_target
			    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_real_next));
		if ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req) 
		      | (IData)(vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellinp__L0_buffer_i__hwlp_i)) 
		     | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_fetch))) {
		    vlSymsp->TOP__top.__PVT__instr_req = 1U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__NS 
			= ((IData)(vlSymsp->TOP__top__ram_i.__PVT__instr_gnt_o)
			    ? 3U : 2U);
		}
	    }
	}
    }
}

VL_INLINE_OPT void Vtop_top::_sequent__TOP__top__3(Vtop__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+      Vtop_top::_sequent__TOP__top__3\n"); );
    Vtop* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VL_SIG8(__Vdly__u0__DOT__clk_,0,0);
    VL_SIG8(__Vdly__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__boot_done_q,0,0);
    VL_SIG8(__Vdly__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__exc_ctrl_cs,1,0);
    VL_SIG16(__Vdly__u0__DOT__divider0__DOT__cnt,15,0);
    // Body
    __Vdly__u0__DOT__divider0__DOT__cnt = vlSymsp->TOP__top.__PVT__u0__DOT__divider0__DOT__cnt;
    __Vdly__u0__DOT__clk_ = vlSymsp->TOP__top.__PVT__u0__DOT__clk_;
    __Vdly__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__exc_ctrl_cs 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__exc_ctrl_cs;
    __Vdly__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__boot_done_q 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__boot_done_q;
    vlSymsp->TOP__top.__Vdly__riscv_core_i__DOT__csr_access_ex 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_access_ex;
    vlSymsp->TOP__top.__Vdly__riscv_core_i__DOT__useincr_addr_ex 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__useincr_addr_ex;
    vlSymsp->TOP__top.__Vdlyvset__riscv_core_i__DOT____Vcellout__id_stage_i__apu_operands_ex_o__v0 = 0U;
    vlSymsp->TOP__top.__Vdlyvset__riscv_core_i__DOT____Vcellout__id_stage_i__apu_operands_ex_o__v1 = 0U;
    // ALWAYS at ../rtl/register_file_test_wrap.sv:114
    if (vlTOPp->rstn_i) {
	if (((~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__CSN_T)) 
	     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__WEN_T))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__TestReadAddr_Q 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__A_T;
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__TestReadAddr_Q = 0U;
    }
    // ALWAYS at ../rtl/riscv_str_ops.sv:33
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_CS 
	= ((IData)(vlTOPp->rstn_i) ? (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_NS)
	    : 0U);
    // ALWAYS at ../rtl/include/riscv_mac_ops.sv:116
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_cs 
	= ((IData)(vlTOPp->rstn_i) ? (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_ns)
	    : 0U);
    // ALWAYS at ../rtl/include/riscv_mac_ops.sv:162
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_cs 
	= ((IData)(vlTOPp->rstn_i) ? (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_ns)
	    : 0U);
    // ALWAYS at ../rtl/riscv_debug_unit.sv:420
    if (vlTOPp->rstn_i) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__stall_cs 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__stall_ns;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_cause_q 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_cause_n;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_ssth_q 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_ssth_n;
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__stall_cs = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_cause_q = 0x1fU;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_ssth_q = 0U;
    }
    // ALWAYS at ../rtl/include/riscv_mac_ops.sv:354
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__wb23_cs 
	= ((IData)(vlTOPp->rstn_i) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__wb23_ns));
    // ALWAYS at ../rtl/include/divider.v:12
    if (vlTOPp->rstn_i) {
	if ((0x3e8U == (IData)(vlSymsp->TOP__top.__PVT__u0__DOT__divider0__DOT__cnt))) {
	    __Vdly__u0__DOT__clk_ = (1U & (~ (IData)(vlSymsp->TOP__top.__PVT__u0__DOT__clk_)));
	    __Vdly__u0__DOT__divider0__DOT__cnt = 0U;
	} else {
	    __Vdly__u0__DOT__divider0__DOT__cnt = (0xffffU 
						   & ((IData)(1U) 
						      + (IData)(vlSymsp->TOP__top.__PVT__u0__DOT__divider0__DOT__cnt)));
	}
    } else {
	__Vdly__u0__DOT__clk_ = 0U;
	__Vdly__u0__DOT__divider0__DOT__cnt = 0U;
    }
    // ALWAYS at ../rtl/riscv_if_stage.sv:232
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_cs 
	= (1U & ((~ (IData)(vlTOPp->rstn_i)) | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns)));
    // ALWAYS at ../rtl/riscv_int_controller.sv:69
    if (vlTOPp->rstn_i) {
	if ((0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__exc_ctrl_cs))) {
	    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__m_irq_enable) 
		 & (IData)(vlTOPp->irq_i))) {
		__Vdly__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__exc_ctrl_cs = 1U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__irq_id_q 
		    = vlTOPp->irq_id_i;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__irq_sec_q = 0U;
	    }
	} else {
	    if ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__exc_ctrl_cs))) {
		__Vdly__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__exc_ctrl_cs 
		    = ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__exc_ack)
		        ? 2U : ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__exc_kill)
				 ? 0U : 1U));
	    } else {
		if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__exc_ctrl_cs))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__irq_sec_q = 0U;
		    __Vdly__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__exc_ctrl_cs = 0U;
		}
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__irq_id_q = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__irq_sec_q = 0U;
	__Vdly__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__exc_ctrl_cs = 0U;
    }
    // ALWAYS at ../rtl/riscv_controller.sv:820
    if (vlTOPp->rstn_i) {
	__Vdly__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__boot_done_q 
	    = ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__boot_done) 
	       | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__boot_done_q));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__jump_done_q 
	    = ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__jump_done) 
	       & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_ready)));
    } else {
	__Vdly__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__boot_done_q = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__jump_done_q = 0U;
    }
    // ALWAYS at ../rtl/include/riscv_mac_ops.sv:216
    if (vlTOPp->rstn_i) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_active_d 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_active;
    }
    // ALWAYS at ../rtl/include/riscv_mac_ops.sv:228
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_cs 
	= ((IData)(vlTOPp->rstn_i) ? (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_ns)
	    : 0U);
    // ALWAYS at ../rtl/riscv_hwloop_regs.sv:69
    if (vlTOPp->rstn_i) {
	if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_we))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_start_q 
		= (((~ (VL_ULL(0xffffffff) << (0x3fU 
					       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regid) 
						  << 5U)))) 
		    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_start_q) 
		   | ((QData)((IData)(((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_we_int))
				        ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_start_int
				        : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_wdata_int))) 
		      << (0x3fU & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regid) 
				   << 5U))));
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_start_q = VL_ULL(0);
    }
    // ALWAYS at ../rtl/riscv_hwloop_regs.sv:85
    if (vlTOPp->rstn_i) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_we))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_end_q 
		= (((~ (VL_ULL(0xffffffff) << (0x3fU 
					       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regid) 
						  << 5U)))) 
		    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_end_q) 
		   | ((QData)((IData)(((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_we_int))
				        ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_target
				        : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_wdata_int))) 
		      << (0x3fU & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regid) 
				   << 5U))));
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_end_q = VL_ULL(0);
    }
    // ALWAYS at ../rtl/include/riscv_mac_ops.sv:216
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__enable_i_d 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en;
    // ALWAYS at ../rtl/riscv_hwloop_regs.sv:106
    if (vlTOPp->rstn_i) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__i = 2U;
	if ((1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_we) 
		    >> 2U) & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regid))))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_q 
		= ((VL_ULL(0xffffffff00000000) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_q) 
		   | (IData)((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_cnt)));
	} else {
	    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__hwlp_dec_cnt_id) 
		 & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_valid))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_q 
		    = ((VL_ULL(0xffffffff00000000) 
			& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_q) 
		       | (IData)((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_n)));
	    }
	}
	if ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_we) 
	      >> 2U) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regid))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_q 
		= ((VL_ULL(0xffffffff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_q) 
		   | ((QData)((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_cnt)) 
		      << 0x20U));
	} else {
	    if ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__hwlp_dec_cnt_id) 
		  >> 1U) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_valid))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_q 
		    = ((VL_ULL(0xffffffff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_q) 
		       | ((QData)((IData)((IData)((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_n 
						   >> 0x20U)))) 
			  << 0x20U));
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_q = VL_ULL(0);
    }
    // ALWAYS at ../rtl/riscv_register_file.sv:150
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0U] = 0U;
    // ALWAYS at ../rtl/riscv_register_file.sv:164
    if (vlTOPp->rstn_i) {
	if ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[1U] 
		= vlSymsp->TOP__top.riscv_core_i__DOT__id_stage_i__DOT____Vcellinp__registers_i__wdata_b_i;
	} else {
	    if ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[1U] 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[1U] = 0U;
    }
    // ALWAYS at ../rtl/riscv_register_file.sv:164
    if (vlTOPp->rstn_i) {
	if ((4U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[2U] 
		= vlSymsp->TOP__top.riscv_core_i__DOT__id_stage_i__DOT____Vcellinp__registers_i__wdata_b_i;
	} else {
	    if ((4U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[2U] 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[2U] = 0U;
    }
    // ALWAYS at ../rtl/riscv_register_file.sv:164
    if (vlTOPp->rstn_i) {
	if ((8U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[3U] 
		= vlSymsp->TOP__top.riscv_core_i__DOT__id_stage_i__DOT____Vcellinp__registers_i__wdata_b_i;
	} else {
	    if ((8U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[3U] 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[3U] = 0U;
    }
    // ALWAYS at ../rtl/riscv_register_file.sv:164
    if (vlTOPp->rstn_i) {
	if ((0x10U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[4U] 
		= vlSymsp->TOP__top.riscv_core_i__DOT__id_stage_i__DOT____Vcellinp__registers_i__wdata_b_i;
	} else {
	    if ((0x10U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[4U] 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[4U] = 0U;
    }
    // ALWAYS at ../rtl/riscv_register_file.sv:164
    if (vlTOPp->rstn_i) {
	if ((0x20U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[5U] 
		= vlSymsp->TOP__top.riscv_core_i__DOT__id_stage_i__DOT____Vcellinp__registers_i__wdata_b_i;
	} else {
	    if ((0x20U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[5U] 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[5U] = 0U;
    }
    // ALWAYS at ../rtl/riscv_register_file.sv:164
    if (vlTOPp->rstn_i) {
	if ((0x40U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[6U] 
		= vlSymsp->TOP__top.riscv_core_i__DOT__id_stage_i__DOT____Vcellinp__registers_i__wdata_b_i;
	} else {
	    if ((0x40U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[6U] 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[6U] = 0U;
    }
    // ALWAYS at ../rtl/riscv_register_file.sv:164
    if (vlTOPp->rstn_i) {
	if ((0x80U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[7U] 
		= vlSymsp->TOP__top.riscv_core_i__DOT__id_stage_i__DOT____Vcellinp__registers_i__wdata_b_i;
	} else {
	    if ((0x80U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[7U] 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[7U] = 0U;
    }
    // ALWAYS at ../rtl/riscv_register_file.sv:164
    if (vlTOPp->rstn_i) {
	if ((0x100U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[8U] 
		= vlSymsp->TOP__top.riscv_core_i__DOT__id_stage_i__DOT____Vcellinp__registers_i__wdata_b_i;
	} else {
	    if ((0x100U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[8U] 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[8U] = 0U;
    }
    // ALWAYS at ../rtl/riscv_register_file.sv:164
    if (vlTOPp->rstn_i) {
	if ((0x200U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[9U] 
		= vlSymsp->TOP__top.riscv_core_i__DOT__id_stage_i__DOT____Vcellinp__registers_i__wdata_b_i;
	} else {
	    if ((0x200U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[9U] 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[9U] = 0U;
    }
    // ALWAYS at ../rtl/riscv_register_file.sv:164
    if (vlTOPp->rstn_i) {
	if ((0x400U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0xaU] 
		= vlSymsp->TOP__top.riscv_core_i__DOT__id_stage_i__DOT____Vcellinp__registers_i__wdata_b_i;
	} else {
	    if ((0x400U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0xaU] 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0xaU] = 0U;
    }
    // ALWAYS at ../rtl/riscv_register_file.sv:164
    if (vlTOPp->rstn_i) {
	if ((0x800U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0xbU] 
		= vlSymsp->TOP__top.riscv_core_i__DOT__id_stage_i__DOT____Vcellinp__registers_i__wdata_b_i;
	} else {
	    if ((0x800U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0xbU] 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0xbU] = 0U;
    }
    // ALWAYS at ../rtl/riscv_register_file.sv:164
    if (vlTOPp->rstn_i) {
	if ((0x1000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0xcU] 
		= vlSymsp->TOP__top.riscv_core_i__DOT__id_stage_i__DOT____Vcellinp__registers_i__wdata_b_i;
	} else {
	    if ((0x1000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0xcU] 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0xcU] = 0U;
    }
    // ALWAYS at ../rtl/riscv_register_file.sv:164
    if (vlTOPp->rstn_i) {
	if ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0xdU] 
		= vlSymsp->TOP__top.riscv_core_i__DOT__id_stage_i__DOT____Vcellinp__registers_i__wdata_b_i;
	} else {
	    if ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0xdU] 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0xdU] = 0U;
    }
    // ALWAYS at ../rtl/riscv_register_file.sv:164
    if (vlTOPp->rstn_i) {
	if ((0x4000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0xeU] 
		= vlSymsp->TOP__top.riscv_core_i__DOT__id_stage_i__DOT____Vcellinp__registers_i__wdata_b_i;
	} else {
	    if ((0x4000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0xeU] 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0xeU] = 0U;
    }
    // ALWAYS at ../rtl/riscv_register_file.sv:164
    if (vlTOPp->rstn_i) {
	if ((0x8000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0xfU] 
		= vlSymsp->TOP__top.riscv_core_i__DOT__id_stage_i__DOT____Vcellinp__registers_i__wdata_b_i;
	} else {
	    if ((0x8000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0xfU] 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0xfU] = 0U;
    }
    // ALWAYS at ../rtl/riscv_register_file.sv:164
    if (vlTOPp->rstn_i) {
	if ((0x10000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x10U] 
		= vlSymsp->TOP__top.riscv_core_i__DOT__id_stage_i__DOT____Vcellinp__registers_i__wdata_b_i;
	} else {
	    if ((0x10000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x10U] 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x10U] = 0U;
    }
    // ALWAYS at ../rtl/riscv_register_file.sv:164
    if (vlTOPp->rstn_i) {
	if ((0x20000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x11U] 
		= vlSymsp->TOP__top.riscv_core_i__DOT__id_stage_i__DOT____Vcellinp__registers_i__wdata_b_i;
	} else {
	    if ((0x20000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x11U] 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x11U] = 0U;
    }
    // ALWAYS at ../rtl/riscv_register_file.sv:164
    if (vlTOPp->rstn_i) {
	if ((0x40000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x12U] 
		= vlSymsp->TOP__top.riscv_core_i__DOT__id_stage_i__DOT____Vcellinp__registers_i__wdata_b_i;
	} else {
	    if ((0x40000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x12U] 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x12U] = 0U;
    }
    // ALWAYS at ../rtl/riscv_register_file.sv:164
    if (vlTOPp->rstn_i) {
	if ((0x80000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x13U] 
		= vlSymsp->TOP__top.riscv_core_i__DOT__id_stage_i__DOT____Vcellinp__registers_i__wdata_b_i;
	} else {
	    if ((0x80000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x13U] 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x13U] = 0U;
    }
    // ALWAYS at ../rtl/riscv_register_file.sv:164
    if (vlTOPp->rstn_i) {
	if ((0x100000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x14U] 
		= vlSymsp->TOP__top.riscv_core_i__DOT__id_stage_i__DOT____Vcellinp__registers_i__wdata_b_i;
	} else {
	    if ((0x100000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x14U] 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x14U] = 0U;
    }
    // ALWAYS at ../rtl/riscv_register_file.sv:164
    if (vlTOPp->rstn_i) {
	if ((0x200000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x15U] 
		= vlSymsp->TOP__top.riscv_core_i__DOT__id_stage_i__DOT____Vcellinp__registers_i__wdata_b_i;
	} else {
	    if ((0x200000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x15U] 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x15U] = 0U;
    }
    // ALWAYS at ../rtl/riscv_register_file.sv:164
    if (vlTOPp->rstn_i) {
	if ((0x400000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x16U] 
		= vlSymsp->TOP__top.riscv_core_i__DOT__id_stage_i__DOT____Vcellinp__registers_i__wdata_b_i;
	} else {
	    if ((0x400000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x16U] 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x16U] = 0U;
    }
    // ALWAYS at ../rtl/riscv_register_file.sv:164
    if (vlTOPp->rstn_i) {
	if ((0x800000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x17U] 
		= vlSymsp->TOP__top.riscv_core_i__DOT__id_stage_i__DOT____Vcellinp__registers_i__wdata_b_i;
	} else {
	    if ((0x800000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x17U] 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x17U] = 0U;
    }
    // ALWAYS at ../rtl/riscv_register_file.sv:164
    if (vlTOPp->rstn_i) {
	if ((0x1000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x18U] 
		= vlSymsp->TOP__top.riscv_core_i__DOT__id_stage_i__DOT____Vcellinp__registers_i__wdata_b_i;
	} else {
	    if ((0x1000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x18U] 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x18U] = 0U;
    }
    // ALWAYS at ../rtl/riscv_register_file.sv:164
    if (vlTOPp->rstn_i) {
	if ((0x2000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x19U] 
		= vlSymsp->TOP__top.riscv_core_i__DOT__id_stage_i__DOT____Vcellinp__registers_i__wdata_b_i;
	} else {
	    if ((0x2000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x19U] 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x19U] = 0U;
    }
    // ALWAYS at ../rtl/riscv_register_file.sv:164
    if (vlTOPp->rstn_i) {
	if ((0x4000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x1aU] 
		= vlSymsp->TOP__top.riscv_core_i__DOT__id_stage_i__DOT____Vcellinp__registers_i__wdata_b_i;
	} else {
	    if ((0x4000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x1aU] 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x1aU] = 0U;
    }
    // ALWAYS at ../rtl/riscv_register_file.sv:164
    if (vlTOPp->rstn_i) {
	if ((0x8000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x1bU] 
		= vlSymsp->TOP__top.riscv_core_i__DOT__id_stage_i__DOT____Vcellinp__registers_i__wdata_b_i;
	} else {
	    if ((0x8000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x1bU] 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x1bU] = 0U;
    }
    // ALWAYS at ../rtl/riscv_register_file.sv:164
    if (vlTOPp->rstn_i) {
	if ((0x10000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x1cU] 
		= vlSymsp->TOP__top.riscv_core_i__DOT__id_stage_i__DOT____Vcellinp__registers_i__wdata_b_i;
	} else {
	    if ((0x10000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x1cU] 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x1cU] = 0U;
    }
    // ALWAYS at ../rtl/riscv_register_file.sv:164
    if (vlTOPp->rstn_i) {
	if ((0x20000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x1dU] 
		= vlSymsp->TOP__top.riscv_core_i__DOT__id_stage_i__DOT____Vcellinp__registers_i__wdata_b_i;
	} else {
	    if ((0x20000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x1dU] 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x1dU] = 0U;
    }
    // ALWAYS at ../rtl/riscv_register_file.sv:164
    if (vlTOPp->rstn_i) {
	if ((0x40000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x1eU] 
		= vlSymsp->TOP__top.riscv_core_i__DOT__id_stage_i__DOT____Vcellinp__registers_i__wdata_b_i;
	} else {
	    if ((0x40000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x1eU] 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x1eU] = 0U;
    }
    // ALWAYS at ../rtl/riscv_register_file.sv:164
    if (vlTOPp->rstn_i) {
	if ((0x80000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x1fU] 
		= vlSymsp->TOP__top.riscv_core_i__DOT__id_stage_i__DOT____Vcellinp__registers_i__wdata_b_i;
	} else {
	    if ((0x80000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x1fU] 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[0x1fU] = 0U;
    }
    // ALWAYS at ../rtl/riscv_cs_registers.sv:628
    if (vlTOPp->rstn_i) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_q 
	    = (3U | (0x14U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_n)));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__priv_lvl_q = 3U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mepc_q 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mepc_n;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mcause_q 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mcause_n;
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__priv_lvl_q = 3U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_q = 3U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mepc_q = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mcause_q = 0U;
    }
    // ALWAYS at ../rtl/riscv_cs_registers.sv:838
    if (vlTOPp->rstn_i) {
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound7 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[0U];
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound8 
	    = (1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__unnamedblk3__DOT__i = 0xcU;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__id_valid_q 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_valid;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_n;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_n;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0U] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound7;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q 
	    = ((0xffeU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q)) 
	       | (IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound8));
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound7 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[1U];
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound8 
	    = (1U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc) 
		     >> 1U));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[1U] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound7;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q 
	    = ((0xffdU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q)) 
	       | ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound8) 
		  << 1U));
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound7 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[2U];
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound8 
	    = (1U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc) 
		     >> 2U));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[2U] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound7;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q 
	    = ((0xffbU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q)) 
	       | ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound8) 
		  << 2U));
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound7 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[3U];
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound8 
	    = (1U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc) 
		     >> 3U));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[3U] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound7;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q 
	    = ((0xff7U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q)) 
	       | ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound8) 
		  << 3U));
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound7 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[4U];
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound8 
	    = (1U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc) 
		     >> 4U));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[4U] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound7;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q 
	    = ((0xfefU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q)) 
	       | ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound8) 
		  << 4U));
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound7 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[5U];
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound8 
	    = (1U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc) 
		     >> 5U));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[5U] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound7;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q 
	    = ((0xfdfU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q)) 
	       | ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound8) 
		  << 5U));
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound7 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[6U];
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound8 
	    = (1U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc) 
		     >> 6U));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[6U] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound7;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q 
	    = ((0xfbfU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q)) 
	       | ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound8) 
		  << 6U));
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound7 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[7U];
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound8 
	    = (1U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc) 
		     >> 7U));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[7U] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound7;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q 
	    = ((0xf7fU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q)) 
	       | ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound8) 
		  << 7U));
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound7 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[8U];
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound8 
	    = (1U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc) 
		     >> 8U));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[8U] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound7;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q 
	    = ((0xeffU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q)) 
	       | ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound8) 
		  << 8U));
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound7 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[9U];
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound8 
	    = (1U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc) 
		     >> 9U));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[9U] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound7;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q 
	    = ((0xdffU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q)) 
	       | ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound8) 
		  << 9U));
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound7 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[0xaU];
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound8 
	    = (1U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc) 
		     >> 0xaU));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0xaU] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound7;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q 
	    = ((0xbffU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q)) 
	       | ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound8) 
		  << 0xaU));
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound7 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[0xbU];
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound8 
	    = (1U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc) 
		     >> 0xbU));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0xbU] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound7;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q 
	    = ((0x7ffU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q)) 
	       | ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound8) 
		  << 0xbU));
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__unnamedblk2__DOT__i = 0xcU;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__id_valid_q = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q = 3U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0U] = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q 
	    = (0xffeU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[1U] = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q 
	    = (0xffdU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[2U] = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q 
	    = (0xffbU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[3U] = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q 
	    = (0xff7U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[4U] = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q 
	    = (0xfefU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[5U] = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q 
	    = (0xfdfU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[6U] = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q 
	    = (0xfbfU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[7U] = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q 
	    = (0xf7fU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[8U] = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q 
	    = (0xeffU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[9U] = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q 
	    = (0xdffU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0xaU] = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q 
	    = (0xbffU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0xbU] = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q 
	    = (0x7ffU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q));
    }
    // ALWAYS at ../rtl/riscv_debug_unit.sv:488
    if (vlTOPp->rstn_i) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__pc_tracking_fsm_cs 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__pc_tracking_fsm_ns;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_n;
	if (vlTOPp->debug_req_i) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q 
		= vlTOPp->debug_addr_i;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__state_q 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__state_n;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__wdata_q 
		= vlTOPp->debug_wdata_i;
	}
	if (((IData)(vlTOPp->debug_req_i) | (IData)(vlSymsp->TOP__top.debug_rvalid_o))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_rreq_q 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_rreq_n;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_sel_q 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_sel_n;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__csr_req_q 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__csr_req_n;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__jump_req_q 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__jump_req_n;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__rdata_sel_q 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__rdata_sel_n;
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__pc_tracking_fsm_cs = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__wdata_q = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__state_q = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__rdata_sel_q = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_rreq_q = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_sel_q = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__csr_req_q = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__jump_req_q = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q = 0U;
    }
    // ALWAYS at ../rtl/riscv_alu_div.sv:190
    if (vlTOPp->rstn_i) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SP 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AReg_DP 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AReg_DN;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BReg_DP 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BReg_DN;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DN;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__Cnt_DP 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__Cnt_DN;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__RemSel_SP 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__RemSel_SN;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__CompInv_SP 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__CompInv_SN;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResInv_SP 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResInv_SN;
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SP = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AReg_DP = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BReg_DP = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__Cnt_DP = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__RemSel_SP = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__CompInv_SP = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResInv_SP = 0U;
    }
    // ALWAYS at ../rtl/riscv_mult.sv:202
    if (vlTOPp->rstn_i) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_NS;
	if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_save) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_carry_q 
		= (1U & ((~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_clearcarry)) 
			 & (IData)((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_mac 
				    >> 0x20U))));
	} else {
	    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_ready) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_carry_q = 0U;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_carry_q = 0U;
    }
    // ALWAYS at ../rtl/riscv_ex_stage.sv:612
    if (vlTOPp->rstn_i) {
	if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_valid) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_we_lsu 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_ex;
	    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_ex) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_waddr_ex;
	    }
	} else {
	    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_ready_wb) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_we_lsu = 0U;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_we_lsu = 0U;
    }
    // ALWAYS at ../rtl/riscv_L0_buffer.sv:241
    if (vlTOPp->rstn_i) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__CS 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__NS;
	if (vlSymsp->TOP__top__ram_i.__PVT__instr_rvalid_o) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__L0_buffer[0U] 
		= vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_a_o[0U];
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__L0_buffer[1U] 
		= vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_a_o[1U];
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__L0_buffer[2U] 
		= vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_a_o[2U];
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__L0_buffer[3U] 
		= vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_a_o[3U];
	}
	if ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req) 
	      | (IData)(vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellinp__L0_buffer_i__hwlp_i)) 
	     | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_fetch))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__addr_q 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__instr_addr_int;
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__CS = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__L0_buffer[0U] = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__L0_buffer[1U] = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__L0_buffer[2U] = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__L0_buffer[3U] = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__addr_q = 0U;
    }
    // ALWAYS at ../rtl/riscv_core.sv:465
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__core_busy_q 
	= ((IData)(vlTOPp->rstn_i) & ((1U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_load_event_ex) 
					     & (IData)(vlSymsp->TOP__top.__PVT__data_req)))
				       ? (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__busy_L0)
				       : (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__busy_L0) 
					   | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ctrl_busy)) 
					  | ((((1U 
						== (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__CS)) 
					       | (2U 
						  == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__CS))) 
					      | (3U 
						 == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__CS))) 
					     | (IData)(vlSymsp->TOP__top.__PVT__data_req)))));
    vlSymsp->TOP__top.__PVT__u0__DOT__divider0__DOT__cnt 
	= __Vdly__u0__DOT__divider0__DOT__cnt;
    vlSymsp->TOP__top.__PVT__u0__DOT__clk_ = __Vdly__u0__DOT__clk_;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__exc_ctrl_cs 
	= __Vdly__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__exc_ctrl_cs;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__boot_done_q 
	= __Vdly__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__boot_done_q;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_n 
	= ((VL_ULL(0xffffffff00000000) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_n) 
	   | (IData)((IData)(((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_q) 
			      - (IData)(1U)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_n 
	= ((VL_ULL(0xffffffff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_n) 
	   | ((QData)((IData)(((IData)((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_q 
					>> 0x20U)) 
			       - (IData)(1U)))) << 0x20U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__m_irq_enable 
	= (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_q) 
	    >> 4U) & (3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__priv_lvl_q)));
    // ALWAYS at ../rtl/riscv_debug_unit.sv:355
    vlSymsp->TOP__top.debug_rvalid_o = ((IData)(vlTOPp->rstn_i) 
					& (IData)(vlSymsp->TOP__top.debug_gnt_o));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xfffffffeU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
		    >> 0x1fU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xfffffffdU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (2U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
		    >> 0x1dU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xfffffffbU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (4U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
		    >> 0x1bU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xfffffff7U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (8U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
		    >> 0x19U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xffffffefU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x10U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
		       >> 0x17U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xffffffdfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x20U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
		       >> 0x15U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xffffffbfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x40U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
		       >> 0x13U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xffffff7fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x80U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
		       >> 0x11U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xfffffeffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x100U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			>> 0xfU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xfffffdffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x200U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			>> 0xdU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xfffffbffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x400U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			>> 0xbU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xfffff7ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x800U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			>> 9U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xffffefffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x1000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			 >> 7U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xffffdfffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x2000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			 >> 5U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xffffbfffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x4000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			 >> 3U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xffff7fffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x8000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			 >> 1U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xfffeffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x10000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			  << 1U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xfffdffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x20000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			  << 3U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xfffbffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x40000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			  << 5U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xfff7ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x80000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			  << 7U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xffefffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x100000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			   << 9U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xffdfffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x200000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			   << 0xbU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xffbfffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x400000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			   << 0xdU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xff7fffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x800000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			   << 0xfU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xfeffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x1000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			    << 0x11U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xfdffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x2000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			    << 0x13U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xfbffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x4000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			    << 0x15U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xf7ffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x8000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			    << 0x17U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xefffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x10000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			     << 0x19U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xdfffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x20000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			     << 0x1bU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0xbfffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x40000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			     << 0x1dU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev 
	= ((0x7fffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev) 
	   | (0x80000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
			     << 0x1fU)));
    // ALWAYS at ../rtl/riscv_ex_stage.sv:329
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb = 0U;
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_we_lsu) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb = 1U;
    }
    // ALWAYS at ../rtl/riscv_load_store_unit.sv:341
    if (vlTOPp->rstn_i) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__CS 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS;
	if (((IData)(vlSymsp->TOP__top__ram_i.__PVT__data_rvalid_o) 
	     & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_we_q)))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_q 
		= (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_misaligned_ex) 
		    | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_misaligned))
		    ? vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o
		    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_rdata_ext);
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__CS = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_q = 0U;
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__OutMux_D 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__RemSel_SP)
	    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AReg_DP
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev);
    // ALWAYS at ../rtl/riscv_register_file.sv:127
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xfffffffeU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | ((0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	      & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xfffffffdU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 1U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xfffffffbU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 2U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xfffffff7U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 3U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xffffffefU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((4U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 4U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xffffffdfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((5U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 5U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xffffffbfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((6U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 6U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xffffff7fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((7U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 7U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xfffffeffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((8U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 8U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xfffffdffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((9U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 9U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xfffffbffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0xaU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0xaU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xfffff7ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0xbU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0xbU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xffffefffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0xcU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0xcU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xffffdfffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0xdU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0xdU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xffffbfffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0xeU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0xeU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xffff7fffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0xfU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0xfU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xfffeffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0x10U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0x10U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xfffdffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0x11U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0x11U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xfffbffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0x12U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0x12U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xfff7ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0x13U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0x13U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xffefffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0x14U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0x14U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xffdfffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0x15U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0x15U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xffbfffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0x16U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0x16U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xff7fffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0x17U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0x17U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xfeffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0x18U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0x18U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xfdffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0x19U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0x19U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xfbffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0x1aU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0x1aU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xf7ffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0x1bU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0x1bU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xefffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0x1cU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0x1cU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xdfffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0x1dU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0x1dU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0xbfffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0x1eU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0x1eU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec 
	= ((0x7fffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec) 
	   | (((0x1fU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb)) 
	      << 0x1fU));
    // ALWAYS at ../rtl/riscv_load_store_unit.sv:209
    if (vlTOPp->rstn_i) {
	if (vlSymsp->TOP__top.__PVT__data_req) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_type_q 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_type_ex;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_offset_q 
		= (3U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_addr_int);
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_sign_ext_q 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_sign_ext_ex;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_we_q 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_we_ex;
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_type_q = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_offset_q = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_sign_ext_q = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_we_q = 0U;
    }
}

VL_INLINE_OPT void Vtop_top::_sequent__TOP__top__4(Vtop__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+      Vtop_top::_sequent__TOP__top__4\n"); );
    Vtop* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VL_SIG(__Vdly____Vcellout__riscv_core_i__con_cnt,31,0);
    // Body
    vlSymsp->TOP__top.__Vdly__riscv_core_i__DOT__load_store_unit_i__DOT__data_addr_con 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_addr_con;
    __Vdly____Vcellout__riscv_core_i__con_cnt = vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_cnt;
    // ALWAYS at ../rtl/riscv_load_store_unit.sv:113
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_req_ex_i_d 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_req_ex;
    // ALWAYS at ../rtl/riscv_load_store_unit.sv:378
    if (((((6U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator)) 
	   | (2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator))) 
	  | (3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator))) 
	 & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en))) {
	vlSymsp->TOP__top.__Vdly__riscv_core_i__DOT__load_store_unit_i__DOT__data_addr_con 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1;
	__Vdly____Vcellout__riscv_core_i__con_cnt = 0U;
    } else {
	if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_active) {
	    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_req_ex) {
		if ((vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_cnt 
		     < ((IData)(1U) + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand2))) {
		    vlSymsp->TOP__top.__Vdly__riscv_core_i__DOT__load_store_unit_i__DOT__data_addr_con 
			= ((IData)(4U) + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_addr_con);
		    __Vdly____Vcellout__riscv_core_i__con_cnt 
			= ((IData)(1U) + vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_cnt);
		} else {
		    __Vdly____Vcellout__riscv_core_i__con_cnt = 0U;
		}
	    }
	} else {
	    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__wb23_active) {
		if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_req_ex) {
		    if ((4U > vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_cnt)) {
			vlSymsp->TOP__top.__Vdly__riscv_core_i__DOT__load_store_unit_i__DOT__data_addr_con 
			    = ((IData)(4U) + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_addr_con);
			__Vdly____Vcellout__riscv_core_i__con_cnt 
			    = ((IData)(1U) + vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_cnt);
		    } else {
			if ((4U <= vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_cnt)) {
			    __Vdly____Vcellout__riscv_core_i__con_cnt = 0U;
			}
		    }
		}
	    }
	}
    }
    vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_cnt 
	= __Vdly____Vcellout__riscv_core_i__con_cnt;
}

VL_INLINE_OPT void Vtop_top::_sequent__TOP__top__5(Vtop__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+      Vtop_top::_sequent__TOP__top__5\n"); );
    Vtop* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_addr_con 
	= vlSymsp->TOP__top.__Vdly__riscv_core_i__DOT__load_store_unit_i__DOT__data_addr_con;
}

VL_INLINE_OPT void Vtop_top::_sequent__TOP__top__6(Vtop__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+      Vtop_top::_sequent__TOP__top__6\n"); );
    Vtop* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ../rtl/riscv_controller.sv:186
    if (VL_UNLIKELY(((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding) 
		     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec)))) {
	VL_WRITEF("%20t: Illegal instruction (core 0) at PC 0x%x:\n",
		  64,VL_TIME_Q(),32,vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_id);
    }
}

void Vtop_top::_settle__TOP__top__7(Vtop__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+      Vtop_top::_settle__TOP__top__7\n"); );
    Vtop* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VL_SIG8(__Vtemp26,31,0);
    VL_SIG8(__Vtemp32,31,0);
    VL_SIGW(__Vtemp37,95,0,3);
    VL_SIGW(__Vtemp38,95,0,3);
    VL_SIGW(__Vtemp39,95,0,3);
    VL_SIGW(__Vtemp40,95,0,3);
    VL_SIGW(__Vtemp41,95,0,3);
    VL_SIGW(__Vtemp42,95,0,3);
    VL_SIGW(__Vtemp43,95,0,3);
    VL_SIGW(__Vtemp44,95,0,3);
    VL_SIGW(__Vtemp45,95,0,3);
    VL_SIGW(__Vtemp46,95,0,3);
    VL_SIGW(__Vtemp47,95,0,3);
    VL_SIGW(__Vtemp51,95,0,3);
    VL_SIGW(__Vtemp52,95,0,3);
    VL_SIGW(__Vtemp53,95,0,3);
    VL_SIGW(__Vtemp54,95,0,3);
    VL_SIGW(__Vtemp55,95,0,3);
    VL_SIGW(__Vtemp56,95,0,3);
    VL_SIGW(__Vtemp57,95,0,3);
    VL_SIGW(__Vtemp58,95,0,3);
    VL_SIGW(__Vtemp59,95,0,3);
    VL_SIGW(__Vtemp60,95,0,3);
    VL_SIGW(__Vtemp64,95,0,3);
    VL_SIGW(__Vtemp65,95,0,3);
    VL_SIGW(__Vtemp66,95,0,3);
    VL_SIGW(__Vtemp67,95,0,3);
    VL_SIGW(__Vtemp68,95,0,3);
    VL_SIGW(__Vtemp69,95,0,3);
    VL_SIGW(__Vtemp70,95,0,3);
    VL_SIGW(__Vtemp71,95,0,3);
    VL_SIGW(__Vtemp72,95,0,3);
    VL_SIGW(__Vtemp73,95,0,3);
    VL_SIGW(__Vtemp74,95,0,3);
    VL_SIGW(__Vtemp78,95,0,3);
    VL_SIGW(__Vtemp79,95,0,3);
    VL_SIGW(__Vtemp80,95,0,3);
    VL_SIGW(__Vtemp81,95,0,3);
    VL_SIGW(__Vtemp82,95,0,3);
    VL_SIGW(__Vtemp83,95,0,3);
    VL_SIGW(__Vtemp84,95,0,3);
    VL_SIGW(__Vtemp85,95,0,3);
    VL_SIGW(__Vtemp86,95,0,3);
    VL_SIGW(__Vtemp87,95,0,3);
    VL_SIGW(__Vtemp88,95,0,3);
    VL_SIGW(__Vtemp92,95,0,3);
    VL_SIGW(__Vtemp93,95,0,3);
    VL_SIGW(__Vtemp94,95,0,3);
    VL_SIGW(__Vtemp95,95,0,3);
    VL_SIGW(__Vtemp96,95,0,3);
    VL_SIGW(__Vtemp97,95,0,3);
    VL_SIGW(__Vtemp98,95,0,3);
    VL_SIGW(__Vtemp99,95,0,3);
    VL_SIGW(__Vtemp101,95,0,3);
    VL_SIGW(__Vtemp102,95,0,3);
    VL_SIGW(__Vtemp103,95,0,3);
    VL_SIGW(__Vtemp104,95,0,3);
    VL_SIGW(__Vtemp105,95,0,3);
    VL_SIGW(__Vtemp106,95,0,3);
    VL_SIGW(__Vtemp107,95,0,3);
    VL_SIGW(__Vtemp108,95,0,3);
    VL_SIGW(__Vtemp112,95,0,3);
    VL_SIGW(__Vtemp113,95,0,3);
    VL_SIGW(__Vtemp114,95,0,3);
    VL_SIGW(__Vtemp115,95,0,3);
    VL_SIGW(__Vtemp116,95,0,3);
    VL_SIGW(__Vtemp117,95,0,3);
    VL_SIGW(__Vtemp118,95,0,3);
    VL_SIGW(__Vtemp119,95,0,3);
    VL_SIGW(__Vtemp120,95,0,3);
    VL_SIGW(__Vtemp121,95,0,3);
    VL_SIGW(__Vtemp125,95,0,3);
    VL_SIGW(__Vtemp126,95,0,3);
    VL_SIGW(__Vtemp127,95,0,3);
    VL_SIGW(__Vtemp128,95,0,3);
    VL_SIGW(__Vtemp129,95,0,3);
    VL_SIGW(__Vtemp130,95,0,3);
    VL_SIGW(__Vtemp131,95,0,3);
    VL_SIGW(__Vtemp132,95,0,3);
    VL_SIGW(__Vtemp133,95,0,3);
    VL_SIGW(__Vtemp134,95,0,3);
    VL_SIGW(__Vtemp135,95,0,3);
    VL_SIGW(__Vtemp139,95,0,3);
    VL_SIGW(__Vtemp140,95,0,3);
    VL_SIGW(__Vtemp141,95,0,3);
    VL_SIGW(__Vtemp142,95,0,3);
    VL_SIGW(__Vtemp143,95,0,3);
    VL_SIGW(__Vtemp144,95,0,3);
    VL_SIGW(__Vtemp145,95,0,3);
    VL_SIGW(__Vtemp146,95,0,3);
    VL_SIGW(__Vtemp148,95,0,3);
    VL_SIGW(__Vtemp149,95,0,3);
    VL_SIGW(__Vtemp150,95,0,3);
    VL_SIGW(__Vtemp151,95,0,3);
    VL_SIGW(__Vtemp152,95,0,3);
    VL_SIGW(__Vtemp153,95,0,3);
    VL_SIGW(__Vtemp154,95,0,3);
    VL_SIGW(__Vtemp155,95,0,3);
    VL_SIGW(__Vtemp159,95,0,3);
    VL_SIGW(__Vtemp160,95,0,3);
    VL_SIGW(__Vtemp161,95,0,3);
    VL_SIGW(__Vtemp162,95,0,3);
    VL_SIGW(__Vtemp163,95,0,3);
    VL_SIGW(__Vtemp164,95,0,3);
    VL_SIGW(__Vtemp165,95,0,3);
    VL_SIGW(__Vtemp166,95,0,3);
    VL_SIGW(__Vtemp167,95,0,3);
    VL_SIGW(__Vtemp169,95,0,3);
    VL_SIGW(__Vtemp170,95,0,3);
    VL_SIGW(__Vtemp171,95,0,3);
    VL_SIGW(__Vtemp172,95,0,3);
    VL_SIGW(__Vtemp173,95,0,3);
    VL_SIGW(__Vtemp174,95,0,3);
    VL_SIGW(__Vtemp175,95,0,3);
    VL_SIGW(__Vtemp176,95,0,3);
    VL_SIGW(__Vtemp180,95,0,3);
    VL_SIGW(__Vtemp181,95,0,3);
    VL_SIGW(__Vtemp182,95,0,3);
    VL_SIGW(__Vtemp183,95,0,3);
    VL_SIGW(__Vtemp184,95,0,3);
    VL_SIGW(__Vtemp185,95,0,3);
    VL_SIGW(__Vtemp186,95,0,3);
    VL_SIGW(__Vtemp187,95,0,3);
    VL_SIGW(__Vtemp188,95,0,3);
    VL_SIGW(__Vtemp189,95,0,3);
    VL_SIGW(__Vtemp190,95,0,3);
    VL_SIGW(__Vtemp194,95,0,3);
    VL_SIGW(__Vtemp195,95,0,3);
    VL_SIGW(__Vtemp196,95,0,3);
    VL_SIGW(__Vtemp197,95,0,3);
    VL_SIGW(__Vtemp198,95,0,3);
    VL_SIGW(__Vtemp199,95,0,3);
    VL_SIGW(__Vtemp200,95,0,3);
    VL_SIGW(__Vtemp201,95,0,3);
    VL_SIGW(__Vtemp202,95,0,3);
    VL_SIGW(__Vtemp203,95,0,3);
    VL_SIGW(__Vtemp207,95,0,3);
    VL_SIGW(__Vtemp208,95,0,3);
    VL_SIGW(__Vtemp209,95,0,3);
    VL_SIGW(__Vtemp210,95,0,3);
    VL_SIGW(__Vtemp211,95,0,3);
    VL_SIGW(__Vtemp212,95,0,3);
    VL_SIGW(__Vtemp213,95,0,3);
    VL_SIGW(__Vtemp214,95,0,3);
    VL_SIGW(__Vtemp215,95,0,3);
    VL_SIGW(__Vtemp217,95,0,3);
    VL_SIGW(__Vtemp218,95,0,3);
    VL_SIGW(__Vtemp219,95,0,3);
    VL_SIGW(__Vtemp220,95,0,3);
    VL_SIGW(__Vtemp221,95,0,3);
    VL_SIGW(__Vtemp222,95,0,3);
    VL_SIGW(__Vtemp223,95,0,3);
    VL_SIGW(__Vtemp224,95,0,3);
    VL_SIGW(__Vtemp228,95,0,3);
    VL_SIGW(__Vtemp229,95,0,3);
    VL_SIGW(__Vtemp230,95,0,3);
    VL_SIGW(__Vtemp231,95,0,3);
    VL_SIGW(__Vtemp232,95,0,3);
    VL_SIGW(__Vtemp233,95,0,3);
    VL_SIGW(__Vtemp234,95,0,3);
    VL_SIGW(__Vtemp235,95,0,3);
    VL_SIGW(__Vtemp236,95,0,3);
    VL_SIGW(__Vtemp237,95,0,3);
    VL_SIGW(__Vtemp238,95,0,3);
    VL_SIGW(__Vtemp242,95,0,3);
    VL_SIGW(__Vtemp243,95,0,3);
    VL_SIGW(__Vtemp244,95,0,3);
    VL_SIGW(__Vtemp245,95,0,3);
    VL_SIGW(__Vtemp246,95,0,3);
    VL_SIGW(__Vtemp247,95,0,3);
    VL_SIGW(__Vtemp248,95,0,3);
    VL_SIGW(__Vtemp249,95,0,3);
    VL_SIGW(__Vtemp250,95,0,3);
    VL_SIGW(__Vtemp251,95,0,3);
    VL_SIGW(__Vtemp255,95,0,3);
    VL_SIGW(__Vtemp256,95,0,3);
    VL_SIGW(__Vtemp257,95,0,3);
    VL_SIGW(__Vtemp258,95,0,3);
    VL_SIGW(__Vtemp259,95,0,3);
    VL_SIGW(__Vtemp260,95,0,3);
    VL_SIGW(__Vtemp261,95,0,3);
    VL_SIGW(__Vtemp262,95,0,3);
    VL_SIGW(__Vtemp263,95,0,3);
    VL_SIGW(__Vtemp264,95,0,3);
    VL_SIGW(__Vtemp265,95,0,3);
    VL_SIGW(__Vtemp269,95,0,3);
    VL_SIGW(__Vtemp270,95,0,3);
    VL_SIGW(__Vtemp271,95,0,3);
    VL_SIGW(__Vtemp272,95,0,3);
    VL_SIGW(__Vtemp273,95,0,3);
    VL_SIGW(__Vtemp274,95,0,3);
    VL_SIGW(__Vtemp275,95,0,3);
    VL_SIGW(__Vtemp276,95,0,3);
    VL_SIGW(__Vtemp277,95,0,3);
    VL_SIGW(__Vtemp278,95,0,3);
    VL_SIGW(__Vtemp279,95,0,3);
    VL_SIGW(__Vtemp282,95,0,3);
    VL_SIGW(__Vtemp283,95,0,3);
    VL_SIGW(__Vtemp284,95,0,3);
    VL_SIGW(__Vtemp285,95,0,3);
    VL_SIGW(__Vtemp286,95,0,3);
    VL_SIGW(__Vtemp287,95,0,3);
    VL_SIGW(__Vtemp290,95,0,3);
    VL_SIGW(__Vtemp291,95,0,3);
    VL_SIGW(__Vtemp292,95,0,3);
    VL_SIGW(__Vtemp293,95,0,3);
    VL_SIGW(__Vtemp294,95,0,3);
    VL_SIGW(__Vtemp295,95,0,3);
    VL_SIGW(__Vtemp298,95,0,3);
    VL_SIGW(__Vtemp299,95,0,3);
    VL_SIGW(__Vtemp300,95,0,3);
    VL_SIGW(__Vtemp301,95,0,3);
    VL_SIGW(__Vtemp302,95,0,3);
    VL_SIGW(__Vtemp305,95,0,3);
    VL_SIGW(__Vtemp306,95,0,3);
    VL_SIGW(__Vtemp307,95,0,3);
    VL_SIGW(__Vtemp308,95,0,3);
    VL_SIGW(__Vtemp309,95,0,3);
    VL_SIGW(__Vtemp312,95,0,3);
    VL_SIGW(__Vtemp313,95,0,3);
    VL_SIGW(__Vtemp314,95,0,3);
    VL_SIGW(__Vtemp315,95,0,3);
    VL_SIGW(__Vtemp316,95,0,3);
    VL_SIGW(__Vtemp319,95,0,3);
    VL_SIGW(__Vtemp320,95,0,3);
    VL_SIGW(__Vtemp321,95,0,3);
    VL_SIGW(__Vtemp322,95,0,3);
    VL_SIGW(__Vtemp323,95,0,3);
    VL_SIGW(__Vtemp326,95,0,3);
    VL_SIGW(__Vtemp327,95,0,3);
    VL_SIGW(__Vtemp328,95,0,3);
    VL_SIGW(__Vtemp329,95,0,3);
    VL_SIGW(__Vtemp330,95,0,3);
    VL_SIGW(__Vtemp331,95,0,3);
    VL_SIGW(__Vtemp334,95,0,3);
    VL_SIGW(__Vtemp335,95,0,3);
    VL_SIGW(__Vtemp336,95,0,3);
    VL_SIGW(__Vtemp337,95,0,3);
    VL_SIGW(__Vtemp338,95,0,3);
    VL_SIGW(__Vtemp339,95,0,3);
    VL_SIGW(__Vtemp343,95,0,3);
    VL_SIGW(__Vtemp344,95,0,3);
    VL_SIGW(__Vtemp345,95,0,3);
    VL_SIGW(__Vtemp346,95,0,3);
    VL_SIGW(__Vtemp347,95,0,3);
    VL_SIGW(__Vtemp351,95,0,3);
    VL_SIGW(__Vtemp352,95,0,3);
    VL_SIGW(__Vtemp353,95,0,3);
    VL_SIGW(__Vtemp354,95,0,3);
    VL_SIGW(__Vtemp355,95,0,3);
    VL_SIGW(__Vtemp359,95,0,3);
    VL_SIGW(__Vtemp360,95,0,3);
    VL_SIGW(__Vtemp361,95,0,3);
    VL_SIGW(__Vtemp362,95,0,3);
    VL_SIGW(__Vtemp363,95,0,3);
    VL_SIGW(__Vtemp367,95,0,3);
    VL_SIGW(__Vtemp368,95,0,3);
    VL_SIGW(__Vtemp369,95,0,3);
    VL_SIGW(__Vtemp370,95,0,3);
    VL_SIGW(__Vtemp371,95,0,3);
    VL_SIGW(__Vtemp374,95,0,3);
    VL_SIGW(__Vtemp377,95,0,3);
    VL_SIGW(__Vtemp380,95,0,3);
    VL_SIGW(__Vtemp383,95,0,3);
    // Body
    // ALWAYS at ../rtl/riscv_cs_registers.sv:793
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1 
	= (1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in) 
		  & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q)) 
		 & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc 
	= ((0xffeU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc)) 
	   | (IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1));
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1 
	= (1U & ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in) 
		   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q)) 
		  >> 1U) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc 
	= ((0xffdU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc)) 
	   | ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1) 
	      << 1U));
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1 
	= (1U & ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in) 
		   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q)) 
		  >> 2U) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc 
	= ((0xffbU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc)) 
	   | ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1) 
	      << 2U));
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1 
	= (1U & ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in) 
		   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q)) 
		  >> 3U) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc 
	= ((0xff7U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc)) 
	   | ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1) 
	      << 3U));
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1 
	= (1U & ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in) 
		   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q)) 
		  >> 4U) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc 
	= ((0xfefU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc)) 
	   | ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1) 
	      << 4U));
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1 
	= (1U & ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in) 
		   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q)) 
		  >> 5U) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc 
	= ((0xfdfU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc)) 
	   | ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1) 
	      << 5U));
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1 
	= (1U & ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in) 
		   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q)) 
		  >> 6U) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc 
	= ((0xfbfU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc)) 
	   | ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1) 
	      << 6U));
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1 
	= (1U & ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in) 
		   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q)) 
		  >> 7U) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc 
	= ((0xf7fU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc)) 
	   | ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1) 
	      << 7U));
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1 
	= (1U & ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in) 
		   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q)) 
		  >> 8U) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc 
	= ((0xeffU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc)) 
	   | ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1) 
	      << 8U));
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1 
	= (1U & ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in) 
		   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q)) 
		  >> 9U) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc 
	= ((0xdffU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc)) 
	   | ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1) 
	      << 9U));
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1 
	= (1U & ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in) 
		   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q)) 
		  >> 0xaU) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc 
	= ((0xbffU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc)) 
	   | ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1) 
	      << 0xaU));
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1 
	= (1U & ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in) 
		   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q)) 
		  >> 0xbU) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc 
	= ((0x7ffU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc)) 
	   | ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1) 
	      << 0xbU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__apu_master_operands_o[2U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__apu_master_operands_o
	[2U];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__apu_master_operands_o[1U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__apu_master_operands_o
	[1U];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__apu_master_operands_o[0U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__apu_master_operands_o
	[0U];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__apu_master_operands_o[2U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__apu_master_operands_o
	[2U];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__apu_master_operands_o[1U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__apu_master_operands_o
	[1U];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__apu_master_operands_o[0U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__apu_master_operands_o
	[0U];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
	= ((0xffff07ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U]) 
	   | (0xf800U & (((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
			   ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[0U]
			   : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
			       << 0x1bU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[0U] 
					    >> 5U))) 
			 << 0xbU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
	= ((0xffe0ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U]) 
	   | (0x1f0000U & (((4U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
			     ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
				 << 0x16U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[0U] 
					      >> 0xaU))
			     : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
				 << 0x11U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[0U] 
					      >> 0xfU))) 
			   << 0x10U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
	= ((0xfc1fffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U]) 
	   | (0x3e00000U & (((0x10U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
			      ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
				  << 0xcU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[0U] 
					      >> 0x14U))
			      : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
				  << 7U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[0U] 
					    >> 0x19U))) 
			    << 0x15U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
	= ((0x83ffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U]) 
	   | (0x7c000000U & (((0x40U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
			       ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
				   << 2U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[0U] 
					     >> 0x1eU))
			       : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
				   << 0x1dU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
						>> 3U))) 
			     << 0x1aU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
	= ((0x7fffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U]) 
	   | (0x80000000U & (((0x100U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
			       ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
				   << 0x18U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
						>> 8U))
			       : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
				   << 0x13U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
						>> 0xdU))) 
			     << 0x1fU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
	= ((0xfffffff0U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U]) 
	   | (0xfU & (((0x100U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
		        ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
			    << 0x18U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
					 >> 8U)) : 
		       ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
			 << 0x13U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
				      >> 0xdU))) >> 1U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
	= ((0xfffffe0fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U]) 
	   | (0x1f0U & (((0x400U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
			  ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
			      << 0xeU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
					  >> 0x12U))
			  : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
			      << 9U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
					>> 0x17U))) 
			<< 4U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
	= ((0xffffc1ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U]) 
	   | (0x3e00U & (((0x1000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
			   ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
			       << 4U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
					 >> 0x1cU))
			   : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
			       << 0x1fU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
					    >> 1U))) 
			 << 9U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
	= ((0xfff83fffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U]) 
	   | (0x7c000U & (((0x4000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
			    ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
				<< 0x1aU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
					     >> 6U))
			    : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
				<< 0x15U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
					     >> 0xbU))) 
			  << 0xeU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
	= ((0xff07ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U]) 
	   | (0xf80000U & (((0x10000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
			     ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
				 << 0x10U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
					      >> 0x10U))
			     : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
				 << 0xbU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
					     >> 0x15U))) 
			   << 0x13U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
	= ((0xe0ffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U]) 
	   | (0x1f000000U & (((0x40000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
			       ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
				   << 6U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
					     >> 0x1aU))
			       : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
				   << 1U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
					     >> 0x1fU))) 
			     << 0x18U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
	= ((0x1fffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U]) 
	   | (0xe0000000U & (((0x100000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
			       ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
				   << 0x1cU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
						>> 4U))
			       : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
				   << 0x17U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
						>> 9U))) 
			     << 0x1dU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
	= ((0xfffffffcU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U]) 
	   | (3U & (((0x100000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
		      ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
			  << 0x1cU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
				       >> 4U)) : ((
						   vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
						   << 0x17U) 
						  | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
						     >> 9U))) 
		    >> 3U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
	= ((0xffffff83U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U]) 
	   | (0x7cU & (((0x400000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
			 ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
			     << 0x12U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
					  >> 0xeU))
			 : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
			     << 0xdU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
					 >> 0x13U))) 
		       << 2U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
	= ((0xfffff07fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U]) 
	   | (0xf80U & (((0x1000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
			  ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
			      << 8U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
					>> 0x18U)) : 
			 ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
			   << 3U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
				     >> 0x1dU))) << 7U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
	= ((0xfffe0fffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U]) 
	   | (0x1f000U & (((0x4000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
			    ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
			       >> 2U) : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
					 >> 7U)) << 0xcU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
	= ((0xffc1ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U]) 
	   | (0x3e0000U & (((0x10000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
			     ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
				>> 0xcU) : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
					    >> 0x11U)) 
			   << 0x11U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
	= ((0xf83fffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U]) 
	   | (0x7c00000U & (((0x40000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
			      ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
				 >> 0x16U) : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
					      >> 0x1bU)) 
			    << 0x16U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U] 
	= ((0xffffffe0U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U]) 
	   | (0x1fU & ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
		        ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
			    << 0x1bU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U] 
					 >> 5U)) : 
		       ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
			 << 0x16U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U] 
				      >> 0xaU)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U] 
	= ((0xfffffc1fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U]) 
	   | (0x3e0U & (((8U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
			  ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
			      << 0x11U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U] 
					   >> 0xfU))
			  : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
			      << 0xcU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U] 
					  >> 0x14U))) 
			<< 5U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U] 
	= ((0xffff83ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U]) 
	   | (0x7c00U & (((0x20U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
			   ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
			       << 7U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U] 
					 >> 0x19U))
			   : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
			       << 2U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U] 
					 >> 0x1eU))) 
			 << 0xaU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U] 
	= ((0xfff07fffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U]) 
	   | (0xf8000U & (((0x80U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
			    ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
				<< 0x1dU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
					     >> 3U))
			    : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
				<< 0x18U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
					     >> 8U))) 
			  << 0xfU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U] 
	= ((0xfe0fffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U]) 
	   | (0x1f00000U & (((0x200U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
			      ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
				  << 0x13U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
					       >> 0xdU))
			      : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
				  << 0xeU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
					      >> 0x12U))) 
			    << 0x14U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U] 
	= ((0xc1ffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U]) 
	   | (0x3e000000U & (((0x800U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
			       ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
				   << 9U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
					     >> 0x17U))
			       : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
				   << 4U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
					     >> 0x1cU))) 
			     << 0x19U)));
    __Vtemp26 = (0x1fU & ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
			   ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
			       << 0x1fU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
					    >> 1U))
			   : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
			       << 0x1aU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
					    >> 6U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U] 
	= ((0x3fffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U]) 
	   | (0xc0000000U & (((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
			       ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
				   << 0x1fU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
						>> 1U))
			       : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
				   << 0x1aU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
						>> 6U))) 
			     << 0x1eU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
	= ((0xfffffff8U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U]) 
	   | (0x3fffffffU & (__Vtemp26 >> 2U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
	= ((0xffffff07U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U]) 
	   | (0xf8U & (((0x8000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
			 ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
			     << 0x15U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
					  >> 0xbU))
			 : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
			     << 0x10U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
					  >> 0x10U))) 
		       << 3U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
	= ((0xffffe0ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U]) 
	   | (0x1f00U & (((0x20000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
			   ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
			       << 0xbU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
					   >> 0x15U))
			   : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
			       << 6U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
					 >> 0x1aU))) 
			 << 8U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
	= ((0xfffc1fffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U]) 
	   | (0x3e000U & (((0x80000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
			    ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
				<< 1U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
					  >> 0x1fU))
			    : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
				<< 0x1cU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
					     >> 4U))) 
			  << 0xdU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
	= ((0xff83ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U]) 
	   | (0x7c0000U & (((0x200000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
			     ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
				 << 0x17U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
					      >> 9U))
			     : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
				 << 0x12U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
					      >> 0xeU))) 
			   << 0x12U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
	= ((0xf07fffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U]) 
	   | (0xf800000U & (((0x800000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
			      ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
				  << 0xdU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
					      >> 0x13U))
			      : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
				  << 8U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
					    >> 0x18U))) 
			    << 0x17U)));
    __Vtemp32 = (0x1fU & ((0x2000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
			   ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
			       << 3U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
					 >> 0x1dU))
			   : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
			      >> 2U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
	= ((0xfffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U]) 
	   | (0xf0000000U & (((0x2000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
			       ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
				   << 3U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
					     >> 0x1dU))
			       : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
				  >> 2U)) << 0x1cU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
	= ((0xfffffffeU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U]) 
	   | (0xfffffffU & (__Vtemp32 >> 4U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
	= ((0xffffffc1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U]) 
	   | (0x3eU & (((0x8000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
			 ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
			    >> 7U) : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
				      >> 0xcU)) << 1U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
	= ((0xfffff83fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U]) 
	   | (0x7c0U & (((0x20000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
			  ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
			     >> 0x11U) : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
					  >> 0x16U)) 
			<< 6U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_shift 
	= (0x3fU & (((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
		      ? ((0x1fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U]) 
			 - (IData)(1U)) : 0x1fU) + 
		    ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_op_a_signed)
		      ? 0U : 1U)));
    // ALWAYS at ../rtl/riscv_alu.sv:841
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__bitop_result = 0U;
    if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
		  >> 6U)))) {
	if ((0x20U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
	    if ((0x10U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
		if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
			      >> 3U)))) {
		    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__bitop_result 
			    = (0x3fU & ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
					 ? ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
					     ? ((1U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
						 ? 
						(0x1fU 
						 & ((IData)(0x1fU) 
						    - 
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U]))
						 : 0x20U)
					     : ((1U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
						 ? 
						(0x1fU 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U])
						 : 0x20U))
					 : ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
					     ? ((1U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
						 ? 
						((0x1fU 
						  & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U]) 
						 - (IData)(1U))
						 : 
						((0x80000000U 
						  & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex)
						  ? 0x1fU
						  : 0U))
					     : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cnt_result))));
		    }
		}
	    }
	}
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_valid)
	    ? (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_shift)
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__Cnt_DN 
	= (0x3fU & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S)
		     ? (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_shift)
		     : ((0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__Cnt_DP))
			 ? ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__Cnt_DP) 
			    - (IData)(1U)) : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__Cnt_DP))));
    // ALWAYS at ../rtl/riscv_alu.sv:211
    if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_left 
	    = ((0xffff0000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_left) 
	       | (0xffffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt 
			     >> 0x10U)));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_left 
	    = ((0xffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_left) 
	       | (0xffff0000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt 
				 << 0x10U)));
    } else {
	if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_left 
		= ((0xffffff00U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_left) 
		   | (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt 
			       >> 0x18U)));
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_left 
		= ((0xffff00ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_left) 
		   | (0xff00U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt 
				 >> 8U)));
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_left 
		= ((0xff00ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_left) 
		   | (0xff0000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt 
				   << 8U)));
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_left 
		= ((0xffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_left) 
		   | (0xff000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt 
				     << 0x18U)));
	} else {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_left 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt;
	}
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_int 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_use_round)
	    ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__bmask_b_ex) 
		<< 0x18U) | (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__bmask_b_ex) 
			      << 0x10U) | (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__bmask_b_ex) 
					    << 8U) 
					   | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__bmask_b_ex))))
	    : ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left)
	        ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_left
	        : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt));
    // ALWAYS at ../rtl/riscv_alu.sv:264
    if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
	    = ((0xffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result) 
	       | (0xffff0000U & (VL_SHIFTRS_III(17,17,4, 
						((0x10000U 
						  & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_arithmetic) 
						      << 0x10U) 
						     & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a 
							>> 0xfU))) 
						 | (0xffffU 
						    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a 
						       >> 0x10U))), 
						(0xfU 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_int 
						    >> 0x10U))) 
				 << 0x10U)));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
	    = ((0xffff0000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result) 
	       | (0xffffU & VL_SHIFTRS_III(17,17,4, 
					   ((0xffff0000U 
					     & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_arithmetic) 
						 << 0x10U) 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a 
						   << 1U))) 
					    | (0xffffU 
					       & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a)), 
					   (0xfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_int))));
    } else {
	if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
		= ((0xffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result) 
		   | (0xff000000U & (VL_SHIFTRS_III(9,9,3, 
						    ((0x100U 
						      & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_arithmetic) 
							  << 8U) 
							 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a 
							    >> 0x17U))) 
						     | (0xffU 
							& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a 
							   >> 0x18U))), 
						    (7U 
						     & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_int 
							>> 0x18U))) 
				     << 0x18U)));
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
		= ((0xff00ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result) 
		   | (0xff0000U & (VL_SHIFTRS_III(9,9,3, 
						  ((0x1ff00U 
						    & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_arithmetic) 
							<< 8U) 
						       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a 
							  >> 0xfU))) 
						   | (0xffU 
						      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a 
							 >> 0x10U))), 
						  (7U 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_int 
						      >> 0x10U))) 
				   << 0x10U)));
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
		= ((0xffff00ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result) 
		   | (0xff00U & (VL_SHIFTRS_III(9,9,3, 
						((0x1ffff00U 
						  & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_arithmetic) 
						      << 8U) 
						     & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a 
							>> 7U))) 
						 | (0xffU 
						    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a 
						       >> 8U))), 
						(7U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_int 
						    >> 8U))) 
				 << 8U)));
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
		= ((0xffffff00U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result) 
		   | (0xffU & VL_SHIFTRS_III(9,9,3, 
					     ((0xffffff00U 
					       & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_arithmetic) 
						   << 8U) 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a 
						     << 1U))) 
					      | (0xffU 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a)), 
					     (7U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_int))));
	} else {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
		= (IData)((((0x26U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
			     ? (((QData)((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a)) 
				 << 0x20U) | (QData)((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a)))
			     : (((QData)((IData)(VL_NEGATE_I((IData)(
								     ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_arithmetic) 
								      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a 
									 >> 0x1fU)))))) 
				 << 0x20U) | (QData)((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a)))) 
			   >> (0x1fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_int)));
	}
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xfffffffeU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
		    >> 0x1fU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xfffffffdU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (2U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
		    >> 0x1dU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xfffffffbU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (4U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
		    >> 0x1bU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xfffffff7U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (8U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
		    >> 0x19U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xffffffefU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x10U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
		       >> 0x17U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xffffffdfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x20U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
		       >> 0x15U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xffffffbfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x40U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
		       >> 0x13U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xffffff7fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x80U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
		       >> 0x11U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xfffffeffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x100U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			>> 0xfU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xfffffdffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x200U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			>> 0xdU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xfffffbffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x400U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			>> 0xbU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xfffff7ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x800U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			>> 9U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xffffefffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x1000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			 >> 7U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xffffdfffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x2000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			 >> 5U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xffffbfffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x4000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			 >> 3U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xffff7fffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x8000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			 >> 1U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xfffeffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x10000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			  << 1U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xfffdffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x20000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			  << 3U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xfffbffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x40000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			  << 5U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xfff7ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x80000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			  << 7U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xffefffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x100000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			   << 9U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xffdfffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x200000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			   << 0xbU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xffbfffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x400000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			   << 0xdU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xff7fffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x800000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			   << 0xfU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xfeffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x1000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			    << 0x11U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xfdffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x2000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			    << 0x13U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xfbffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x4000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			    << 0x15U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xf7ffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x8000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			    << 0x17U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xefffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x10000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			     << 0x19U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xdfffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x20000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			     << 0x1bU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xbfffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x40000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			     << 0x1dU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0x7fffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x80000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			     << 0x1fU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BReg_DN 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S)
	    ? ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S)
	        ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result
	        : (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__CompInv_SP) 
		    << 0x1fU) | (0x7fffffffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BReg_DP 
						>> 1U))))
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BReg_DP);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_result 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left)
	    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__bextins_result 
	= ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__bmask 
	    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_result) 
	   | (((0x2aU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
	        ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_c_ex
	        : VL_NEGATE_I((IData)(((0x28U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)) 
				       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_result 
					  >> (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__bmask_a_ex)))))) 
	      & (~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__bmask)));
    // ALWAYS at ../rtl/riscv_alu.sv:965
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result = 0U;
    if ((0x40U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
	if ((0x20U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
	    if ((0x10U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
		if ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
		    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result = 0U;
			    }
			}
		    }
		}
	    }
	} else {
	    if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
			  >> 4U)))) {
		if ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
		    if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
				  >> 2U)))) {
			if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
				      >> 1U)))) {
			    if ((1U & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)))) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result = 0U;
			    }
			}
		    }
		} else {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
			= ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
			    ? ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
			        ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__result_minmax
			        : (1U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result) 
					 >> 3U))) : 
			   ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
			     ? ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
				 ? (1U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result) 
					  >> 3U)) : 0U)
			     : 0U));
		}
	    }
	}
    } else {
	if ((0x20U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
	    if ((0x10U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
		if ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
		    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
				= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__pack_result;
			}
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__pack_result;
		    }
		} else {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
			= ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
			    ? (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__bitop_result)
			    : ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResInv_SP)
			        ? VL_NEGATE_I(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__OutMux_D)
			        : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__OutMux_D));
		}
	    } else {
		if ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
			= ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
			    ? ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
			        ? ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
				    ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				       ^ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex)
				    : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				       | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex))
			        : ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
				    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__pack_result
				    : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				       | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__bmask)))
			    : ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
			        ? ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
				    ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				       & (~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__bmask))
				    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__bextins_result)
			        : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__bextins_result));
		} else {
		    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_result;
		    }
		}
	    }
	} else {
	    if ((0x10U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
		    = ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
		        ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_result
		        : ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
			    ? ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
			        ? ((0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater))
				    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__result_minmax
				    : (((0x17U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)) 
					& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
					   >> 0x1fU))
				        ? 0U : ((1U 
						 & (IData)(
							   (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result_expanded 
							    >> 0x24U)))
						 ? 
						(~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex)
						 : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__result_minmax)))
			        : ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
				    ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				       & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex)
				    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__result_minmax))
			    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__result_minmax));
	    } else {
		if ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
		    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
				      >> 1U)))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
				= ((0xffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result) 
				   | (0xff000000U & 
				      (VL_NEGATE_I((IData)(
							   (1U 
							    & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result) 
							       >> 3U)))) 
				       << 0x18U)));
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
				= ((0xff00ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result) 
				   | (0xff0000U & (
						   VL_NEGATE_I((IData)(
								       (1U 
									& ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result) 
									   >> 2U)))) 
						   << 0x10U)));
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
				= ((0xffff00ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result) 
				   | (0xff00U & (VL_NEGATE_I((IData)(
								     (1U 
								      & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result) 
									 >> 1U)))) 
						 << 8U)));
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
				= ((0xffffff00U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result) 
				   | (0xffU & VL_NEGATE_I((IData)(
								  (1U 
								   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result))))));
			}
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
			    = ((0xffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result) 
			       | (0xff000000U & (VL_NEGATE_I((IData)(
								     (1U 
								      & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result) 
									 >> 3U)))) 
						 << 0x18U)));
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
			    = ((0xff00ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result) 
			       | (0xff0000U & (VL_NEGATE_I((IData)(
								   (1U 
								    & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result) 
								       >> 2U)))) 
					       << 0x10U)));
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
			    = ((0xffff00ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result) 
			       | (0xff00U & (VL_NEGATE_I((IData)(
								 (1U 
								  & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result) 
								     >> 1U)))) 
					     << 8U)));
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
			    = ((0xffffff00U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result) 
			       | (0xffU & VL_NEGATE_I((IData)(
							      (1U 
							       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result))))));
		    }
		} else {
		    if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
			    = (1U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result) 
				     >> 3U));
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
			    = ((0xffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result) 
			       | (0xff000000U & (VL_NEGATE_I((IData)(
								     (1U 
								      & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result) 
									 >> 3U)))) 
						 << 0x18U)));
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
			    = ((0xff00ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result) 
			       | (0xff0000U & (VL_NEGATE_I((IData)(
								   (1U 
								    & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result) 
								       >> 2U)))) 
					       << 0x10U)));
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
			    = ((0xffff00ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result) 
			       | (0xff00U & (VL_NEGATE_I((IData)(
								 (1U 
								  & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result) 
								     >> 1U)))) 
					     << 8U)));
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
			    = ((0xffffff00U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result) 
			       | (0xffU & VL_NEGATE_I((IData)(
							      (1U 
							       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result))))));
		    }
		}
	    }
	}
    }
    // ALWAYS at ../rtl/riscv_ex_stage.sv:292
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_wdata_fw = 0U;
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_en_ex) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_wdata_fw 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result;
    }
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_en_ex) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_wdata_fw 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_result;
    }
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_access_ex) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_wdata_fw 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_rdata;
    }
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_op_en) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_wdata_fw 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_op_result;
    }
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_wdata_fw 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_op_result;
    }
    vlSymsp->TOP__top.riscv_core_i__DOT__id_stage_i__DOT____Vcellinp__registers_i__wdata_b_i 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
	    ? vlTOPp->debug_wdata_i : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_wdata_fw);
    // ALWAYS at ../rtl/riscv_id_stage.sv:761
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_c_fw_id 
	= ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_c_fw_mux_sel))
	    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_wdata_fw
	    : ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_c_fw_mux_sel))
	        ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata
	        : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_data_rc_id));
    // ALWAYS at ../rtl/riscv_id_stage.sv:729
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_fw_id 
	= ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_fw_mux_sel))
	    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_wdata_fw
	    : ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_fw_mux_sel))
	        ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata
	        : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[
	       (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
			 >> 0x14U))]));
    // ALWAYS at ../rtl/riscv_id_stage.sv:658
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_a_fw_id 
	= ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_a_fw_mux_sel))
	    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_wdata_fw
	    : ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_a_fw_mux_sel))
	        ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata
	        : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_data_ra_id));
    // ALWAYS at ../rtl/riscv_id_stage.sv:750
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operand_c 
	= ((0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_c_mux_sel))
	    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_c_fw_id
	    : ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_c_mux_sel))
	        ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_fw_id
	        : ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_c_mux_sel))
		    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_target
		    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_c_fw_id)));
    // ALWAYS at ../rtl/riscv_id_stage.sv:586
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_cnt_mux_sel) {
	if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_cnt_mux_sel) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_cnt_int 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_a_fw_id;
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_cnt_int 
	    = (0xfffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
			 >> 0x14U));
    }
    // ALWAYS at ../rtl/riscv_id_stage.sv:636
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operand_a 
	= ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel))
	    ? ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel))
	        ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_a_fw_id
	        : ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel))
		    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_a_fw_id
		    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_c_fw_id))
	    : ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel))
	        ? ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel))
		    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_fw_id
		    : ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_a_mux_sel)
		        ? 0U : (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
					 >> 0xfU))))
	        : ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel))
		    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_id
		    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_a_fw_id)));
    // ALWAYS at ../rtl/riscv_id_stage.sv:699
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b 
	= ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel))
	    ? ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel))
	        ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_fw_id
	        : ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel))
		    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_fw_id
		    : (0x1fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_fw_id)))
	    : ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel))
	        ? ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel))
		    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_a_fw_id
		    : ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel))
		        ? ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel))
			    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_i_type
			    : ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel))
			        ? ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel))
				    ? ((0xffffffe0U 
					& (VL_NEGATE_I((IData)(
							       (1U 
								& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
								   >> 0x18U)))) 
					   << 5U)) 
				       | (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						   >> 0x14U)))
				    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_i_type)
			        : ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel))
				    ? (0x7fffffffU 
				       & ((((IData)(1U) 
					    << (0x1fU 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						   >> 0x14U))) 
					   - (IData)(1U)) 
					  >> 1U)) : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_shuffle_type)))
		        : ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel))
			    ? ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel))
			        ? ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel))
				    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_vu_type
				    : ((0xffffffc0U 
					& (VL_NEGATE_I((IData)(
							       (1U 
								& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
								   >> 0x18U)))) 
					   << 6U)) 
				       | ((0x3eU & 
					   (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
					    >> 0x13U)) 
					  | (1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						   >> 0x19U)))))
			        : ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel))
				    ? (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						>> 0x19U))
				    : (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						>> 0x14U))))
			    : ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel))
			        ? ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel))
				    ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_compressed_id) 
					& (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_misaligned)))
				        ? 2U : 4U) : 
				   (0xfffff000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id))
			        : ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel))
				    ? ((0xfffff000U 
					& (VL_NEGATE_I((IData)(
							       (1U 
								& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
								   >> 0x1fU)))) 
					   << 0xcU)) 
				       | ((0xfe0U & 
					   (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
					    >> 0x14U)) 
					  | (0x1fU 
					     & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						>> 7U))))
				    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_i_type)))))
	        : ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel))
		    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_c_fw_id
		    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_fw_id)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_cnt 
	= ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_we_int))
	    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_cnt_int
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_wdata_int);
    // ALWAYS at ../rtl/riscv_id_stage.sv:1024
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_op_en) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operand_a;
    }
    // ALWAYS at ../rtl/riscv_id_stage.sv:713
    if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_vec_mode))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_vec 
	    = ((0xff000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b 
			       << 0x18U)) | ((0xff0000U 
					      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b 
						 << 0x10U)) 
					     | ((0xff00U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b 
						    << 8U)) 
						| (0xffU 
						   & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b))));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_shuffle_type 
	    = ((0x3000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
			      >> 3U)) | ((0x30000U 
					  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
					     >> 7U)) 
					 | ((0x300U 
					     & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						>> 0xdU)) 
					    | ((2U 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						   >> 0x13U)) 
					       | (1U 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						     >> 0x19U))))));
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_vec 
	    = ((0xffff0000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b 
			       << 0x10U)) | (0xffffU 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_shuffle_type 
	    = ((0x10000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
			    >> 4U)) | (1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
					     >> 0x19U)));
    }
    // ALWAYS at ../rtl/riscv_str_ops.sv:41
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_ready = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_NS 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_CS;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_active = 1U;
    if ((0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_CS))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_active = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_ready = 1U;
	if (((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_operator)) 
	     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_op_en))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_ready = 0U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_NS = 1U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_intermediate 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand;
	}
    } else {
	if ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_CS))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_NS = 2U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_intermediate;
	    if (((0x45U == (0xffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_)) 
		 | (0x65U == (0xffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_)))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
		    = (0x33U | (0xffffff00U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_));
	    }
	    if (((0x45U == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
				     >> 8U))) | (0x65U 
						 == 
						 (0xffU 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
						     >> 8U))))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
		    = (0x3300U | (0xffff00ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_));
	    }
	    if (((0x45U == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
				     >> 0x10U))) | 
		 (0x65U == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
				     >> 0x10U))))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
		    = (0x330000U | (0xff00ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_));
	    }
	    if (((0x45U == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
				     >> 0x18U))) | 
		 (0x65U == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
				     >> 0x18U))))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
		    = (0x33000000U | (0xffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_));
	    }
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_intermediate 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_;
	} else {
	    if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_CS))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_NS = 3U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_intermediate;
		if (((0x53U == (0xffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_)) 
		     | (0x73U == (0xffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_)))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
			= (0x35U | (0xffffff00U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_));
		}
		if (((0x53U == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
					 >> 8U))) | 
		     (0x73U == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
					 >> 8U))))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
			= (0x3500U | (0xffff00ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_));
		}
		if (((0x53U == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
					 >> 0x10U))) 
		     | (0x73U == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
					   >> 0x10U))))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
			= (0x350000U | (0xff00ffffU 
					& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_));
		}
		if (((0x53U == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
					 >> 0x18U))) 
		     | (0x73U == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
					   >> 0x18U))))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
			= (0x35000000U | (0xffffffU 
					  & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_));
		}
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_intermediate 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_;
	    } else {
		if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_CS))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_NS = 4U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
			= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_intermediate;
		    if (((0x4cU == (0xffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_)) 
			 | (0x6cU == (0xffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_)))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
			    = (0x31U | (0xffffff00U 
					& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_));
		    }
		    if (((0x4cU == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
					     >> 8U))) 
			 | (0x6cU == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
					       >> 8U))))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
			    = (0x3100U | (0xffff00ffU 
					  & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_));
		    }
		    if (((0x4cU == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
					     >> 0x10U))) 
			 | (0x6cU == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
					       >> 0x10U))))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
			    = (0x310000U | (0xff00ffffU 
					    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_));
		    }
		    if (((0x4cU == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
					     >> 0x18U))) 
			 | (0x6cU == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
					       >> 0x18U))))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
			    = (0x31000000U | (0xffffffU 
					      & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_));
		    }
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_intermediate 
			= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_;
		} else {
		    if ((4U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_CS))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_ready = 1U;
			if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_ready) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_NS = 0U;
			}
		    }
		}
	    }
	}
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operand_b 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__scalar_replication)
	    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_vec
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b);
    // ALWAYS at ../rtl/riscv_str_ops.sv:109
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_op_en) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_operator))) {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_operator))) {
		VL_WRITEF("%20t: Exec Rot13 instruction\n",
			  64,VL_TIME_Q());
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_op_result 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand;
	    } else {
		VL_WRITEF("%20t: Exec Leet instruction\n",
			  64,VL_TIME_Q());
		if ((4U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_CS))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_op_result 
			= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_intermediate;
		}
	    }
	} else {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_operator))) {
		VL_WRITEF("%20t: Exec Lower instruction\n",
			  64,VL_TIME_Q());
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_op_result 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand;
	    } else {
		VL_WRITEF("%20t: Exec Upper instruction\n",
			  64,VL_TIME_Q());
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_op_result 
		    = ((0xffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_op_result) 
		       | (0xff000000U & ((((0x61U <= 
					    (0xffU 
					     & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand 
						>> 0x18U))) 
					   & (0x7aU 
					      >= (0xffU 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand 
						     >> 0x18U))))
					   ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand 
					       >> 0x18U) 
					      - (IData)(0x20U))
					   : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand 
					      >> 0x18U)) 
					 << 0x18U)));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_op_result 
		    = ((0xff00ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_op_result) 
		       | (0xff0000U & ((((0x61U <= 
					  (0xffU & 
					   (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand 
					    >> 0x10U))) 
					 & (0x7aU >= 
					    (0xffU 
					     & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand 
						>> 0x10U))))
					 ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand 
					     >> 0x10U) 
					    - (IData)(0x20U))
					 : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand 
					    >> 0x10U)) 
				       << 0x10U)));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_op_result 
		    = ((0xffff00ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_op_result) 
		       | (0xff00U & ((((0x61U <= (0xffU 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand 
						     >> 8U))) 
				       & (0x7aU >= 
					  (0xffU & 
					   (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand 
					    >> 8U))))
				       ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand 
					   >> 8U) - (IData)(0x20U))
				       : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand 
					  >> 8U)) << 8U)));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_op_result 
		    = ((0xffffff00U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_op_result) 
		       | (0xffU & (((0x61U <= (0xffU 
					       & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand)) 
				    & (0x7aU >= (0xffU 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand)))
				    ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand 
				       - (IData)(0x20U))
				    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand)));
	    }
	}
    }
    // ALWAYS at ../rtl/riscv_id_stage.sv:1033
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operand_a;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand2 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operand_b;
    }
    // ALWAYS at ../rtl/include/riscv_mac_ops.sv:124
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_ready = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_ns 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_cs;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_active = 1U;
    if ((0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_cs))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_active = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_ready = 1U;
	if (((0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator)) 
	     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_ready = 0U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_ns = 1U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_operand 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1;
	}
    } else {
	if ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_cs))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_ns = 2U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_mult1 
		= (0xffffU & ((0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_operand 
					>> 0x18U)) 
			      * (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_operand 
					  >> 0x10U))));
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_mult2 
		= (0xffffU & ((0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_operand 
					>> 8U)) * (0xffU 
						   & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_operand)));
	} else {
	    if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_cs))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_ns = 3U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_add 
		    = ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_mult1) 
		       + (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_mult2));
	    } else {
		if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_cs))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_ready = 1U;
		    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_ready) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_ns = 0U;
		    }
		}
	    }
	}
    }
    // ALWAYS at ../rtl/include/riscv_mac_ops.sv:170
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_ready = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_ns 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_cs;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_active = 1U;
    if ((0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_cs))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_active = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_ready = 1U;
	if (((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator)) 
	     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_ready = 0U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_ns = 1U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_operand_1 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_operand_2 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand2;
	}
    } else {
	if ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_cs))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_ns = 2U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_mult1 
		= (0xffffU & ((0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_operand_1 
					>> 0x18U)) 
			      * (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_operand_2 
					  >> 0x18U))));
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_mult2 
		= (0xffffU & ((0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_operand_1 
					>> 0x10U)) 
			      * (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_operand_2 
					  >> 0x10U))));
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_mult3 
		= (0xffffU & ((0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_operand_1 
					>> 8U)) * (0xffU 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_operand_2 
						      >> 8U))));
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_mult4 
		= (0xffffU & ((0xffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_operand_1) 
			      * (0xffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_operand_2)));
	} else {
	    if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_cs))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_ns = 3U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_add 
		    = ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_mult1) 
			 + (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_mult2)) 
			+ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_mult3)) 
		       + (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_mult4));
	    } else {
		if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_cs))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_ready = 1U;
		    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_ready) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_ns = 0U;
		    }
		}
	    }
	}
    }
    // ALWAYS at ../rtl/include/riscv_mac_ops.sv:438
    if (((6U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator)) 
	 & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en))) {
	if (((((((((0U == vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1) 
		   | (1U == vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1)) 
		  | (2U == vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1)) 
		 | (3U == vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1)) 
		| (4U == vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1)) 
	       | (5U == vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1)) 
	      | (6U == vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1)) 
	     | (7U == vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1))) {
	    if ((0U == vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w0 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand2;
	    } else {
		if ((1U == vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1)) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w1 
			= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand2;
		} else {
		    if ((2U == vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1)) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w2 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand2;
		    } else {
			if ((3U == vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1)) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w3 
				= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand2;
			} else {
			    if ((4U == vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1)) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w4 
				    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand2;
			    } else {
				if ((5U == vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1)) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w5 
					= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand2;
				} else {
				    if ((6U == vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1)) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w6 
					    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand2;
				    } else {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w7 
					    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand2;
				    }
				}
			    }
			}
		    }
		}
	    }
	} else {
	    if ((8U == vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w8 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand2;
	    }
	}
    }
    // ALWAYS at ../rtl/include/riscv_mac_ops.sv:456
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en) {
	if ((0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator))) {
	    if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_cs))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_op_result 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_add;
	    }
	} else {
	    if ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator))) {
		if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_cs))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_op_result 
			= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_add;
		}
	    }
	}
    }
    // ALWAYS at ../rtl/include/riscv_mac_ops.sv:237
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_ns 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_cs;
    if ((0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_cs))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_ready = 1U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_active = 0U;
	if (((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator)) 
	     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__max 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand2;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_ns = 1U;
	}
    } else {
	if ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_cs))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_ready = 0U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_active = 1U;
	    if ((vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_cnt 
		 < ((IData)(1U) + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__max))) {
		if ((1U & (~ (IData)(vlTOPp->clk_i)))) {
		    vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data[(0xfU 
										& (vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_cnt 
										- (IData)(1U)))] 
			= vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_ns = 1U;
		}
	    } else {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_ns = 2U;
	    }
	} else {
	    if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_cs))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid0_0 
		    = (VL_ULL(0x3ffffffff) & ((VL_EXTENDS_QI(34,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w1) 
					       + VL_EXTENDS_QI(34,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w2)) 
					      + VL_EXTENDS_QI(34,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w0)));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_ready = 0U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_active = 1U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid0_1 
		    = (VL_ULL(0x3ffffffff) & ((VL_EXTENDS_QI(34,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w0) 
					       - VL_EXTENDS_QI(34,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w1)) 
					      + VL_EXTENDS_QI(34,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w2)));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_ns = 5U;
		VL_EXTEND_WI(67,32, __Vtemp37, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0U]);
		VL_EXTEND_WI(67,32, __Vtemp38, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [8U]);
		VL_SUB_W(3, __Vtemp39, __Vtemp37, __Vtemp38);
		VL_EXTEND_WI(67,32, __Vtemp40, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [2U]);
		VL_SUB_W(3, __Vtemp41, __Vtemp39, __Vtemp40);
		VL_EXTEND_WI(67,32, __Vtemp42, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xaU]);
		VL_ADD_W(3, __Vtemp43, __Vtemp41, __Vtemp42);
		__Vtemp44[0U] = __Vtemp43[0U];
		__Vtemp44[1U] = __Vtemp43[1U];
		__Vtemp44[2U] = (7U & __Vtemp43[2U]);
		VL_EXTEND_WI(67,32, __Vtemp45, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w0);
		VL_MUL_W(3, __Vtemp46, __Vtemp44, __Vtemp45);
		VL_SHIFTL_WWI(67,67,32, __Vtemp47, __Vtemp46, 1U);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_0[0U] 
		    = __Vtemp47[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_0[1U] 
		    = __Vtemp47[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_0[2U] 
		    = (7U & __Vtemp47[2U]);
		VL_EXTEND_WI(68,32, __Vtemp51, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [1U]);
		VL_EXTEND_WI(68,32, __Vtemp52, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [9U]);
		VL_SUB_W(3, __Vtemp53, __Vtemp51, __Vtemp52);
		VL_EXTEND_WI(68,32, __Vtemp54, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [2U]);
		VL_ADD_W(3, __Vtemp55, __Vtemp53, __Vtemp54);
		VL_EXTEND_WI(68,32, __Vtemp56, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xaU]);
		VL_SUB_W(3, __Vtemp57, __Vtemp55, __Vtemp56);
		__Vtemp58[0U] = __Vtemp57[0U];
		__Vtemp58[1U] = __Vtemp57[1U];
		__Vtemp58[2U] = (0xfU & __Vtemp57[2U]);
		VL_EXTEND_WQ(68,34, __Vtemp59, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid0_0);
		VL_MUL_W(3, __Vtemp60, __Vtemp58, __Vtemp59);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_1[0U] 
		    = __Vtemp60[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_1[1U] 
		    = __Vtemp60[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_1[2U] 
		    = (0xfU & __Vtemp60[2U]);
		VL_EXTEND_WI(68,32, __Vtemp64, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [1U]);
		VL_NEGATE_W(3, __Vtemp65, __Vtemp64);
		VL_EXTEND_WI(68,32, __Vtemp66, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [9U]);
		VL_ADD_W(3, __Vtemp67, __Vtemp65, __Vtemp66);
		VL_EXTEND_WI(68,32, __Vtemp68, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [2U]);
		VL_ADD_W(3, __Vtemp69, __Vtemp67, __Vtemp68);
		VL_EXTEND_WI(68,32, __Vtemp70, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xaU]);
		VL_SUB_W(3, __Vtemp71, __Vtemp69, __Vtemp70);
		__Vtemp72[0U] = __Vtemp71[0U];
		__Vtemp72[1U] = __Vtemp71[1U];
		__Vtemp72[2U] = (0xfU & __Vtemp71[2U]);
		VL_EXTEND_WQ(68,34, __Vtemp73, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid0_1);
		VL_MUL_W(3, __Vtemp74, __Vtemp72, __Vtemp73);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_2[0U] 
		    = __Vtemp74[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_2[1U] 
		    = __Vtemp74[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_2[2U] 
		    = (0xfU & __Vtemp74[2U]);
		VL_EXTEND_WI(67,32, __Vtemp78, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [1U]);
		VL_EXTEND_WI(67,32, __Vtemp79, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [9U]);
		VL_SUB_W(3, __Vtemp80, __Vtemp78, __Vtemp79);
		VL_EXTEND_WI(67,32, __Vtemp81, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [3U]);
		VL_SUB_W(3, __Vtemp82, __Vtemp80, __Vtemp81);
		VL_EXTEND_WI(67,32, __Vtemp83, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xbU]);
		VL_ADD_W(3, __Vtemp84, __Vtemp82, __Vtemp83);
		__Vtemp85[0U] = __Vtemp84[0U];
		__Vtemp85[1U] = __Vtemp84[1U];
		__Vtemp85[2U] = (7U & __Vtemp84[2U]);
		VL_EXTEND_WI(67,32, __Vtemp86, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w2);
		VL_MUL_W(3, __Vtemp87, __Vtemp85, __Vtemp86);
		VL_SHIFTL_WWI(67,67,32, __Vtemp88, __Vtemp87, 1U);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_3[0U] 
		    = __Vtemp88[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_3[1U] 
		    = __Vtemp88[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_3[2U] 
		    = (7U & __Vtemp88[2U]);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid1_0 
		    = (VL_ULL(0xfffffffff) & ((((((
						   ((VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w0) 
						     + 
						     VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w3)) 
						    + 
						    VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w6)) 
						   + 
						   VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w1)) 
						  + 
						  VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w4)) 
						 + 
						 VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w7)) 
						+ VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w2)) 
					       + VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w5)) 
					      + VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w8)));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid1_1 
		    = (VL_ULL(0xfffffffff) & ((((((
						   ((VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w0) 
						     + 
						     VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w3)) 
						    + 
						    VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w6)) 
						   - 
						   VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w1)) 
						  - 
						  VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w4)) 
						 - 
						 VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w7)) 
						+ VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w2)) 
					       + VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w5)) 
					      + VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w8)));
		VL_EXTEND_WI(69,32, __Vtemp92, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [4U]);
		VL_EXTEND_WI(69,32, __Vtemp93, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [8U]);
		VL_ADD_W(3, __Vtemp94, __Vtemp92, __Vtemp93);
		VL_EXTEND_WI(69,32, __Vtemp95, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [6U]);
		VL_SUB_W(3, __Vtemp96, __Vtemp94, __Vtemp95);
		VL_EXTEND_WI(69,32, __Vtemp97, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xaU]);
		VL_SUB_W(3, __Vtemp98, __Vtemp96, __Vtemp97);
		__Vtemp99[0U] = __Vtemp98[0U];
		__Vtemp99[1U] = __Vtemp98[1U];
		__Vtemp99[2U] = (0x1fU & __Vtemp98[2U]);
		VL_EXTEND_WI(69,32, __Vtemp101, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w0);
		VL_EXTEND_WI(69,32, __Vtemp102, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w3);
		VL_ADD_W(3, __Vtemp103, __Vtemp101, __Vtemp102);
		VL_EXTEND_WI(69,32, __Vtemp104, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w6);
		VL_ADD_W(3, __Vtemp105, __Vtemp103, __Vtemp104);
		__Vtemp106[0U] = __Vtemp105[0U];
		__Vtemp106[1U] = __Vtemp105[1U];
		__Vtemp106[2U] = (0x1fU & __Vtemp105[2U]);
		VL_MUL_W(3, __Vtemp107, __Vtemp99, __Vtemp106);
		VL_SHIFTL_WWI(69,69,32, __Vtemp108, __Vtemp107, 1U);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_0[0U] 
		    = __Vtemp108[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_0[1U] 
		    = __Vtemp108[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_0[2U] 
		    = (0x1fU & __Vtemp108[2U]);
		VL_EXTEND_WI(70,32, __Vtemp112, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [5U]);
		VL_EXTEND_WI(70,32, __Vtemp113, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [9U]);
		VL_ADD_W(3, __Vtemp114, __Vtemp112, __Vtemp113);
		VL_EXTEND_WI(70,32, __Vtemp115, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [6U]);
		VL_ADD_W(3, __Vtemp116, __Vtemp114, __Vtemp115);
		VL_EXTEND_WI(70,32, __Vtemp117, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xaU]);
		VL_ADD_W(3, __Vtemp118, __Vtemp116, __Vtemp117);
		__Vtemp119[0U] = __Vtemp118[0U];
		__Vtemp119[1U] = __Vtemp118[1U];
		__Vtemp119[2U] = (0x3fU & __Vtemp118[2U]);
		VL_EXTEND_WQ(70,36, __Vtemp120, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid1_0);
		VL_MUL_W(3, __Vtemp121, __Vtemp119, __Vtemp120);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_1[0U] 
		    = __Vtemp121[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_1[1U] 
		    = __Vtemp121[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_1[2U] 
		    = (0x3fU & __Vtemp121[2U]);
		VL_EXTEND_WI(70,32, __Vtemp125, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [5U]);
		VL_NEGATE_W(3, __Vtemp126, __Vtemp125);
		VL_EXTEND_WI(70,32, __Vtemp127, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [9U]);
		VL_SUB_W(3, __Vtemp128, __Vtemp126, __Vtemp127);
		VL_EXTEND_WI(70,32, __Vtemp129, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [6U]);
		VL_ADD_W(3, __Vtemp130, __Vtemp128, __Vtemp129);
		VL_EXTEND_WI(70,32, __Vtemp131, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xaU]);
		VL_ADD_W(3, __Vtemp132, __Vtemp130, __Vtemp131);
		__Vtemp133[0U] = __Vtemp132[0U];
		__Vtemp133[1U] = __Vtemp132[1U];
		__Vtemp133[2U] = (0x3fU & __Vtemp132[2U]);
		VL_EXTEND_WQ(70,36, __Vtemp134, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid1_1);
		VL_MUL_W(3, __Vtemp135, __Vtemp133, __Vtemp134);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_2[0U] 
		    = __Vtemp135[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_2[1U] 
		    = __Vtemp135[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_2[2U] 
		    = (0x3fU & __Vtemp135[2U]);
		VL_EXTEND_WI(69,32, __Vtemp139, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [5U]);
		VL_EXTEND_WI(69,32, __Vtemp140, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [9U]);
		VL_ADD_W(3, __Vtemp141, __Vtemp139, __Vtemp140);
		VL_EXTEND_WI(69,32, __Vtemp142, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [7U]);
		VL_SUB_W(3, __Vtemp143, __Vtemp141, __Vtemp142);
		VL_EXTEND_WI(69,32, __Vtemp144, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xbU]);
		VL_SUB_W(3, __Vtemp145, __Vtemp143, __Vtemp144);
		__Vtemp146[0U] = __Vtemp145[0U];
		__Vtemp146[1U] = __Vtemp145[1U];
		__Vtemp146[2U] = (0x1fU & __Vtemp145[2U]);
		VL_EXTEND_WI(69,32, __Vtemp148, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w2);
		VL_EXTEND_WI(69,32, __Vtemp149, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w5);
		VL_ADD_W(3, __Vtemp150, __Vtemp148, __Vtemp149);
		VL_EXTEND_WI(69,32, __Vtemp151, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w8);
		VL_ADD_W(3, __Vtemp152, __Vtemp150, __Vtemp151);
		__Vtemp153[0U] = __Vtemp152[0U];
		__Vtemp153[1U] = __Vtemp152[1U];
		__Vtemp153[2U] = (0x1fU & __Vtemp152[2U]);
		VL_MUL_W(3, __Vtemp154, __Vtemp146, __Vtemp153);
		VL_SHIFTL_WWI(69,69,32, __Vtemp155, __Vtemp154, 1U);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_3[0U] 
		    = __Vtemp155[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_3[1U] 
		    = __Vtemp155[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_3[2U] 
		    = (0x1fU & __Vtemp155[2U]);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid2_0 
		    = (VL_ULL(0xfffffffff) & ((((((
						   ((VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w0) 
						     - 
						     VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w3)) 
						    + 
						    VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w6)) 
						   + 
						   VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w1)) 
						  - 
						  VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w4)) 
						 + 
						 VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w7)) 
						+ VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w2)) 
					       - VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w5)) 
					      + VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w8)));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid2_1 
		    = (VL_ULL(0xfffffffff) & ((((((
						   ((VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w0) 
						     - 
						     VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w3)) 
						    + 
						    VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w6)) 
						   - 
						   VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w1)) 
						  + 
						  VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w4)) 
						 - 
						 VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w7)) 
						+ VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w2)) 
					       - VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w5)) 
					      + VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w8)));
		VL_EXTEND_WI(69,32, __Vtemp159, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [4U]);
		VL_NEGATE_W(3, __Vtemp160, __Vtemp159);
		VL_EXTEND_WI(69,32, __Vtemp161, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [8U]);
		VL_ADD_W(3, __Vtemp162, __Vtemp160, __Vtemp161);
		VL_EXTEND_WI(69,32, __Vtemp163, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [6U]);
		VL_ADD_W(3, __Vtemp164, __Vtemp162, __Vtemp163);
		VL_EXTEND_WI(69,32, __Vtemp165, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xaU]);
		VL_SUB_W(3, __Vtemp166, __Vtemp164, __Vtemp165);
		__Vtemp167[0U] = __Vtemp166[0U];
		__Vtemp167[1U] = __Vtemp166[1U];
		__Vtemp167[2U] = (0x1fU & __Vtemp166[2U]);
		VL_EXTEND_WI(69,32, __Vtemp169, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w0);
		VL_EXTEND_WI(69,32, __Vtemp170, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w3);
		VL_SUB_W(3, __Vtemp171, __Vtemp169, __Vtemp170);
		VL_EXTEND_WI(69,32, __Vtemp172, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w6);
		VL_ADD_W(3, __Vtemp173, __Vtemp171, __Vtemp172);
		__Vtemp174[0U] = __Vtemp173[0U];
		__Vtemp174[1U] = __Vtemp173[1U];
		__Vtemp174[2U] = (0x1fU & __Vtemp173[2U]);
		VL_MUL_W(3, __Vtemp175, __Vtemp167, __Vtemp174);
		VL_SHIFTL_WWI(69,69,32, __Vtemp176, __Vtemp175, 1U);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_0[0U] 
		    = __Vtemp176[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_0[1U] 
		    = __Vtemp176[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_0[2U] 
		    = (0x1fU & __Vtemp176[2U]);
		VL_EXTEND_WI(70,32, __Vtemp180, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [5U]);
		VL_NEGATE_W(3, __Vtemp181, __Vtemp180);
		VL_EXTEND_WI(70,32, __Vtemp182, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [9U]);
		VL_ADD_W(3, __Vtemp183, __Vtemp181, __Vtemp182);
		VL_EXTEND_WI(70,32, __Vtemp184, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [6U]);
		VL_SUB_W(3, __Vtemp185, __Vtemp183, __Vtemp184);
		VL_EXTEND_WI(70,32, __Vtemp186, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xaU]);
		VL_ADD_W(3, __Vtemp187, __Vtemp185, __Vtemp186);
		__Vtemp188[0U] = __Vtemp187[0U];
		__Vtemp188[1U] = __Vtemp187[1U];
		__Vtemp188[2U] = (0x3fU & __Vtemp187[2U]);
		VL_EXTEND_WQ(70,36, __Vtemp189, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid2_0);
		VL_MUL_W(3, __Vtemp190, __Vtemp188, __Vtemp189);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_1[0U] 
		    = __Vtemp190[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_1[1U] 
		    = __Vtemp190[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_1[2U] 
		    = (0x3fU & __Vtemp190[2U]);
		VL_EXTEND_WI(70,32, __Vtemp194, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [5U]);
		VL_EXTEND_WI(70,32, __Vtemp195, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [9U]);
		VL_SUB_W(3, __Vtemp196, __Vtemp194, __Vtemp195);
		VL_EXTEND_WI(70,32, __Vtemp197, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [6U]);
		VL_SUB_W(3, __Vtemp198, __Vtemp196, __Vtemp197);
		VL_EXTEND_WI(70,32, __Vtemp199, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xaU]);
		VL_ADD_W(3, __Vtemp200, __Vtemp198, __Vtemp199);
		__Vtemp201[0U] = __Vtemp200[0U];
		__Vtemp201[1U] = __Vtemp200[1U];
		__Vtemp201[2U] = (0x3fU & __Vtemp200[2U]);
		VL_EXTEND_WQ(70,36, __Vtemp202, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid2_1);
		VL_MUL_W(3, __Vtemp203, __Vtemp201, __Vtemp202);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_2[0U] 
		    = __Vtemp203[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_2[1U] 
		    = __Vtemp203[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_2[2U] 
		    = (0x3fU & __Vtemp203[2U]);
		VL_EXTEND_WI(69,32, __Vtemp207, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [5U]);
		VL_NEGATE_W(3, __Vtemp208, __Vtemp207);
		VL_EXTEND_WI(69,32, __Vtemp209, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [9U]);
		VL_ADD_W(3, __Vtemp210, __Vtemp208, __Vtemp209);
		VL_EXTEND_WI(69,32, __Vtemp211, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [7U]);
		VL_ADD_W(3, __Vtemp212, __Vtemp210, __Vtemp211);
		VL_EXTEND_WI(69,32, __Vtemp213, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xbU]);
		VL_SUB_W(3, __Vtemp214, __Vtemp212, __Vtemp213);
		__Vtemp215[0U] = __Vtemp214[0U];
		__Vtemp215[1U] = __Vtemp214[1U];
		__Vtemp215[2U] = (0x1fU & __Vtemp214[2U]);
		VL_EXTEND_WI(69,32, __Vtemp217, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w2);
		VL_EXTEND_WI(69,32, __Vtemp218, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w5);
		VL_SUB_W(3, __Vtemp219, __Vtemp217, __Vtemp218);
		VL_EXTEND_WI(69,32, __Vtemp220, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w8);
		VL_ADD_W(3, __Vtemp221, __Vtemp219, __Vtemp220);
		__Vtemp222[0U] = __Vtemp221[0U];
		__Vtemp222[1U] = __Vtemp221[1U];
		__Vtemp222[2U] = (0x1fU & __Vtemp221[2U]);
		VL_MUL_W(3, __Vtemp223, __Vtemp215, __Vtemp222);
		VL_SHIFTL_WWI(69,69,32, __Vtemp224, __Vtemp223, 1U);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_3[0U] 
		    = __Vtemp224[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_3[1U] 
		    = __Vtemp224[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_3[2U] 
		    = (0x1fU & __Vtemp224[2U]);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid3_0 
		    = (VL_ULL(0x3ffffffff) & ((VL_EXTENDS_QI(34,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w6) 
					       + VL_EXTENDS_QI(34,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w7)) 
					      + VL_EXTENDS_QI(34,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w8)));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid3_1 
		    = (VL_ULL(0x3ffffffff) & ((VL_EXTENDS_QI(34,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w6) 
					       - VL_EXTENDS_QI(34,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w7)) 
					      + VL_EXTENDS_QI(34,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w8)));
		VL_EXTEND_WI(67,32, __Vtemp228, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [4U]);
		VL_EXTEND_WI(67,32, __Vtemp229, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xcU]);
		VL_SUB_W(3, __Vtemp230, __Vtemp228, __Vtemp229);
		VL_EXTEND_WI(67,32, __Vtemp231, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [6U]);
		VL_SUB_W(3, __Vtemp232, __Vtemp230, __Vtemp231);
		VL_EXTEND_WI(67,32, __Vtemp233, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xeU]);
		VL_ADD_W(3, __Vtemp234, __Vtemp232, __Vtemp233);
		__Vtemp235[0U] = __Vtemp234[0U];
		__Vtemp235[1U] = __Vtemp234[1U];
		__Vtemp235[2U] = (7U & __Vtemp234[2U]);
		VL_EXTEND_WI(67,32, __Vtemp236, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w6);
		VL_MUL_W(3, __Vtemp237, __Vtemp235, __Vtemp236);
		VL_SHIFTL_WWI(67,67,32, __Vtemp238, __Vtemp237, 1U);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_0[0U] 
		    = __Vtemp238[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_0[1U] 
		    = __Vtemp238[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_0[2U] 
		    = (7U & __Vtemp238[2U]);
		VL_EXTEND_WI(68,32, __Vtemp242, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [5U]);
		VL_EXTEND_WI(68,32, __Vtemp243, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xdU]);
		VL_SUB_W(3, __Vtemp244, __Vtemp242, __Vtemp243);
		VL_EXTEND_WI(68,32, __Vtemp245, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [6U]);
		VL_ADD_W(3, __Vtemp246, __Vtemp244, __Vtemp245);
		VL_EXTEND_WI(68,32, __Vtemp247, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xeU]);
		VL_SUB_W(3, __Vtemp248, __Vtemp246, __Vtemp247);
		__Vtemp249[0U] = __Vtemp248[0U];
		__Vtemp249[1U] = __Vtemp248[1U];
		__Vtemp249[2U] = (0xfU & __Vtemp248[2U]);
		VL_EXTEND_WQ(68,34, __Vtemp250, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid3_0);
		VL_MUL_W(3, __Vtemp251, __Vtemp249, __Vtemp250);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_1[0U] 
		    = __Vtemp251[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_1[1U] 
		    = __Vtemp251[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_1[2U] 
		    = (0xfU & __Vtemp251[2U]);
		VL_EXTEND_WI(68,32, __Vtemp255, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [5U]);
		VL_NEGATE_W(3, __Vtemp256, __Vtemp255);
		VL_EXTEND_WI(68,32, __Vtemp257, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xdU]);
		VL_ADD_W(3, __Vtemp258, __Vtemp256, __Vtemp257);
		VL_EXTEND_WI(68,32, __Vtemp259, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [6U]);
		VL_ADD_W(3, __Vtemp260, __Vtemp258, __Vtemp259);
		VL_EXTEND_WI(68,32, __Vtemp261, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xeU]);
		VL_SUB_W(3, __Vtemp262, __Vtemp260, __Vtemp261);
		__Vtemp263[0U] = __Vtemp262[0U];
		__Vtemp263[1U] = __Vtemp262[1U];
		__Vtemp263[2U] = (0xfU & __Vtemp262[2U]);
		VL_EXTEND_WQ(68,34, __Vtemp264, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid3_1);
		VL_MUL_W(3, __Vtemp265, __Vtemp263, __Vtemp264);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_2[0U] 
		    = __Vtemp265[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_2[1U] 
		    = __Vtemp265[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_2[2U] 
		    = (0xfU & __Vtemp265[2U]);
		VL_EXTEND_WI(67,32, __Vtemp269, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [5U]);
		VL_EXTEND_WI(67,32, __Vtemp270, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xdU]);
		VL_SUB_W(3, __Vtemp271, __Vtemp269, __Vtemp270);
		VL_EXTEND_WI(67,32, __Vtemp272, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [7U]);
		VL_SUB_W(3, __Vtemp273, __Vtemp271, __Vtemp272);
		VL_EXTEND_WI(67,32, __Vtemp274, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xfU]);
		VL_ADD_W(3, __Vtemp275, __Vtemp273, __Vtemp274);
		__Vtemp276[0U] = __Vtemp275[0U];
		__Vtemp276[1U] = __Vtemp275[1U];
		__Vtemp276[2U] = (7U & __Vtemp275[2U]);
		VL_EXTEND_WI(67,32, __Vtemp277, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w8);
		VL_MUL_W(3, __Vtemp278, __Vtemp276, __Vtemp277);
		VL_SHIFTL_WWI(67,67,32, __Vtemp279, __Vtemp278, 1U);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_3[0U] 
		    = __Vtemp279[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_3[1U] 
		    = __Vtemp279[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_3[2U] 
		    = (7U & __Vtemp279[2U]);
		VL_EXTENDS_WW(71,67, __Vtemp282, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_0);
		VL_EXTENDS_WW(71,68, __Vtemp283, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_1);
		VL_ADD_W(3, __Vtemp284, __Vtemp282, __Vtemp283);
		VL_EXTENDS_WW(71,68, __Vtemp285, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_2);
		VL_ADD_W(3, __Vtemp286, __Vtemp284, __Vtemp285);
		VL_SHIFTL_WWI(71,71,32, __Vtemp287, __Vtemp286, 1U);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0[0U] 
		    = __Vtemp287[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0[1U] 
		    = __Vtemp287[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0[2U] 
		    = (0x7fU & __Vtemp287[2U]);
		VL_EXTENDS_WW(70,68, __Vtemp290, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_1);
		VL_EXTENDS_WW(70,68, __Vtemp291, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_2);
		VL_SUB_W(3, __Vtemp292, __Vtemp290, __Vtemp291);
		VL_EXTENDS_WW(70,67, __Vtemp293, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_3);
		VL_SUB_W(3, __Vtemp294, __Vtemp292, __Vtemp293);
		VL_SHIFTL_WWI(70,70,32, __Vtemp295, __Vtemp294, 1U);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_1[0U] 
		    = __Vtemp295[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_1[1U] 
		    = __Vtemp295[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_1[2U] 
		    = (0x3fU & __Vtemp295[2U]);
		VL_EXTENDS_WW(73,69, __Vtemp298, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_0);
		VL_EXTENDS_WW(73,70, __Vtemp299, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_1);
		VL_ADD_W(3, __Vtemp300, __Vtemp298, __Vtemp299);
		VL_EXTENDS_WW(73,70, __Vtemp301, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_2);
		VL_ADD_W(3, __Vtemp302, __Vtemp300, __Vtemp301);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0[0U] 
		    = __Vtemp302[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0[1U] 
		    = __Vtemp302[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0[2U] 
		    = (0x1ffU & __Vtemp302[2U]);
		VL_EXTENDS_WW(72,70, __Vtemp305, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_1);
		VL_EXTENDS_WW(72,70, __Vtemp306, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_2);
		VL_SUB_W(3, __Vtemp307, __Vtemp305, __Vtemp306);
		VL_EXTENDS_WW(72,69, __Vtemp308, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_3);
		VL_SUB_W(3, __Vtemp309, __Vtemp307, __Vtemp308);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_1[0U] 
		    = __Vtemp309[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_1[1U] 
		    = __Vtemp309[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_1[2U] 
		    = (0xffU & __Vtemp309[2U]);
		VL_EXTENDS_WW(73,69, __Vtemp312, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_0);
		VL_EXTENDS_WW(73,70, __Vtemp313, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_1);
		VL_ADD_W(3, __Vtemp314, __Vtemp312, __Vtemp313);
		VL_EXTENDS_WW(73,70, __Vtemp315, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_2);
		VL_ADD_W(3, __Vtemp316, __Vtemp314, __Vtemp315);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0[0U] 
		    = __Vtemp316[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0[1U] 
		    = __Vtemp316[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0[2U] 
		    = (0x1ffU & __Vtemp316[2U]);
		VL_EXTENDS_WW(72,70, __Vtemp319, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_1);
		VL_EXTENDS_WW(72,70, __Vtemp320, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_2);
		VL_SUB_W(3, __Vtemp321, __Vtemp319, __Vtemp320);
		VL_EXTENDS_WW(72,69, __Vtemp322, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_3);
		VL_SUB_W(3, __Vtemp323, __Vtemp321, __Vtemp322);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_1[0U] 
		    = __Vtemp323[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_1[1U] 
		    = __Vtemp323[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_1[2U] 
		    = (0xffU & __Vtemp323[2U]);
		VL_EXTENDS_WW(71,67, __Vtemp326, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_0);
		VL_EXTENDS_WW(71,68, __Vtemp327, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_1);
		VL_ADD_W(3, __Vtemp328, __Vtemp326, __Vtemp327);
		VL_EXTENDS_WW(71,68, __Vtemp329, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_2);
		VL_ADD_W(3, __Vtemp330, __Vtemp328, __Vtemp329);
		VL_SHIFTL_WWI(71,71,32, __Vtemp331, __Vtemp330, 1U);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0[0U] 
		    = __Vtemp331[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0[1U] 
		    = __Vtemp331[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0[2U] 
		    = (0x7fU & __Vtemp331[2U]);
		VL_EXTENDS_WW(70,68, __Vtemp334, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_1);
		VL_EXTENDS_WW(70,68, __Vtemp335, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_2);
		VL_SUB_W(3, __Vtemp336, __Vtemp334, __Vtemp335);
		VL_EXTENDS_WW(70,67, __Vtemp337, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_3);
		VL_SUB_W(3, __Vtemp338, __Vtemp336, __Vtemp337);
		VL_SHIFTL_WWI(70,70,32, __Vtemp339, __Vtemp338, 1U);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_1[0U] 
		    = __Vtemp339[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_1[1U] 
		    = __Vtemp339[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_1[2U] 
		    = (0x3fU & __Vtemp339[2U]);
		VL_EXTENDS_WW(73,71, __Vtemp343, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0);
		VL_ADD_W(3, __Vtemp344, __Vtemp343, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0);
		VL_ADD_W(3, __Vtemp345, __Vtemp344, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0);
		__Vtemp346[0U] = __Vtemp345[0U];
		__Vtemp346[1U] = __Vtemp345[1U];
		__Vtemp346[2U] = (0x1ffU & __Vtemp345[2U]);
		VL_SHIFTRS_WWI(73,73,32, __Vtemp347, __Vtemp346, 2U);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y0 
		    = __Vtemp347[0U];
		VL_EXTENDS_WW(72,70, __Vtemp351, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_1);
		VL_ADD_W(3, __Vtemp352, __Vtemp351, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_1);
		VL_ADD_W(3, __Vtemp353, __Vtemp352, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_1);
		__Vtemp354[0U] = __Vtemp353[0U];
		__Vtemp354[1U] = __Vtemp353[1U];
		__Vtemp354[2U] = (0xffU & __Vtemp353[2U]);
		VL_SHIFTRS_WWI(72,72,32, __Vtemp355, __Vtemp354, 2U);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y1 
		    = __Vtemp355[0U];
		VL_SUB_W(3, __Vtemp359, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0);
		VL_EXTENDS_WW(73,71, __Vtemp360, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0);
		VL_SUB_W(3, __Vtemp361, __Vtemp359, __Vtemp360);
		__Vtemp362[0U] = __Vtemp361[0U];
		__Vtemp362[1U] = __Vtemp361[1U];
		__Vtemp362[2U] = (0x1ffU & __Vtemp361[2U]);
		VL_SHIFTRS_WWI(73,73,32, __Vtemp363, __Vtemp362, 2U);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y2 
		    = __Vtemp363[0U];
		VL_SUB_W(3, __Vtemp367, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_1, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_1);
		VL_EXTENDS_WW(72,70, __Vtemp368, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_1);
		VL_SUB_W(3, __Vtemp369, __Vtemp367, __Vtemp368);
		__Vtemp370[0U] = __Vtemp369[0U];
		__Vtemp370[1U] = __Vtemp369[1U];
		__Vtemp370[2U] = (0xffU & __Vtemp369[2U]);
		VL_SHIFTRS_WWI(72,72,32, __Vtemp371, __Vtemp370, 2U);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y3 
		    = __Vtemp371[0U];
		VL_EXTENDS_WI(68,32, __Vtemp374, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y0);
		vlSymsp->TOP__top.__PVT__y0[0U] = __Vtemp374[0U];
		vlSymsp->TOP__top.__PVT__y0[1U] = __Vtemp374[1U];
		vlSymsp->TOP__top.__PVT__y0[2U] = (0xfU 
						   & __Vtemp374[2U]);
		VL_EXTENDS_WI(68,32, __Vtemp377, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y1);
		vlSymsp->TOP__top.__PVT__y1[0U] = __Vtemp377[0U];
		vlSymsp->TOP__top.__PVT__y1[1U] = __Vtemp377[1U];
		vlSymsp->TOP__top.__PVT__y1[2U] = (0xfU 
						   & __Vtemp377[2U]);
		VL_EXTENDS_WI(68,32, __Vtemp380, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y2);
		vlSymsp->TOP__top.__PVT__y2[0U] = __Vtemp380[0U];
		vlSymsp->TOP__top.__PVT__y2[1U] = __Vtemp380[1U];
		vlSymsp->TOP__top.__PVT__y2[2U] = (0xfU 
						   & __Vtemp380[2U]);
		VL_EXTENDS_WI(68,32, __Vtemp383, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y3);
		vlSymsp->TOP__top.__PVT__y3[0U] = __Vtemp383[0U];
		vlSymsp->TOP__top.__PVT__y3[1U] = __Vtemp383[1U];
		vlSymsp->TOP__top.__PVT__y3[2U] = (0xfU 
						   & __Vtemp383[2U]);
	    } else {
		if ((5U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_cs))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_ready = 1U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_active = 0U;
		    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_ready) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_ns = 0U;
		    }
		}
	    }
	}
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_req_id 
	= (((~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__deassert_we)) 
	    & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__data_req)) 
	   | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_active));
    // ALWAYS at ../rtl/include/seven_segment_change.v:29
    vlSymsp->TOP__top.__Vtableidx1 = (0xfU & vlSymsp->TOP__top.__PVT__y0[0U]);
    vlSymsp->TOP__top.__PVT__u0__DOT__y1_l = vlSymsp->TOP__top.__Vtable1___PVT__u0__DOT__y1_l
	[vlSymsp->TOP__top.__Vtableidx1];
    // ALWAYS at ../rtl/include/seven_segment_change.v:29
    vlSymsp->TOP__top.__Vtableidx2 = (0xfU & ((vlSymsp->TOP__top.__PVT__y0[1U] 
					       << 0x1cU) 
					      | (vlSymsp->TOP__top.__PVT__y0[0U] 
						 >> 4U)));
    vlSymsp->TOP__top.__PVT__u0__DOT__y1_h = vlSymsp->TOP__top.__Vtable2___PVT__u0__DOT__y1_h
	[vlSymsp->TOP__top.__Vtableidx2];
    // ALWAYS at ../rtl/include/seven_segment_change.v:29
    vlSymsp->TOP__top.__Vtableidx3 = (0xfU & vlSymsp->TOP__top.__PVT__y1[0U]);
    vlSymsp->TOP__top.__PVT__u0__DOT__y2_l = vlSymsp->TOP__top.__Vtable3___PVT__u0__DOT__y2_l
	[vlSymsp->TOP__top.__Vtableidx3];
    // ALWAYS at ../rtl/include/seven_segment_change.v:29
    vlSymsp->TOP__top.__Vtableidx4 = (0xfU & ((vlSymsp->TOP__top.__PVT__y1[1U] 
					       << 0x1cU) 
					      | (vlSymsp->TOP__top.__PVT__y1[0U] 
						 >> 4U)));
    vlSymsp->TOP__top.__PVT__u0__DOT__y2_h = vlSymsp->TOP__top.__Vtable4___PVT__u0__DOT__y2_h
	[vlSymsp->TOP__top.__Vtableidx4];
    // ALWAYS at ../rtl/include/seven_segment_change.v:29
    vlSymsp->TOP__top.__Vtableidx5 = (0xfU & vlSymsp->TOP__top.__PVT__y2[0U]);
    vlSymsp->TOP__top.__PVT__u0__DOT__y3_l = vlSymsp->TOP__top.__Vtable5___PVT__u0__DOT__y3_l
	[vlSymsp->TOP__top.__Vtableidx5];
    // ALWAYS at ../rtl/include/seven_segment_change.v:29
    vlSymsp->TOP__top.__Vtableidx6 = (0xfU & ((vlSymsp->TOP__top.__PVT__y2[1U] 
					       << 0x1cU) 
					      | (vlSymsp->TOP__top.__PVT__y2[0U] 
						 >> 4U)));
    vlSymsp->TOP__top.__PVT__u0__DOT__y3_h = vlSymsp->TOP__top.__Vtable6___PVT__u0__DOT__y3_h
	[vlSymsp->TOP__top.__Vtableidx6];
    // ALWAYS at ../rtl/include/seven_segment_change.v:29
    vlSymsp->TOP__top.__Vtableidx7 = (0xfU & vlSymsp->TOP__top.__PVT__y3[0U]);
    vlSymsp->TOP__top.__PVT__u0__DOT__y4_l = vlSymsp->TOP__top.__Vtable7___PVT__u0__DOT__y4_l
	[vlSymsp->TOP__top.__Vtableidx7];
    // ALWAYS at ../rtl/include/seven_segment_change.v:29
    vlSymsp->TOP__top.__Vtableidx8 = (0xfU & ((vlSymsp->TOP__top.__PVT__y3[1U] 
					       << 0x1cU) 
					      | (vlSymsp->TOP__top.__PVT__y3[0U] 
						 >> 4U)));
    vlSymsp->TOP__top.__PVT__u0__DOT__y4_h = vlSymsp->TOP__top.__Vtable8___PVT__u0__DOT__y4_h
	[vlSymsp->TOP__top.__Vtableidx8];
    // ALWAYS at ../rtl/include/riscv_mac_ops.sv:323
    if (((4U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator)) 
	 & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__ymax 
	    = (VL_LTS_III(1,32,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y0, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y1)
	        ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y1
	        : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y0);
	if (VL_LTS_III(1,32,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__ymax, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y2)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__ymax 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y2;
	}
	if (VL_LTS_III(1,32,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__ymax, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y3)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__ymax 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y3;
	}
    }
    // ALWAYS at ../rtl/include/riscv_mac_ops.sv:363
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__wb23_ready = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__wb23_ns 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__wb23_cs;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__wb23_active = 1U;
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__wb23_cs) {
	if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__wb23_cs) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__wb23_active = 1U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__wb23_ready = 0U;
	    if ((4U > vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_cnt)) {
		if ((0U == vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_cnt)) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mem_wdata 
			= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y0;
		} else {
		    if ((1U == vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_cnt)) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mem_wdata 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y1;
		    } else {
			if ((2U == vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_cnt)) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mem_wdata 
				= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y2;
			} else {
			    if ((3U == vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_cnt)) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mem_wdata 
				    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y3;
			    }
			}
		    }
		}
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__wb23_ns = 1U;
	    } else {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__wb23_ns = 0U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__wb23_active = 0U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__wb23_ready = 1U;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__wb23_active = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__wb23_ready = 1U;
	if (((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator)) 
	     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__wb23_ns = 1U;
	}
    }
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data[0xfU] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
	[0xfU];
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data[0xeU] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
	[0xeU];
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data[0xdU] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
	[0xdU];
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data[0xcU] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
	[0xcU];
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data[0xbU] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
	[0xbU];
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data[0xaU] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
	[0xaU];
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data[9U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
	[9U];
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data[8U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
	[8U];
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data[7U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
	[7U];
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data[6U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
	[6U];
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data[5U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
	[5U];
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data[4U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
	[4U];
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data[3U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
	[3U];
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data[2U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
	[2U];
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data[1U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
	[1U];
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data[0U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
	[0U];
    // ALWAYS at ../rtl/include/riscv_mac_ops.sv:340
    if (((5U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator)) 
	 & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y0 
	    = ((0x80000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y0)
	        ? 0U : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y0);
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y1 
	    = ((0x80000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y1)
	        ? 0U : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y1);
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y2 
	    = ((0x80000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y2)
	        ? 0U : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y2);
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y3 
	    = ((0x80000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y3)
	        ? 0U : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y3);
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__ymax 
	    = ((0x80000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__ymax)
	        ? 0U : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__ymax);
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_ready 
	= (((((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready) 
		& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_ready)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_ready_ex)) 
	      & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_ready_wb)) 
	     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_ready)) 
	    & ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_ready) 
		 & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_ready)) 
		& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_ready)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__wb23_ready))) 
	   | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__branch_in_ex));
    // ALWAYS at ../rtl/riscv_controller.sv:728
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__load_stall = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jr_stall = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__deassert_we = 0U;
    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__wb23_cs) 
	 ^ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__wb23_active))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__deassert_we = 1U;
    }
    if ((1U & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding)))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__deassert_we = 1U;
    }
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__deassert_we = 1U;
    }
    if (((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_req_ex) 
	   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_ex)) 
	  | ((~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_ready_wb)) 
	     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb))) 
	 & ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__reg_d_ex_is_reg_a_id) 
	      | ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_waddr_ex) 
		   == (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
				>> 0x14U))) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec)) 
		 & (0U != (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
				    >> 0x14U))))) | 
	     ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_waddr_ex) 
		== (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_addr_rc_id)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec)) 
	      & (0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_addr_rc_id)))) 
	    | ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_waddr_ex) 
		  == (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
			       >> 7U))))))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__deassert_we = 1U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__load_stall = 1U;
    }
    if (((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__jump_in_id)) 
	 & ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb) 
	      & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__reg_d_wb_is_reg_a_id)) 
	     | ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_ex) 
		& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__reg_d_ex_is_reg_a_id))) 
	    | ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__reg_d_alu_is_reg_a_id))))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jr_stall = 1U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__deassert_we = 1U;
    }
    vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data[0xfU] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data
	[0xfU];
    vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data[0xeU] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data
	[0xeU];
    vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data[0xdU] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data
	[0xdU];
    vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data[0xcU] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data
	[0xcU];
    vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data[0xbU] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data
	[0xbU];
    vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data[0xaU] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data
	[0xaU];
    vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data[9U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data
	[9U];
    vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data[8U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data
	[8U];
    vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data[7U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data
	[7U];
    vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data[6U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data
	[6U];
    vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data[5U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data
	[5U];
    vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data[4U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data
	[4U];
    vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data[3U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data
	[3U];
    vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data[2U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data
	[2U];
    vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data[1U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data
	[1U];
    vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data[0U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data
	[0U];
    vlSymsp->TOP__top.__PVT__con_data[0xfU] = vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data
	[0xfU];
    vlSymsp->TOP__top.__PVT__con_data[0xeU] = vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data
	[0xeU];
    vlSymsp->TOP__top.__PVT__con_data[0xdU] = vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data
	[0xdU];
    vlSymsp->TOP__top.__PVT__con_data[0xcU] = vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data
	[0xcU];
    vlSymsp->TOP__top.__PVT__con_data[0xbU] = vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data
	[0xbU];
    vlSymsp->TOP__top.__PVT__con_data[0xaU] = vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data
	[0xaU];
    vlSymsp->TOP__top.__PVT__con_data[9U] = vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data
	[9U];
    vlSymsp->TOP__top.__PVT__con_data[8U] = vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data
	[8U];
    vlSymsp->TOP__top.__PVT__con_data[7U] = vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data
	[7U];
    vlSymsp->TOP__top.__PVT__con_data[6U] = vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data
	[6U];
    vlSymsp->TOP__top.__PVT__con_data[5U] = vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data
	[5U];
    vlSymsp->TOP__top.__PVT__con_data[4U] = vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data
	[4U];
    vlSymsp->TOP__top.__PVT__con_data[3U] = vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data
	[3U];
    vlSymsp->TOP__top.__PVT__con_data[2U] = vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data
	[2U];
    vlSymsp->TOP__top.__PVT__con_data[1U] = vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data
	[1U];
    vlSymsp->TOP__top.__PVT__con_data[0U] = vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data
	[0U];
}

VL_INLINE_OPT void Vtop_top::_sequent__TOP__top__8(Vtop__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+      Vtop_top::_sequent__TOP__top__8\n"); );
    Vtop* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VL_SIG8(__Vdly__u0__DOT__cnt,2,0);
    // Body
    __Vdly__u0__DOT__cnt = vlSymsp->TOP__top.__PVT__u0__DOT__cnt;
    // ALWAYS at ../rtl/include/seven_segment.v:79
    if (vlTOPp->rstn_i) {
	if (((((((((0U == (IData)(vlSymsp->TOP__top.__PVT__u0__DOT__cnt)) 
		   | (1U == (IData)(vlSymsp->TOP__top.__PVT__u0__DOT__cnt))) 
		  | (2U == (IData)(vlSymsp->TOP__top.__PVT__u0__DOT__cnt))) 
		 | (3U == (IData)(vlSymsp->TOP__top.__PVT__u0__DOT__cnt))) 
		| (4U == (IData)(vlSymsp->TOP__top.__PVT__u0__DOT__cnt))) 
	       | (5U == (IData)(vlSymsp->TOP__top.__PVT__u0__DOT__cnt))) 
	      | (6U == (IData)(vlSymsp->TOP__top.__PVT__u0__DOT__cnt))) 
	     | (7U == (IData)(vlSymsp->TOP__top.__PVT__u0__DOT__cnt)))) {
	    if ((0U == (IData)(vlSymsp->TOP__top.__PVT__u0__DOT__cnt))) {
		vlSymsp->TOP__top.__Vcellout__u0__led 
		    = vlSymsp->TOP__top.__PVT__u0__DOT__y1_l;
		vlSymsp->TOP__top.__Vcellout__u0__cs = 0xfeU;
		__Vdly__u0__DOT__cnt = 1U;
	    } else {
		if ((1U == (IData)(vlSymsp->TOP__top.__PVT__u0__DOT__cnt))) {
		    vlSymsp->TOP__top.__Vcellout__u0__led 
			= vlSymsp->TOP__top.__PVT__u0__DOT__y1_h;
		    vlSymsp->TOP__top.__Vcellout__u0__cs = 0xfdU;
		    __Vdly__u0__DOT__cnt = 2U;
		} else {
		    if ((2U == (IData)(vlSymsp->TOP__top.__PVT__u0__DOT__cnt))) {
			vlSymsp->TOP__top.__Vcellout__u0__led 
			    = vlSymsp->TOP__top.__PVT__u0__DOT__y2_l;
			vlSymsp->TOP__top.__Vcellout__u0__cs = 0xfbU;
			__Vdly__u0__DOT__cnt = 3U;
		    } else {
			if ((3U == (IData)(vlSymsp->TOP__top.__PVT__u0__DOT__cnt))) {
			    vlSymsp->TOP__top.__Vcellout__u0__led 
				= vlSymsp->TOP__top.__PVT__u0__DOT__y2_h;
			    vlSymsp->TOP__top.__Vcellout__u0__cs = 0xf7U;
			    __Vdly__u0__DOT__cnt = 4U;
			} else {
			    if ((4U == (IData)(vlSymsp->TOP__top.__PVT__u0__DOT__cnt))) {
				vlSymsp->TOP__top.__Vcellout__u0__led 
				    = vlSymsp->TOP__top.__PVT__u0__DOT__y3_l;
				vlSymsp->TOP__top.__Vcellout__u0__cs = 0xefU;
				__Vdly__u0__DOT__cnt = 5U;
			    } else {
				if ((5U == (IData)(vlSymsp->TOP__top.__PVT__u0__DOT__cnt))) {
				    vlSymsp->TOP__top.__Vcellout__u0__led 
					= vlSymsp->TOP__top.__PVT__u0__DOT__y3_h;
				    vlSymsp->TOP__top.__Vcellout__u0__cs = 0xdfU;
				    __Vdly__u0__DOT__cnt = 6U;
				} else {
				    if ((6U == (IData)(vlSymsp->TOP__top.__PVT__u0__DOT__cnt))) {
					vlSymsp->TOP__top.__Vcellout__u0__led 
					    = vlSymsp->TOP__top.__PVT__u0__DOT__y4_l;
					vlSymsp->TOP__top.__Vcellout__u0__cs = 0xbfU;
					__Vdly__u0__DOT__cnt = 7U;
				    } else {
					vlSymsp->TOP__top.__Vcellout__u0__led 
					    = vlSymsp->TOP__top.__PVT__u0__DOT__y4_h;
					vlSymsp->TOP__top.__Vcellout__u0__cs = 0x7fU;
					__Vdly__u0__DOT__cnt = 0U;
				    }
				}
			    }
			}
		    }
		}
	    }
	}
    } else {
	__Vdly__u0__DOT__cnt = 0U;
	vlSymsp->TOP__top.__Vcellout__u0__led = 0U;
	vlSymsp->TOP__top.__Vcellout__u0__cs = 0xffU;
    }
    vlSymsp->TOP__top.__PVT__u0__DOT__cnt = __Vdly__u0__DOT__cnt;
}

VL_INLINE_OPT void Vtop_top::_combo__TOP__top__9(Vtop__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+      Vtop_top::_combo__TOP__top__9\n"); );
    Vtop* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in 
	= ((0xffbU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in)) 
	   | (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__load_stall) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__id_valid_q)) 
	      << 2U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in 
	= ((0xff7U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in)) 
	   | (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jr_stall) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__id_valid_q)) 
	      << 3U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__busy_L0 
	= (((0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__CS)) 
	    & (1U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__CS))) 
	   | (IData)(vlSymsp->TOP__top.__PVT__instr_req));
    // ALWAYS at ../rtl/riscv_debug_unit.sv:121
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__rdata_sel_n = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__state_n = 0U;
    vlSymsp->TOP__top.debug_gnt_o = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_rreq_n = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__csr_req_n = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_csr_we = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__jump_req_n = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_resume = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_halt = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_n 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__ssth_clear = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_sel_n = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr = 0U;
    if (vlTOPp->debug_req_i) {
	if (vlTOPp->debug_we_i) {
	    if ((0x4000U & (IData)(vlTOPp->debug_addr_i))) {
		if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__state_q) {
		    vlSymsp->TOP__top.debug_gnt_o = 1U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__state_n = 0U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_csr_we = 1U;
		} else {
		    vlSymsp->TOP__top.debug_gnt_o = 0U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__state_n = 1U;
		    if (vlSymsp->TOP__top.debug_halted_o) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__csr_req_n = 1U;
		    }
		}
	    } else {
		if ((0x2000U & (IData)(vlTOPp->debug_addr_i))) {
		    if ((0x1000U & (IData)(vlTOPp->debug_addr_i))) {
			vlSymsp->TOP__top.debug_gnt_o = 1U;
		    } else {
			if ((0x800U & (IData)(vlTOPp->debug_addr_i))) {
			    vlSymsp->TOP__top.debug_gnt_o = 1U;
			} else {
			    if ((0x400U & (IData)(vlTOPp->debug_addr_i))) {
				vlSymsp->TOP__top.debug_gnt_o = 1U;
			    } else {
				if ((0x200U & (IData)(vlTOPp->debug_addr_i))) {
				    vlSymsp->TOP__top.debug_gnt_o = 1U;
				} else {
				    if ((0x100U & (IData)(vlTOPp->debug_addr_i))) {
					vlSymsp->TOP__top.debug_gnt_o = 1U;
				    } else {
					vlSymsp->TOP__top.debug_gnt_o = 1U;
					if (vlSymsp->TOP__top.debug_halted_o) {
					    if ((0U 
						 == 
						 (0x1fU 
						  & ((IData)(vlTOPp->debug_addr_i) 
						     >> 2U)))) {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__jump_req_n = 1U;
					    }
					}
				    }
				}
			    }
			}
		    }
		} else {
		    if ((0x1000U & (IData)(vlTOPp->debug_addr_i))) {
			vlSymsp->TOP__top.debug_gnt_o = 1U;
		    } else {
			if ((0x800U & (IData)(vlTOPp->debug_addr_i))) {
			    vlSymsp->TOP__top.debug_gnt_o = 1U;
			} else {
			    if ((0x400U & (IData)(vlTOPp->debug_addr_i))) {
				if ((0x200U & (IData)(vlTOPp->debug_addr_i))) {
				    vlSymsp->TOP__top.debug_gnt_o = 1U;
				} else {
				    if ((0x100U & (IData)(vlTOPp->debug_addr_i))) {
					vlSymsp->TOP__top.debug_gnt_o = 1U;
					if (vlSymsp->TOP__top.debug_halted_o) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr = 1U;
					}
				    } else {
					vlSymsp->TOP__top.debug_gnt_o = 1U;
					if (vlSymsp->TOP__top.debug_halted_o) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq = 1U;
					}
				    }
				}
			    } else {
				if ((0x200U & (IData)(vlTOPp->debug_addr_i))) {
				    vlSymsp->TOP__top.debug_gnt_o = 1U;
				} else {
				    if ((0x100U & (IData)(vlTOPp->debug_addr_i))) {
					vlSymsp->TOP__top.debug_gnt_o = 1U;
				    } else {
					vlSymsp->TOP__top.debug_gnt_o = 1U;
					if ((0U == 
					     (0x1fU 
					      & ((IData)(vlTOPp->debug_addr_i) 
						 >> 2U)))) {
					    if ((0x10000U 
						 & vlTOPp->debug_wdata_i)) {
						if (
						    (1U 
						     & (~ (IData)(vlSymsp->TOP__top.debug_halted_o)))) {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_halt = 1U;
						}
					    } else {
						if (vlSymsp->TOP__top.debug_halted_o) {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_resume = 1U;
						}
					    }
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_n 
						= (
						   (0x3eU 
						    & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_n)) 
						   | (1U 
						      & vlTOPp->debug_wdata_i));
					} else {
					    if ((1U 
						 == 
						 (0x1fU 
						  & ((IData)(vlTOPp->debug_addr_i) 
						     >> 2U)))) {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__ssth_clear 
						    = 
						    (1U 
						     & vlTOPp->debug_wdata_i);
					    } else {
						if (
						    (2U 
						     == 
						     (0x1fU 
						      & ((IData)(vlTOPp->debug_addr_i) 
							 >> 2U)))) {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_n 
							= 
							((0x2fU 
							  & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_n)) 
							 | (0x10U 
							    & (vlTOPp->debug_wdata_i 
							       >> 7U)));
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_n 
							= 
							((0x3bU 
							  & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_n)) 
							 | (4U 
							    & ((0x7fffffcU 
								& (vlTOPp->debug_wdata_i 
								   >> 5U)) 
							       | (0x1ffffffcU 
								  & (vlTOPp->debug_wdata_i 
								     >> 3U)))));
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_n 
							= 
							((0x3dU 
							  & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_n)) 
							 | (2U 
							    & (vlTOPp->debug_wdata_i 
							       >> 2U)));
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_n 
							= 
							((0x37U 
							  & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_n)) 
							 | (8U 
							    & (vlTOPp->debug_wdata_i 
							       << 1U)));
						}
					    }
					}
				    }
				}
			    }
			}
		    }
		}
	    }
	} else {
	    if ((0x4000U & (IData)(vlTOPp->debug_addr_i))) {
		vlSymsp->TOP__top.debug_gnt_o = 1U;
		if (vlSymsp->TOP__top.debug_halted_o) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__csr_req_n = 1U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__rdata_sel_n = 1U;
		}
	    } else {
		if ((0x2000U & (IData)(vlTOPp->debug_addr_i))) {
		    if ((0x1000U & (IData)(vlTOPp->debug_addr_i))) {
			vlSymsp->TOP__top.debug_gnt_o = 1U;
		    } else {
			if ((0x800U & (IData)(vlTOPp->debug_addr_i))) {
			    vlSymsp->TOP__top.debug_gnt_o = 1U;
			} else {
			    if ((0x400U & (IData)(vlTOPp->debug_addr_i))) {
				vlSymsp->TOP__top.debug_gnt_o = 1U;
			    } else {
				if ((0x200U & (IData)(vlTOPp->debug_addr_i))) {
				    vlSymsp->TOP__top.debug_gnt_o = 1U;
				} else {
				    if ((0x100U & (IData)(vlTOPp->debug_addr_i))) {
					vlSymsp->TOP__top.debug_gnt_o = 1U;
				    } else {
					vlSymsp->TOP__top.debug_gnt_o = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__rdata_sel_n = 4U;
				    }
				}
			    }
			}
		    }
		} else {
		    if ((0x1000U & (IData)(vlTOPp->debug_addr_i))) {
			vlSymsp->TOP__top.debug_gnt_o = 1U;
		    } else {
			if ((0x800U & (IData)(vlTOPp->debug_addr_i))) {
			    vlSymsp->TOP__top.debug_gnt_o = 1U;
			} else {
			    if ((0x400U & (IData)(vlTOPp->debug_addr_i))) {
				if ((0x200U & (IData)(vlTOPp->debug_addr_i))) {
				    vlSymsp->TOP__top.debug_gnt_o = 1U;
				} else {
				    if ((0x100U & (IData)(vlTOPp->debug_addr_i))) {
					vlSymsp->TOP__top.debug_gnt_o = 1U;
					if (vlSymsp->TOP__top.debug_halted_o) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_rreq_n = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_sel_n = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__rdata_sel_n = 2U;
					}
				    } else {
					vlSymsp->TOP__top.debug_gnt_o = 1U;
					if (vlSymsp->TOP__top.debug_halted_o) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_rreq_n = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__rdata_sel_n = 2U;
					}
				    }
				}
			    } else {
				if ((0x200U & (IData)(vlTOPp->debug_addr_i))) {
				    vlSymsp->TOP__top.debug_gnt_o = 1U;
				} else {
				    if ((0x100U & (IData)(vlTOPp->debug_addr_i))) {
					vlSymsp->TOP__top.debug_gnt_o = 1U;
				    } else {
					vlSymsp->TOP__top.debug_gnt_o = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__rdata_sel_n = 3U;
				    }
				}
			    }
			}
		    }
		}
	    }
	}
    }
}

VL_INLINE_OPT void Vtop_top::_sequent__TOP__top__10(Vtop__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+      Vtop_top::_sequent__TOP__top__10\n"); );
    Vtop* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // ALWAYS at ../rtl/riscv_load_store_unit.sv:330
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_rdata_ext 
	= ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_type_q))
	    ? ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_offset_q))
	        ? ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_offset_q))
		    ? ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_sign_ext_q)
		        ? ((0xffffff00U & (VL_NEGATE_I((IData)(
							       (1U 
								& (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
								   >> 0x1fU)))) 
					   << 8U)) 
			   | (0xffU & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
				       >> 0x18U))) : 
		       (0xffU & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
				 >> 0x18U))) : ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_sign_ext_q)
						 ? 
						((0xffffff00U 
						  & (VL_NEGATE_I((IData)(
									 (1U 
									  & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
									     >> 0x17U)))) 
						     << 8U)) 
						 | (0xffU 
						    & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
						       >> 0x10U)))
						 : 
						(0xffU 
						 & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
						    >> 0x10U))))
	        : ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_offset_q))
		    ? ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_sign_ext_q)
		        ? ((0xffffff00U & (VL_NEGATE_I((IData)(
							       (1U 
								& (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
								   >> 0xfU)))) 
					   << 8U)) 
			   | (0xffU & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
				       >> 8U))) : (0xffU 
						   & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
						      >> 8U)))
		    : ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_sign_ext_q)
		        ? ((0xffffff00U & (VL_NEGATE_I((IData)(
							       (1U 
								& (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
								   >> 7U)))) 
					   << 8U)) 
			   | (0xffU & vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o))
		        : (0xffU & vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o))))
	    : ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_type_q))
	        ? ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_offset_q))
		    ? ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_offset_q))
		        ? ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_sign_ext_q)
			    ? ((0xffff0000U & (VL_NEGATE_I((IData)(
								   (1U 
								    & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
								       >> 7U)))) 
					       << 0x10U)) 
			       | ((0xff00U & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
					      << 8U)) 
				  | (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_q 
					      >> 0x18U))))
			    : ((0xff00U & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
					   << 8U)) 
			       | (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_q 
					   >> 0x18U))))
		        : ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_sign_ext_q)
			    ? ((0xffff0000U & (VL_NEGATE_I((IData)(
								   (1U 
								    & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
								       >> 0x1fU)))) 
					       << 0x10U)) 
			       | (0xffffU & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
					     >> 0x10U)))
			    : (0xffffU & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
					  >> 0x10U))))
		    : ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_offset_q))
		        ? ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_sign_ext_q)
			    ? ((0xffff0000U & (VL_NEGATE_I((IData)(
								   (1U 
								    & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
								       >> 0x17U)))) 
					       << 0x10U)) 
			       | (0xffffU & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
					     >> 8U)))
			    : (0xffffU & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
					  >> 8U))) : 
		       ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_sign_ext_q)
			 ? ((0xffff0000U & (VL_NEGATE_I((IData)(
								(1U 
								 & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
								    >> 0xfU)))) 
					    << 0x10U)) 
			    | (0xffffU & vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o))
			 : (0xffffU & vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o))))
	        : ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_offset_q))
		    ? ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_offset_q))
		        ? ((0xffffff00U & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
					   << 8U)) 
			   | (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_q 
				       >> 0x18U))) : 
		       ((0xffff0000U & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
					<< 0x10U)) 
			| (0xffffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_q 
				      >> 0x10U)))) : 
		   ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_offset_q))
		     ? ((0xff000000U & (vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o 
					<< 0x18U)) 
			| (0xffffffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_q 
					>> 8U))) : vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o))));
    // ALWAYS at ../rtl/riscv_id_stage.sv:1405
    if (vlTOPp->rstn_i) {
	if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_misaligned) {
	    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_ready) {
		if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__useincr_addr_ex) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operand_a;
		}
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operand_b;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_ex 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_alu_we_id;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_misaligned_ex = 1U;
		vlSymsp->TOP__top.__Vdly__riscv_core_i__DOT__useincr_addr_ex 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__prepost_useincr;
	    }
	} else {
	    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_multicycle) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operand_c_ex 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operand_c;
	    } else {
		if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_valid) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_en_ex 
			= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_en) 
			   | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__branch_taken_ex));
		    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_en) 
			 | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__branch_taken_ex))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex 
			    = ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__branch_taken_ex)
			        ? 3U : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator));
			if ((1U & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__branch_taken_ex)))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operand_a;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
				= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operand_b;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_c_ex 
				= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operand_c;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__bmask_a_ex 
				= (0x1fU & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_bmask_a_mux_sel)
					     ? (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_a_id_imm)
					     : ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_bmask_a_mux_sel)
						 ? (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_a_id_imm)
						 : 
						(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_fw_id 
						 >> 5U))));
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__bmask_b_ex 
				= (0x1fU & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_bmask_b_mux_sel)
					     ? (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_b_id_imm)
					     : ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_bmask_b_mux_sel)
						 ? (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_b_id_imm)
						 : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_fw_id)));
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__imm_vec_ext_ex 
				= (3U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_vu_type);
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex 
				= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_vec_mode;
			}
		    }
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_en_ex 
			= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_int_en) 
			   | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_dot_en));
		    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_int_en) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operator_ex 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_operator;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_sel_subword_ex 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_sel_subword;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_signed_mode_ex 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_signed_mode;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operand_a_ex 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operand_a;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operand_b_ex 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operand_b;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operand_c_ex 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operand_c;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_imm_ex 
			    = (0x1fU & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_imm_mux)
					 ? ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_imm_mux)
					     ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						>> 0x19U)
					     : 0U) : 0U));
		    }
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__apu_en_ex = 0U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_ex 
			= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_we_id;
		    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_we_id) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_waddr_ex 
			    = (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
					>> 7U));
		    }
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_ex 
			= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_alu_we_id;
		    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_alu_we_id) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex 
			    = (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
					>> 7U));
		    }
		    vlSymsp->TOP__top.__Vdly__riscv_core_i__DOT__useincr_addr_ex 
			= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__prepost_useincr;
		    vlSymsp->TOP__top.__Vdly__riscv_core_i__DOT__csr_access_ex 
			= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__csr_access;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op_ex 
			= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__deassert_we)
			    ? 0U : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__csr_op));
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_req_ex 
			= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_req_id;
		    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_req_id) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_we_ex 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_we_id;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_type_ex 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_type_id;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_sign_ext_ex 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_sign_ext_id;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_reg_offset_ex = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_load_event_ex 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_load_event_id;
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_load_event_ex = 0U;
		    }
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_misaligned_ex = 0U;
		    if (((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_in_id)) 
			 | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_load_event_id))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_ex 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_id;
		    }
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__branch_in_ex 
			= (3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_in_id));
		    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_dot_en) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operator_ex 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_operator;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_signed_ex 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_dot_signed;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_a_ex 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operand_a;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_b_ex 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operand_b;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_c_ex 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operand_c;
		    }
		} else {
		    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_ready) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_ex = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_ex = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op_ex = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_req_ex 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_active;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_load_event_ex = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_misaligned_ex = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__branch_in_ex = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__apu_en_ex = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex = 3U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_en_ex = 0U;
		    } else {
			if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_access_ex) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_ex = 0U;
			}
		    }
		}
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_en_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex = 3U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_c_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__bmask_a_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__bmask_b_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__imm_vec_ext_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operator_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operand_a_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operand_b_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operand_c_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_en_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_sel_subword_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_signed_mode_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_imm_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_a_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_b_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_c_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_signed_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__fpu_op_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__apu_en_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__apu_type_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__apu_op_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__apu_lat_ex = 0U;
	vlSymsp->TOP__top.__Vdlyvset__riscv_core_i__DOT____Vcellout__id_stage_i__apu_operands_ex_o__v0 = 1U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__apu_flags_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__apu_waddr_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_waddr_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_ex = 0U;
	vlSymsp->TOP__top.__Vdly__riscv_core_i__DOT__useincr_addr_ex = 0U;
	vlSymsp->TOP__top.__Vdly__riscv_core_i__DOT__csr_access_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_we_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_type_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_sign_ext_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_reg_offset_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_req_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_load_event_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_misaligned_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_ex = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__branch_in_ex = 0U;
	vlSymsp->TOP__top.__Vdlyvset__riscv_core_i__DOT____Vcellout__id_stage_i__apu_operands_ex_o__v1 = 1U;
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata 
	= ((IData)(vlSymsp->TOP__top__ram_i.__PVT__data_rvalid_o)
	    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_rdata_ext
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_q);
    // ALWAYSPOST at ../rtl/riscv_id_stage.sv:1439
    if (vlSymsp->TOP__top.__Vdlyvset__riscv_core_i__DOT____Vcellout__id_stage_i__apu_operands_ex_o__v0) {
	vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__id_stage_i__apu_operands_ex_o[0U] = 0U;
    }
    if (vlSymsp->TOP__top.__Vdlyvset__riscv_core_i__DOT____Vcellout__id_stage_i__apu_operands_ex_o__v1) {
	vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__id_stage_i__apu_operands_ex_o[1U] = 0U;
	vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__id_stage_i__apu_operands_ex_o[2U] = 0U;
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_access_ex 
	= vlSymsp->TOP__top.__Vdly__riscv_core_i__DOT__csr_access_ex;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__useincr_addr_ex 
	= vlSymsp->TOP__top.__Vdly__riscv_core_i__DOT__useincr_addr_ex;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__apu_operands_ex[2U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__id_stage_i__apu_operands_ex_o
	[2U];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__apu_operands_ex[1U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__id_stage_i__apu_operands_ex_o
	[1U];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__apu_operands_ex[0U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__id_stage_i__apu_operands_ex_o
	[0U];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in 
	= ((0xeffU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in)) 
	   | (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__branch_in_ex) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__id_valid_q)) 
	      << 8U));
    // ALWAYS at ../rtl/riscv_ex_stage.sv:292
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_ex) 
	   & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__apu_en_ex)));
    // ALWAYS at ../rtl/riscv_if_stage.sv:358
    if (vlTOPp->rstn_i) {
	if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__if_valid) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_valid_id = 1U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__illegal_c_insn_id 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_compressed_id 
		= (3U != (3U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata));
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_id 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__is_hwlp_id_q 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_is_hwlp;
	    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_is_hwlp) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__hwlp_dec_cnt_id 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_dec_cnt_if;
	    }
	} else {
	    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__clear_instr_valid) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_valid_id = 0U;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_valid_id = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__illegal_c_insn_id = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_compressed_id = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_id = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__is_hwlp_id_q = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__hwlp_dec_cnt_id = 0U;
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_a 
	= ((VL_ULL(0x3fffe0000) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_a) 
	   | (IData)((IData)(((0x10000U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_signed_ex) 
					    << 0xfU) 
					   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_a_ex 
					      << 1U))) 
			      | (0xffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_a_ex)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_a 
	= ((VL_ULL(0x1ffff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_a) 
	   | ((QData)((IData)(((0x10000U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_signed_ex) 
					     << 0xfU) 
					    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_a_ex 
					       >> 0xfU))) 
			       | (0xffffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_a_ex 
					     >> 0x10U))))) 
	      << 0x11U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_b 
	= ((VL_ULL(0x3fffe0000) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_b) 
	   | (IData)((IData)(((0x10000U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_signed_ex) 
					    << 0x10U) 
					   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_b_ex 
					      << 1U))) 
			      | (0xffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_b_ex)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_b 
	= ((VL_ULL(0x1ffff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_b) 
	   | ((QData)((IData)(((0x10000U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_signed_ex) 
					     << 0x10U) 
					    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_b_ex 
					       >> 0xfU))) 
			       | (0xffffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_b_ex 
					     >> 0x10U))))) 
	      << 0x11U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_a 
	= ((VL_ULL(0xffffffe00) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_a) 
	   | (IData)((IData)(((0x100U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_signed_ex) 
					  << 7U) & 
					 (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_a_ex 
					  << 1U))) 
			      | (0xffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_a_ex)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_a 
	= ((VL_ULL(0xffffc01ff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_a) 
	   | ((QData)((IData)(((0x100U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_signed_ex) 
					   << 7U) & 
					  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_a_ex 
					   >> 7U))) 
			       | (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_a_ex 
					   >> 8U))))) 
	      << 9U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_a 
	= ((VL_ULL(0xff803ffff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_a) 
	   | ((QData)((IData)(((0x100U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_signed_ex) 
					   << 7U) & 
					  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_a_ex 
					   >> 0xfU))) 
			       | (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_a_ex 
					   >> 0x10U))))) 
	      << 0x12U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_a 
	= ((VL_ULL(0x7ffffff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_a) 
	   | ((QData)((IData)(((0x100U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_signed_ex) 
					   << 7U) & 
					  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_a_ex 
					   >> 0x17U))) 
			       | (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_a_ex 
					   >> 0x18U))))) 
	      << 0x1bU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_b 
	= ((VL_ULL(0xffffffe00) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_b) 
	   | (IData)((IData)(((0x100U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_signed_ex) 
					  << 8U) & 
					 (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_b_ex 
					  << 1U))) 
			      | (0xffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_b_ex)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_b 
	= ((VL_ULL(0xffffc01ff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_b) 
	   | ((QData)((IData)(((0x100U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_signed_ex) 
					   << 8U) & 
					  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_b_ex 
					   >> 7U))) 
			       | (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_b_ex 
					   >> 8U))))) 
	      << 9U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_b 
	= ((VL_ULL(0xff803ffff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_b) 
	   | ((QData)((IData)(((0x100U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_signed_ex) 
					   << 8U) & 
					  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_b_ex 
					   >> 0xfU))) 
			       | (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_b_ex 
					   >> 0x10U))))) 
	      << 0x12U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_b 
	= ((VL_ULL(0x7ffffff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_b) 
	   | ((QData)((IData)(((0x100U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_signed_ex) 
					   << 8U) & 
					  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_b_ex 
					   >> 0x17U))) 
			       | (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_b_ex 
					   >> 0x18U))))) 
	      << 0x1bU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__bmask 
	= ((~ ((IData)(0xfffffffeU) << (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__bmask_a_ex))) 
	   << (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__bmask_b_ex));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr 
	= (0xfffU & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__csr_req_q)
		      ? ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q) 
			 >> 2U) : ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_access_ex)
				    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex
				    : 0U)));
    // ALWAYS at ../rtl/riscv_alu.sv:660
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel = 0U;
    if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
		  >> 6U)))) {
	if ((0x20U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
	    if ((0x10U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
		if ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
		    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			    if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
				    = ((0x3fU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
				       | ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__imm_vec_ext_ex) 
					  << 6U));
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
				    = ((0xcfU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
				       | ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__imm_vec_ext_ex) 
					  << 4U));
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
				    = ((0xf3U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
				       | ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__imm_vec_ext_ex) 
					  << 2U));
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
				    = ((0xfcU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
				       | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__imm_vec_ext_ex));
			    } else {
				if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
					= ((0x3fU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
					   | (0x40U 
					      | (0x80U 
						 & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__imm_vec_ext_ex) 
						    << 7U))));
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
					= ((0xcfU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
					   | (0x10U 
					      | (0x20U 
						 & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__imm_vec_ext_ex) 
						    << 5U))));
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
					= ((0xf3U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
					   | (4U | 
					      (8U & 
					       ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__imm_vec_ext_ex) 
						<< 3U))));
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
					= ((0xfcU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
					   | (2U & 
					      ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__imm_vec_ext_ex) 
					       << 1U)));
				}
			    }
			}
		    } else {
			if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			    if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
				    = ((0x3fU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
				       | (0xc0U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
						   >> 0x12U)));
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
				    = ((0xcfU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
				       | (0x30U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
						   >> 0xcU)));
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
				    = ((0xf3U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
				       | (0xcU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
						  >> 6U)));
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
				    = ((0xfcU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
				       | (3U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex));
			    } else {
				if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
					= ((0x3fU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
					   | (0x40U 
					      | (0x80U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
						    >> 9U))));
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
					= ((0xcfU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
					   | (0x20U 
					      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
						 >> 0xbU)));
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
					= ((0xf3U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
					   | (4U | 
					      (8U & 
					       (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
						<< 3U))));
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
					= ((0xfcU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)) 
					   | (2U & 
					      (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
					       << 1U)));
				}
			    }
			} else {
			    if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
				    = (0x3fU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel));
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
				    = (0xcfU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel));
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
				    = (0xf3U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel));
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
				    = (0xfcU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel));
			    } else {
				if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
					= (0x40U | 
					   (0x3fU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)));
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
					= (0xcfU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel));
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
					= (4U | (0xf3U 
						 & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)));
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
					= (0xfcU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel));
				}
			    }
			}
		    }
		}
	    } else {
		if ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
		    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
				      >> 1U)))) {
			    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
				    = (0xc0U | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel));
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
				    = (0x20U | (0xcfU 
						& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)));
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
				    = (4U | (0xf3U 
					     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel)));
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel 
				    = (0xfcU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel));
			    }
			}
		    }
		}
	    }
	}
    }
    // ALWAYS at ../rtl/riscv_alu.sv:567
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg1_sel = 1U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg0_sel = 2U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_through = 0xfU;
    if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
		  >> 6U)))) {
	if ((0x20U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
	    if ((0x10U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
		if ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
		    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			    if ((0x3eU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg1_sel = 3U;
			    }
			    if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
				    = (0xeU | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel));
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
				    = (0xeU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel));
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
				    = (0xcU | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel));
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
				    = (0xcU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel));
			    }
			}
		    } else {
			if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
				if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
					= ((7U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
					   | (8U & 
					      ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
						   >> 0x1aU)) 
					       << 3U)));
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
					= ((0xbU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
					   | (4U & 
					      ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
						   >> 0x12U)) 
					       << 2U)));
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
					= ((0xdU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
					   | (2U & 
					      ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
						   >> 0xaU)) 
					       << 1U)));
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
					= ((0xeU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
					   | (1U & 
					      (~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
						  >> 2U))));
				} else {
				    if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
					    = ((7U 
						& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
					       | (8U 
						  & ((~ 
						      (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
						       >> 0x11U)) 
						     << 3U)));
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
					    = ((0xbU 
						& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
					       | (4U 
						  & ((~ 
						      (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
						       >> 0x11U)) 
						     << 2U)));
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
					    = ((0xdU 
						& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
					       | (2U 
						  & ((~ 
						      (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
						       >> 1U)) 
						     << 1U)));
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
					    = ((0xeU 
						& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
					       | (1U 
						  & (~ 
						     (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
						      >> 1U))));
				    }
				}
			    }
			} else {
			    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg1_sel = 0U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel = 4U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_through = 0xcU;
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg1_sel = 0U;
				if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_through = 3U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel = 1U;
				} else {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel = 3U;
				}
			    }
			}
		    }
		}
	    } else {
		if ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
		    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
				      >> 1U)))) {
			    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
				if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg0_sel = 0U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
					= ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__imm_vec_ext_ex))
					    ? ((1U 
						& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__imm_vec_ext_ex))
					        ? 7U
					        : 0xbU)
					    : ((1U 
						& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__imm_vec_ext_ex))
					        ? 0xdU
					        : 0xeU));
				} else {
				    if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg0_sel = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
					    = ((7U 
						& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
					       | (8U 
						  & ((~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__imm_vec_ext_ex)) 
						     << 3U)));
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
					    = ((0xbU 
						& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
					       | (4U 
						  & ((~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__imm_vec_ext_ex)) 
						     << 2U)));
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
					    = ((0xdU 
						& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
					       | (2U 
						  & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__imm_vec_ext_ex) 
						     << 1U)));
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel 
					    = ((0xeU 
						& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel)) 
					       | (1U 
						  & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__imm_vec_ext_ex)));
				    }
				}
			    }
			}
		    }
		}
	    }
	}
    }
    // ALWAYS at ../rtl/riscv_alu.sv:319
    vlSymsp->TOP__top.__Vtableidx10 = (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex) 
					<< 7U) | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed 
	= vlSymsp->TOP__top.__Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed
	[vlSymsp->TOP__top.__Vtableidx10];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_arithmetic 
	= ((((((0x24U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)) 
	       | (0x28U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	      | (0x18U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	     | (0x19U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	    | (0x1cU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	   | (0x1dU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_use_round 
	= ((((((((0x18U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)) 
		 | (0x19U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
		| (0x1cU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	       | (0x1dU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	      | (0x1aU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	     | (0x1bU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	    | (0x1eU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	   | (0x1fU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left 
	= ((((((((0x27U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)) 
		 | (0x2aU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
		| (0x37U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	       | (0x35U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	      | (0x31U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	     | (0x30U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	    | (0x33U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	   | (0x32U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_valid 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_en_ex) 
	   & ((((0x31U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)) 
		| (0x30U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	       | (0x33U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	      | (0x32U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_b_negate 
	= ((((0x19U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)) 
	     | (0x1dU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	    | (0x1bU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	   | (0x1fU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__csr_req_q)
	    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__wdata_q
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_addr_int 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__useincr_addr_ex)
	    ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
	       + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex)
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec 
	= ((0xeU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec)) 
	   | ((0xffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex) 
	      == (0xffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec 
	= ((0xdU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec)) 
	   | (((0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			 >> 8U)) == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
					      >> 8U))) 
	      << 1U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec 
	= ((0xbU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec)) 
	   | (((0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			 >> 0x10U)) == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
						 >> 0x10U))) 
	      << 2U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec 
	= ((7U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec)) 
	   | (((0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			 >> 0x18U)) == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
						 >> 0x18U))) 
	      << 3U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
	= ((0xfffffffcU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1) 
	   | (3U & ((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex) 
		    + (1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			     >> 1U)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
	= ((0xfffffff3U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1) 
	   | (0xcU & (((1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			      >> 2U)) + (1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
					       >> 3U))) 
		      << 2U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
	= ((0xffffffcfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1) 
	   | (0x30U & (((1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			       >> 4U)) + (1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
						>> 5U))) 
		       << 4U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
	= ((0xffffff3fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1) 
	   | (0xc0U & (((1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			       >> 6U)) + (1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
						>> 7U))) 
		       << 6U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
	= ((0xfffffcffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1) 
	   | (0x300U & (((1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				>> 8U)) + (1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
						 >> 9U))) 
			<< 8U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
	= ((0xfffff3ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1) 
	   | (0xc00U & (((1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				>> 0xaU)) + (1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
						   >> 0xbU))) 
			<< 0xaU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
	= ((0xffffcfffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1) 
	   | (0x3000U & (((1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				 >> 0xcU)) + (1U & 
					      (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
					       >> 0xdU))) 
			 << 0xcU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
	= ((0xffff3fffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1) 
	   | (0xc000U & (((1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				 >> 0xeU)) + (1U & 
					      (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
					       >> 0xfU))) 
			 << 0xeU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
	= ((0xfffcffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1) 
	   | (0x30000U & (((1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				  >> 0x10U)) + (1U 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
						   >> 0x11U))) 
			  << 0x10U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
	= ((0xfff3ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1) 
	   | (0xc0000U & (((1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				  >> 0x12U)) + (1U 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
						   >> 0x13U))) 
			  << 0x12U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
	= ((0xffcfffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1) 
	   | (0x300000U & (((1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				   >> 0x14U)) + (1U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
						    >> 0x15U))) 
			   << 0x14U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
	= ((0xff3fffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1) 
	   | (0xc00000U & (((1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				   >> 0x16U)) + (1U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
						    >> 0x17U))) 
			   << 0x16U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
	= ((0xfcffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1) 
	   | (0x3000000U & (((1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				    >> 0x18U)) + (1U 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
						     >> 0x19U))) 
			    << 0x18U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
	= ((0xf3ffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1) 
	   | (0xc000000U & (((1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				    >> 0x1aU)) + (1U 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
						     >> 0x1bU))) 
			    << 0x1aU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
	= ((0xcfffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1) 
	   | (0x30000000U & (((1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				     >> 0x1cU)) + (1U 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
						      >> 0x1dU))) 
			     << 0x1cU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
	= ((0x3fffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1) 
	   | (0xc0000000U & (((1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				     >> 0x1eU)) + (1U 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
						      >> 0x1fU))) 
			     << 0x1eU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_op_a_signed 
	= (1U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
		  >> 0x1fU) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_a 
	= ((0x14U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
	    ? (~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex)
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xfffffffeU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (1U & (~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
		       >> 0x1fU))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xfffffffdU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (2U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			>> 0x1eU)) << 1U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xfffffffbU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (4U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			>> 0x1dU)) << 2U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xfffffff7U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (8U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			>> 0x1cU)) << 3U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xffffffefU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x10U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			   >> 0x1bU)) << 4U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xffffffdfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x20U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			   >> 0x1aU)) << 5U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xffffffbfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x40U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			   >> 0x19U)) << 6U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xffffff7fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x80U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			   >> 0x18U)) << 7U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xfffffeffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x100U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			    >> 0x17U)) << 8U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xfffffdffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x200U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			    >> 0x16U)) << 9U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xfffffbffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x400U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			    >> 0x15U)) << 0xaU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xfffff7ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x800U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			    >> 0x14U)) << 0xbU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xffffefffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x1000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			     >> 0x13U)) << 0xcU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xffffdfffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x2000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			     >> 0x12U)) << 0xdU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xffffbfffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x4000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			     >> 0x11U)) << 0xeU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xffff7fffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x8000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			     >> 0x10U)) << 0xfU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xfffeffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x10000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			      >> 0xfU)) << 0x10U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xfffdffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x20000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			      >> 0xeU)) << 0x11U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xfffbffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x40000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			      >> 0xdU)) << 0x12U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xfff7ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x80000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			      >> 0xcU)) << 0x13U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xffefffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x100000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			       >> 0xbU)) << 0x14U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xffdfffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x200000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			       >> 0xaU)) << 0x15U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xffbfffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x400000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			       >> 9U)) << 0x16U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xff7fffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x800000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			       >> 8U)) << 0x17U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xfeffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x1000000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				>> 7U)) << 0x18U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xfdffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x2000000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				>> 6U)) << 0x19U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xfbffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x4000000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				>> 5U)) << 0x1aU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xf7ffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x8000000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				>> 4U)) << 0x1bU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xefffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x10000000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				 >> 3U)) << 0x1cU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xdfffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x20000000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				 >> 2U)) << 0x1dU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0xbfffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x40000000U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				 >> 1U)) << 0x1eU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev 
	= ((0x7fffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev) 
	   | (0x80000000U & ((~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex) 
			     << 0x1fU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xfffffffeU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
		    >> 0x1fU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xfffffffdU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (2U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
		    >> 0x1dU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xfffffffbU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (4U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
		    >> 0x1bU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xfffffff7U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (8U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
		    >> 0x19U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xffffffefU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x10U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
		       >> 0x17U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xffffffdfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x20U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
		       >> 0x15U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xffffffbfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x40U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
		       >> 0x13U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xffffff7fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x80U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
		       >> 0x11U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xfffffeffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x100U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			>> 0xfU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xfffffdffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x200U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			>> 0xdU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xfffffbffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x400U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			>> 0xbU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xfffff7ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x800U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			>> 9U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xffffefffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x1000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			 >> 7U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xffffdfffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x2000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			 >> 5U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xffffbfffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x4000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			 >> 3U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xffff7fffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x8000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			 >> 1U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xfffeffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x10000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			  << 1U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xfffdffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x20000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			  << 3U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xfffbffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x40000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			  << 5U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xfff7ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x80000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			  << 7U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xffefffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x100000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			   << 9U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xffdfffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x200000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			   << 0xbU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xffbfffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x400000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			   << 0xdU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xff7fffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x800000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			   << 0xfU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xfeffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x1000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			    << 0x11U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xfdffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x2000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			    << 0x13U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xfbffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x4000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			    << 0x15U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xf7ffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x8000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			    << 0x17U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xefffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x10000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			     << 0x19U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xdfffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x20000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			     << 0x1bU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0xbfffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x40000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			     << 0x1dU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev 
	= ((0x7fffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev) 
	   | (0x80000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
			     << 0x1fU)));
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellinp__ex_stage_i__apu_operands_i[2U] 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__apu_operands_ex
	[2U];
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellinp__ex_stage_i__apu_operands_i[1U] 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__apu_operands_ex
	[1U];
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellinp__ex_stage_i__apu_operands_i[0U] 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__apu_operands_ex
	[0U];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_mul[0U] 
	= (IData)((VL_ULL(0x3ffffffff) & VL_MULS_QQQ(34,34,34, 
						     (VL_ULL(0x3ffffffff) 
						      & VL_EXTENDS_QI(34,17, 
								      (0x1ffffU 
								       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_a)))), 
						     (VL_ULL(0x3ffffffff) 
						      & VL_EXTENDS_QI(34,17, 
								      (0x1ffffU 
								       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_b)))))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_mul[1U] 
	= ((0xfffffffcU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_mul[1U]) 
	   | (IData)(((VL_ULL(0x3ffffffff) & VL_MULS_QQQ(34,34,34, 
							 (VL_ULL(0x3ffffffff) 
							  & VL_EXTENDS_QI(34,17, 
									  (0x1ffffU 
									   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_a)))), 
							 (VL_ULL(0x3ffffffff) 
							  & VL_EXTENDS_QI(34,17, 
									  (0x1ffffU 
									   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_b)))))) 
		      >> 0x20U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_mul[1U] 
	= ((3U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_mul[1U]) 
	   | (0xfffffffcU & ((IData)((VL_ULL(0x3ffffffff) 
				      & VL_MULS_QQQ(34,34,34, 
						    (VL_ULL(0x3ffffffff) 
						     & VL_EXTENDS_QI(34,17, 
								     (0x1ffffU 
								      & (IData)(
										(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_a 
										>> 0x11U))))), 
						    (VL_ULL(0x3ffffffff) 
						     & VL_EXTENDS_QI(34,17, 
								     (0x1ffffU 
								      & (IData)(
										(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_b 
										>> 0x11U)))))))) 
			     << 2U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_mul[2U] 
	= ((3U & ((IData)((VL_ULL(0x3ffffffff) & VL_MULS_QQQ(34,34,34, 
							     (VL_ULL(0x3ffffffff) 
							      & VL_EXTENDS_QI(34,17, 
									      (0x1ffffU 
									       & (IData)(
										(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_a 
										>> 0x11U))))), 
							     (VL_ULL(0x3ffffffff) 
							      & VL_EXTENDS_QI(34,17, 
									      (0x1ffffU 
									       & (IData)(
										(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_b 
										>> 0x11U)))))))) 
		  >> 0x1eU)) | (0xfffffffcU & ((IData)(
						       ((VL_ULL(0x3ffffffff) 
							 & VL_MULS_QQQ(34,34,34, 
								       (VL_ULL(0x3ffffffff) 
									& VL_EXTENDS_QI(34,17, 
										(0x1ffffU 
										& (IData)(
										(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_a 
										>> 0x11U))))), 
								       (VL_ULL(0x3ffffffff) 
									& VL_EXTENDS_QI(34,17, 
										(0x1ffffU 
										& (IData)(
										(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_b 
										>> 0x11U))))))) 
							>> 0x20U)) 
					       << 2U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[0U] 
	= ((0xfffc0000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[0U]) 
	   | (0x3ffffU & VL_MULS_III(18,18,18, (0x3ffffU 
						& VL_EXTENDS_II(18,9, 
								(0x1ffU 
								 & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_a)))), 
				     (0x3ffffU & VL_EXTENDS_II(18,9, 
							       (0x1ffU 
								& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_b)))))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[0U] 
	= ((0x3ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[0U]) 
	   | (0xfffc0000U & (VL_MULS_III(18,18,18, 
					 (0x3ffffU 
					  & VL_EXTENDS_II(18,9, 
							  (0x1ffU 
							   & (IData)(
								     (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_a 
								      >> 9U))))), 
					 (0x3ffffU 
					  & VL_EXTENDS_II(18,9, 
							  (0x1ffU 
							   & (IData)(
								     (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_b 
								      >> 9U)))))) 
			     << 0x12U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[1U] 
	= ((0xfffffff0U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[1U]) 
	   | (0xfU & (VL_MULS_III(18,18,18, (0x3ffffU 
					     & VL_EXTENDS_II(18,9, 
							     (0x1ffU 
							      & (IData)(
									(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_a 
									 >> 9U))))), 
				  (0x3ffffU & VL_EXTENDS_II(18,9, 
							    (0x1ffU 
							     & (IData)(
								       (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_b 
									>> 9U)))))) 
		      >> 0xeU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[1U] 
	= ((0xffc0000fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[1U]) 
	   | (0x3ffff0U & (VL_MULS_III(18,18,18, (0x3ffffU 
						  & VL_EXTENDS_II(18,9, 
								  (0x1ffU 
								   & (IData)(
									     (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_a 
									      >> 0x12U))))), 
				       (0x3ffffU & 
					VL_EXTENDS_II(18,9, 
						      (0x1ffU 
						       & (IData)(
								 (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_b 
								  >> 0x12U)))))) 
			   << 4U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[1U] 
	= ((0x3fffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[1U]) 
	   | (0xffc00000U & (VL_MULS_III(18,18,18, 
					 (0x3ffffU 
					  & VL_EXTENDS_II(18,9, 
							  (0x1ffU 
							   & (IData)(
								     (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_a 
								      >> 0x1bU))))), 
					 (0x3ffffU 
					  & VL_EXTENDS_II(18,9, 
							  (0x1ffU 
							   & (IData)(
								     (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_b 
								      >> 0x1bU)))))) 
			     << 0x16U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[2U] 
	= (0xffU & (VL_MULS_III(18,18,18, (0x3ffffU 
					   & VL_EXTENDS_II(18,9, 
							   (0x1ffU 
							    & (IData)(
								      (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_a 
								       >> 0x1bU))))), 
				(0x3ffffU & VL_EXTENDS_II(18,9, 
							  (0x1ffU 
							   & (IData)(
								     (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_b 
								      >> 0x1bU)))))) 
		    >> 0xaU));
    // ALWAYS at ../rtl/riscv_cs_registers.sv:725
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pccr = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pcmr = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pcer = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_all_sel = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_index = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__perf_rdata = 0U;
    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__csr_req_q) 
	 | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_access_ex))) {
	if ((0x7a0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pcer = 1U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__perf_rdata 
		= ((0xfffff000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__perf_rdata) 
		   | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q));
	} else {
	    if ((0x7a1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pcmr = 1U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__perf_rdata 
		    = ((0xfffffffcU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__perf_rdata) 
		       | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q));
	    } else {
		if ((0x79fU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pccr = 1U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_all_sel = 1U;
		}
	    }
	}
	if ((0x3cU == (0x7fU & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr) 
				>> 5U)))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pccr = 1U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_index 
		= (0x1fU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr));
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__perf_rdata 
		= ((0xcU > (0x1fU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr)))
		    ? ((0x17fU >= (0x1e0U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr) 
					     << 5U)))
		        ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[
		       (0xfU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))]
		        : 0U) : 0U);
	}
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in 
	= ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg0_sel))
	    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex
	    : ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg0_sel))
	        ? ((0xffff0000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				   << 0x10U)) | (0xffffU 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex))
	        : ((0xff000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				   << 0x18U)) | ((0xff0000U 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
						     << 0x10U)) 
						 | ((0xff00U 
						     & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
							<< 8U)) 
						    | (0xffU 
						       & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex))))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in 
	= ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg1_sel))
	    ? ((0xff000000U & (VL_NEGATE_I((IData)(
						   (1U 
						    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
						       >> 0x1fU)))) 
			       << 0x18U)) | ((0xff0000U 
					      & (VL_NEGATE_I((IData)(
								     (1U 
								      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
									 >> 0x17U)))) 
						 << 0x10U)) 
					     | ((0xff00U 
						 & (VL_NEGATE_I((IData)(
									(1U 
									 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
									    >> 0xfU)))) 
						    << 8U)) 
						| (0xffU 
						   & VL_NEGATE_I((IData)(
									 (1U 
									  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
									     >> 7U))))))))
	    : ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg1_sel))
	        ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_c_ex
	        : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec 
	= ((0xeU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec)) 
	   | VL_GTS_III(32,9,9, ((0x100U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
					     << 1U) 
					    & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed) 
					       << 8U))) 
				 | (0xffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex)), 
			((0x100U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
				     << 1U) & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed) 
					       << 8U))) 
			 | (0xffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec 
	= ((0xdU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec)) 
	   | (VL_GTS_III(1,9,9, ((0x100U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
					     >> 7U) 
					    & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed) 
					       << 7U))) 
				 | (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
					     >> 8U))), 
			 ((0x100U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
				      >> 7U) & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed) 
						<< 7U))) 
			  | (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
				      >> 8U)))) << 1U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec 
	= ((0xbU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec)) 
	   | (VL_GTS_III(1,9,9, ((0x100U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
					     >> 0xfU) 
					    & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed) 
					       << 6U))) 
				 | (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
					     >> 0x10U))), 
			 ((0x100U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
				      >> 0xfU) & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed) 
						  << 6U))) 
			  | (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
				      >> 0x10U)))) 
	      << 2U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec 
	= ((7U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec)) 
	   | (VL_GTS_III(1,9,9, ((0x100U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
					     >> 0x17U) 
					    & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed) 
					       << 5U))) 
				 | (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
					     >> 0x18U))), 
			 ((0x100U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
				      >> 0x17U) & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed) 
						   << 5U))) 
			  | (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
				      >> 0x18U)))) 
	      << 3U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_b 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_b_negate)
	    ? (~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex)
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__wdata_offset 
	= (3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_addr_int 
		 - (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_reg_offset_ex)));
    // ALWAYS at ../rtl/riscv_load_store_unit.sv:525
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_misaligned = 0U;
    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_req_ex) 
	 & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_misaligned_ex)))) {
	if ((0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_type_ex))) {
	    if ((0U != (3U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_addr_int))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_misaligned = 1U;
	    }
	} else {
	    if ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_type_ex))) {
		if ((3U == (3U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_addr_int))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_misaligned = 1U;
		}
	    }
	}
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2 
	= ((0xfffff8U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2) 
	   | (7U & ((3U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1) 
		    + (3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
			     >> 2U)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2 
	= ((0xffffc7U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2) 
	   | (0x38U & (((3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
			       >> 4U)) + (3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
						>> 6U))) 
		       << 3U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2 
	= ((0xfffe3fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2) 
	   | (0x1c0U & (((3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
				>> 8U)) + (3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
						 >> 0xaU))) 
			<< 6U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2 
	= ((0xfff1ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2) 
	   | (0xe00U & (((3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
				>> 0xcU)) + (3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
						   >> 0xeU))) 
			<< 9U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2 
	= ((0xff8fffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2) 
	   | (0x7000U & (((3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
				 >> 0x10U)) + (3U & 
					       (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
						>> 0x12U))) 
			 << 0xcU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2 
	= ((0xfc7fffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2) 
	   | (0x38000U & (((3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
				  >> 0x14U)) + (3U 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
						   >> 0x16U))) 
			  << 0xfU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2 
	= ((0xe3ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2) 
	   | (0x1c0000U & (((3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
				   >> 0x18U)) + (3U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
						    >> 0x1aU))) 
			   << 0x12U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2 
	= ((0x1fffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2) 
	   | (0xe00000U & (((3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
				   >> 0x1cU)) + (3U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 
						    >> 0x1eU))) 
			   << 0x15U)));
    // ALWAYS at ../rtl/riscv_alu.sv:807
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input = 0U;
    if ((0x36U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex;
    } else {
	if ((((0x30U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)) 
	      | (0x32U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
	     | (0x37U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev;
	} else {
	    if ((((0x31U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)) 
		  | (0x33U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
		 | (0x35U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
		    = ((0x80000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex)
		        ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev
		        : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev);
	    }
	}
    }
    // ALWAYS at ../rtl/riscv_if_stage.sv:344
    if (vlTOPp->rstn_i) {
	if ((0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_dec_cnt_if 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_dec_cnt;
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_dec_cnt_if = 0U;
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_hwlp_id 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__is_hwlp_id_q) 
	   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_valid_id));
    // ALWAYS at ../rtl/riscv_prefetch_L0_buffer.sv:517
    if (vlTOPp->rstn_i) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_n;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_hwlp_q 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_hwlp_n;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS;
	if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__save_rdata_hwlp) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata_last_q 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata;
	} else {
	    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__save_rdata_last) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata_last_q 
		    = ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready)
		        ? vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellout__L0_buffer_i__rdata_o[3U]
		        : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata);
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_hwlp_q = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata_last_q = 0U;
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_vu_type 
	= ((0x3eU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
		     >> 0x13U)) | (1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
					 >> 0x19U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_i_type 
	= ((0xfffff000U & (VL_NEGATE_I((IData)((1U 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						   >> 0x1fU)))) 
			   << 0xcU)) | (0xfffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						  >> 0x14U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_data_ra_id 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[
	(0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
		  >> 0xfU))];
    // ALWAYS at ../rtl/riscv_cs_registers.sv:606
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_rdata 
	= ((0x800U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
	    ? ((0x400U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
	        ? ((0x200U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
		    ? 0U : ((0x100U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
			     ? 0U : ((0x80U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
				      ? 0U : ((0x40U 
					       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
					       ? 0U
					       : ((0x20U 
						   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						   ? 0U
						   : 
						  ((0x10U 
						    & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						    ? 
						   ((8U 
						     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						     ? 0U
						     : 
						    ((4U 
						      & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						      ? 0U
						      : 
						     ((2U 
						       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						       ? 0U
						       : 
						      ((1U 
							& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						        ? 0U
						        : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__priv_lvl_q)))))
						    : 0U))))))
	        : 0U) : ((0x400U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
			  ? ((0x200U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
			      ? ((0x100U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
				  ? ((0x80U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
				      ? ((0x40U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
					  ? 0U : ((0x20U 
						   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						   ? 
						  ((0x10U 
						    & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						    ? 
						   ((8U 
						     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						     ? 0U
						     : 
						    ((4U 
						      & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						      ? 
						     ((2U 
						       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						       ? 
						      ((1U 
							& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						        ? 0U
						        : (IData)(
								  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_q 
								   >> 0x20U)))
						       : 
						      ((1U 
							& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						        ? (IData)(
								  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_end_q 
								   >> 0x20U))
						        : (IData)(
								  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_start_q 
								   >> 0x20U))))
						      : 
						     ((2U 
						       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						       ? 
						      ((1U 
							& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						        ? 0U
						        : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_q))
						       : 
						      ((1U 
							& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						        ? (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_end_q)
						        : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_start_q)))))
						    : 0U)
						   : 0U))
				      : 0U) : 0U) : 0U)
			  : ((0x200U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
			      ? ((0x100U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
				  ? ((0x80U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
				      ? 0U : ((0x40U 
					       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
					       ? ((0x20U 
						   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						   ? 0U
						   : 
						  ((0x10U 
						    & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						    ? 0U
						    : 
						   ((8U 
						     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						     ? 0U
						     : 
						    ((4U 
						      & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						      ? 0U
						      : 
						     ((2U 
						       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						       ? 
						      ((1U 
							& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						        ? 0U
						        : 
						       ((0x80000000U 
							 & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mcause_q) 
							    << 0x1aU)) 
							| (0x1fU 
							   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mcause_q))))
						       : 
						      ((1U 
							& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						        ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mepc_q
						        : 0U))))))
					       : ((0x20U 
						   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						   ? 0U
						   : 
						  ((0x10U 
						    & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						    ? 0U
						    : 
						   ((8U 
						     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						     ? 0U
						     : 
						    ((4U 
						      & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						      ? 0U
						      : 
						     ((2U 
						       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						       ? 0U
						       : 
						      ((1U 
							& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))
						        ? 0U
						        : 
						       ((0x1800U 
							 & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_q) 
							    << 0xbU)) 
							| ((0x80U 
							    & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_q) 
							       << 5U)) 
							   | ((0x10U 
							       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_q) 
								  << 1U)) 
							      | ((8U 
								  & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_q) 
								     >> 1U)) 
								 | (1U 
								    & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_q) 
								       >> 5U))))))))))))))
				  : 0U) : 0U)));
    if ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pccr) 
	  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pcer)) 
	 | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pcmr))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_rdata 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__perf_rdata;
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0 
	= ((0xff000000U & (((0x80U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
			     ? ((0x40U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
				 ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in 
				    >> 0x18U) : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in 
						 >> 0x10U))
			     : ((0x40U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
				 ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in 
				    >> 8U) : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in)) 
			   << 0x18U)) | ((0xff0000U 
					  & (((0x20U 
					       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
					       ? ((0x10U 
						   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
						   ? 
						  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in 
						   >> 0x18U)
						   : 
						  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in 
						   >> 0x10U))
					       : ((0x10U 
						   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
						   ? 
						  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in 
						   >> 8U)
						   : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in)) 
					     << 0x10U)) 
					 | ((0xff00U 
					     & (((8U 
						  & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
						  ? 
						 ((4U 
						   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
						   ? 
						  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in 
						   >> 0x18U)
						   : 
						  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in 
						   >> 0x10U))
						  : 
						 ((4U 
						   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
						   ? 
						  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in 
						   >> 8U)
						   : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in)) 
						<< 8U)) 
					    | (0xffU 
					       & ((2U 
						   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
						   ? 
						  ((1U 
						    & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
						    ? 
						   (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in 
						    >> 0x18U)
						    : 
						   (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in 
						    >> 0x10U))
						   : 
						  ((1U 
						    & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
						    ? 
						   (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in 
						    >> 8U)
						    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in))))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1 
	= ((0xff000000U & (((0x80U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
			     ? ((0x40U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
				 ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in 
				    >> 0x18U) : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in 
						 >> 0x10U))
			     : ((0x40U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
				 ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in 
				    >> 8U) : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in)) 
			   << 0x18U)) | ((0xff0000U 
					  & (((0x20U 
					       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
					       ? ((0x10U 
						   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
						   ? 
						  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in 
						   >> 0x18U)
						   : 
						  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in 
						   >> 0x10U))
					       : ((0x10U 
						   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
						   ? 
						  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in 
						   >> 8U)
						   : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in)) 
					     << 0x10U)) 
					 | ((0xff00U 
					     & (((8U 
						  & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
						  ? 
						 ((4U 
						   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
						   ? 
						  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in 
						   >> 0x18U)
						   : 
						  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in 
						   >> 0x10U))
						  : 
						 ((4U 
						   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
						   ? 
						  (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in 
						   >> 8U)
						   : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in)) 
						<< 8U)) 
					    | (0xffU 
					       & ((2U 
						   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
						   ? 
						  ((1U 
						    & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
						    ? 
						   (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in 
						    >> 0x18U)
						    : 
						   (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in 
						    >> 0x10U))
						   : 
						  ((1U 
						    & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel))
						    ? 
						   (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in 
						    >> 8U)
						    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in))))));
    // ALWAYS at ../rtl/riscv_alu.sv:365
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal 
	= (0xfU & VL_NEGATE_I((IData)((1U & (((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec) 
						>> 3U) 
					       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec) 
						  >> 2U)) 
					      & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec) 
						 >> 1U)) 
					     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec))))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater 
	= (0xfU & VL_NEGATE_I((IData)((1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec) 
					      >> 3U) 
					     | (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec) 
						 >> 3U) 
						& (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec) 
						    >> 2U) 
						   | (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec) 
						       >> 2U) 
						      & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec) 
							  >> 1U) 
							 | (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec) 
							     >> 1U) 
							    & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec)))))))))));
    if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal 
	    = ((0xcU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal)) 
	       | (3U & VL_NEGATE_I((IData)((1U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec) 
						  & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec) 
						     >> 1U)))))));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater 
	    = ((0xcU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater)) 
	       | (3U & VL_NEGATE_I((IData)((1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec) 
						   >> 1U) 
						  | (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec) 
						      >> 1U) 
						     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec))))))));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal 
	    = ((3U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal)) 
	       | (0xcU & (VL_NEGATE_I((IData)((1U & 
					       (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec) 
						 >> 2U) 
						& ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec) 
						   >> 3U))))) 
			  << 2U)));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater 
	    = ((3U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater)) 
	       | (0xcU & (VL_NEGATE_I((IData)((1U & 
					       (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec) 
						 >> 3U) 
						| (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec) 
						    >> 3U) 
						   & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec) 
						      >> 2U)))))) 
			  << 2U)));
    } else {
	if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec;
	}
    }
    // ALWAYS at ../rtl/riscv_alu.sv:115
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a 
	= (VL_ULL(1) | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a 
	= ((VL_ULL(0xffffffe01) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a) 
	   | ((QData)((IData)((0xffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_a))) 
	      << 1U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a 
	= (VL_ULL(0x200) | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a 
	= ((VL_ULL(0xffffc03ff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a) 
	   | ((QData)((IData)((0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_a 
					>> 8U)))) << 0xaU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a 
	= (VL_ULL(0x40000) | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a 
	= ((VL_ULL(0xff807ffff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a) 
	   | ((QData)((IData)((0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_a 
					>> 0x10U)))) 
	      << 0x13U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a 
	= (VL_ULL(0x8000000) | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a 
	= ((VL_ULL(0xfffffff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a) 
	   | ((QData)((IData)((0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_a 
					>> 0x18U)))) 
	      << 0x1cU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b 
	= (VL_ULL(0xffffffffe) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b 
	= ((VL_ULL(0xffffffe01) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b) 
	   | ((QData)((IData)((0xffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_b))) 
	      << 1U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b 
	= (VL_ULL(0xffffffdff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b 
	= ((VL_ULL(0xffffc03ff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b) 
	   | ((QData)((IData)((0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_b 
					>> 8U)))) << 0xaU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b 
	= (VL_ULL(0xffffbffff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b 
	= ((VL_ULL(0xff807ffff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b) 
	   | ((QData)((IData)((0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_b 
					>> 0x10U)))) 
	      << 0x13U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b 
	= (VL_ULL(0xff7ffffff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b 
	= ((VL_ULL(0xfffffff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b) 
	   | ((QData)((IData)((0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_b 
					>> 0x18U)))) 
	      << 0x1cU));
    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_b_negate) 
	 | ((0x14U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)) 
	    | (0x16U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b 
	    = (VL_ULL(1) | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b);
	if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b 
		= (VL_ULL(0x40000) | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b);
	} else {
	    if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b 
		    = (VL_ULL(0x200) | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b 
		    = (VL_ULL(0x40000) | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b 
		    = (VL_ULL(0x8000000) | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b);
	    }
	}
    } else {
	if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a 
		= (VL_ULL(0xffffbffff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a);
	} else {
	    if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a 
		    = (VL_ULL(0xffffffdff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a 
		    = (VL_ULL(0xffffbffff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a 
		    = (VL_ULL(0xff7ffffff) & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a);
	    }
	}
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l3 
	= ((0xfff0U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l3)) 
	   | (0xfU & ((7U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2) 
		      + (7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2 
			       >> 3U)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l3 
	= ((0xff0fU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l3)) 
	   | (0xf0U & (((7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2 
			       >> 6U)) + (7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2 
						>> 9U))) 
		       << 4U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l3 
	= ((0xf0ffU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l3)) 
	   | (0xf00U & (((7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2 
				>> 0xcU)) + (7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2 
						   >> 0xfU))) 
			<< 8U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l3 
	= ((0xfffU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l3)) 
	   | (0xf000U & (((7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2 
				 >> 0x12U)) + (7U & 
					       (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2 
						>> 0x15U))) 
			 << 0xcU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
	= ((0xffff07ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U]) 
	   | (0xf800U & (((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
			   ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[0U]
			   : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
			       << 0x1bU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[0U] 
					    >> 5U))) 
			 << 0xbU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
	= ((0xffe0ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U]) 
	   | (0x1f0000U & (((4U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
			     ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
				 << 0x16U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[0U] 
					      >> 0xaU))
			     : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
				 << 0x11U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[0U] 
					      >> 0xfU))) 
			   << 0x10U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
	= ((0xfc1fffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U]) 
	   | (0x3e00000U & (((0x10U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
			      ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
				  << 0xcU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[0U] 
					      >> 0x14U))
			      : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
				  << 7U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[0U] 
					    >> 0x19U))) 
			    << 0x15U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
	= ((0x83ffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U]) 
	   | (0x7c000000U & (((0x40U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
			       ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
				   << 2U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[0U] 
					     >> 0x1eU))
			       : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
				   << 0x1dU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
						>> 3U))) 
			     << 0x1aU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
	= ((0x7fffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U]) 
	   | (0x80000000U & (((0x100U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
			       ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
				   << 0x18U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
						>> 8U))
			       : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
				   << 0x13U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
						>> 0xdU))) 
			     << 0x1fU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
	= ((0xfffffff0U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U]) 
	   | (0xfU & (((0x100U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
		        ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
			    << 0x18U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
					 >> 8U)) : 
		       ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
			 << 0x13U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
				      >> 0xdU))) >> 1U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
	= ((0xfffffe0fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U]) 
	   | (0x1f0U & (((0x400U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
			  ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
			      << 0xeU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
					  >> 0x12U))
			  : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
			      << 9U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
					>> 0x17U))) 
			<< 4U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
	= ((0xffffc1ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U]) 
	   | (0x3e00U & (((0x1000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
			   ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
			       << 4U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[1U] 
					 >> 0x1cU))
			   : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
			       << 0x1fU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
					    >> 1U))) 
			 << 9U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
	= ((0xfff83fffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U]) 
	   | (0x7c000U & (((0x4000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
			    ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
				<< 0x1aU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
					     >> 6U))
			    : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
				<< 0x15U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
					     >> 0xbU))) 
			  << 0xeU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
	= ((0xff07ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U]) 
	   | (0xf80000U & (((0x10000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
			     ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
				 << 0x10U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
					      >> 0x10U))
			     : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
				 << 0xbU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
					     >> 0x15U))) 
			   << 0x13U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
	= ((0xe0ffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U]) 
	   | (0x1f000000U & (((0x40000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
			       ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
				   << 6U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
					     >> 0x1aU))
			       : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
				   << 1U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[2U] 
					     >> 0x1fU))) 
			     << 0x18U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
	= ((0x1fffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U]) 
	   | (0xe0000000U & (((0x100000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
			       ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
				   << 0x1cU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
						>> 4U))
			       : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
				   << 0x17U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
						>> 9U))) 
			     << 0x1dU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
	= ((0xfffffffcU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U]) 
	   | (3U & (((0x100000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
		      ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
			  << 0x1cU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
				       >> 4U)) : ((
						   vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
						   << 0x17U) 
						  | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
						     >> 9U))) 
		    >> 3U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
	= ((0xffffff83U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U]) 
	   | (0x7cU & (((0x400000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
			 ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
			     << 0x12U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
					  >> 0xeU))
			 : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
			     << 0xdU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
					 >> 0x13U))) 
		       << 2U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
	= ((0xfffff07fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U]) 
	   | (0xf80U & (((0x1000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
			  ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
			      << 8U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
					>> 0x18U)) : 
			 ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
			   << 3U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[3U] 
				     >> 0x1dU))) << 7U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
	= ((0xfffe0fffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U]) 
	   | (0x1f000U & (((0x4000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
			    ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
			       >> 2U) : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
					 >> 7U)) << 0xcU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
	= ((0xffc1ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U]) 
	   | (0x3e0000U & (((0x10000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
			     ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
				>> 0xcU) : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
					    >> 0x11U)) 
			   << 0x11U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
	= ((0xf83fffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U]) 
	   | (0x7c00000U & (((0x40000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)
			      ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
				 >> 0x16U) : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut[4U] 
					      >> 0x1bU)) 
			    << 0x16U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xffff7fffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x8000U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
			  << 0xfU) | (0xffff8000U & 
				      (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
				       << 0xeU)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xfffeffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x10000U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
			   << 0xeU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
				       << 0xdU))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xfffdffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x20000U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
			   << 0xdU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
				       << 0xcU))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xfffbffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x40000U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
			   << 0xcU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
				       << 0xbU))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xfff7ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x80000U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
			   << 0xbU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
				       << 0xaU))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xffefffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x100000U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
			    << 0xaU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
					<< 9U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xffdfffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x200000U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
			    << 9U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
				      << 8U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xffbfffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x400000U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
			    << 8U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
				      << 7U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xff7fffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x800000U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
			    << 7U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
				      << 6U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xfeffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x1000000U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
			     << 6U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
				       << 5U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xfdffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x2000000U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
			     << 5U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
				       << 4U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xfbffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x4000000U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
			     << 4U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
				       << 3U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xf7ffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x8000000U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
			     << 3U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
				       << 2U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xefffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x10000000U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
			      << 2U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
					<< 1U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xdfffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x20000000U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
			      << 1U) | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xbfffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x40000000U & ((0xc0000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input) 
			     | (0x40000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input 
					       >> 1U)))));
    vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT____Vcellinp__hwloop_controller_i__hwlp_dec_cnt_id_i 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__hwlp_dec_cnt_id) 
	   & VL_NEGATE_I((IData)((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_hwlp_id))));
    vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellout__L0_buffer_i__rdata_o[0U] 
	= ((IData)(vlSymsp->TOP__top__ram_i.__PVT__instr_rvalid_o)
	    ? vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_a_o[0U]
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__L0_buffer[0U]);
    vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellout__L0_buffer_i__rdata_o[1U] 
	= ((IData)(vlSymsp->TOP__top__ram_i.__PVT__instr_rvalid_o)
	    ? vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_a_o[1U]
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__L0_buffer[1U]);
    vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellout__L0_buffer_i__rdata_o[2U] 
	= ((IData)(vlSymsp->TOP__top__ram_i.__PVT__instr_rvalid_o)
	    ? vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_a_o[2U]
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__L0_buffer[2U]);
    vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellout__L0_buffer_i__rdata_o[3U] 
	= ((IData)(vlSymsp->TOP__top__ram_i.__PVT__instr_rvalid_o)
	    ? vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_a_o[3U]
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__L0_buffer[3U]);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_result 
	= ((0xff000000U & (((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel))
			     ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1 
				>> 0x18U) : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0 
					     >> 0x18U)) 
			   << 0x18U)) | ((0xff0000U 
					  & (((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel))
					       ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1 
						  >> 0x10U)
					       : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0 
						  >> 0x10U)) 
					     << 0x10U)) 
					 | ((0xff00U 
					     & (((2U 
						  & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel))
						  ? 
						 (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1 
						  >> 8U)
						  : 
						 (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0 
						  >> 8U)) 
						<< 8U)) 
					    | (0xffU 
					       & ((1U 
						   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel))
						   ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1
						   : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__f_is_greater 
	= (0xfU & VL_NEGATE_I((IData)((1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater) 
					      >> 3U) 
					     ^ (((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
						  & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex) 
						 >> 0x1fU) 
						& (~ 
						   ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal) 
						    >> 3U))))))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result_expanded 
	= (VL_ULL(0x1fffffffff) & (VL_EXTENDS_QQ(37,36, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a) 
				   + VL_EXTENDS_QQ(37,36, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l4 
	= ((0x3e0U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l4)) 
	   | (0x1fU & ((0xfU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l3)) 
		       + (0xfU & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l3) 
				  >> 4U)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l4 
	= ((0x1fU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l4)) 
	   | (0x3e0U & (((0xfU & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l3) 
				  >> 8U)) + (0xfU & 
					     ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l3) 
					      >> 0xcU))) 
			<< 5U)));
    // ALWAYS at ../rtl/riscv_hwloop_controller.sv:60
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr 
	= (2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr));
    if ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q 
	 == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_end_q))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr 
	    = ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr)) 
	       | (1U & ((0U != (0x3fffffffU & (IData)(
						      (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_q 
						       >> 2U)))) 
			| ((IData)((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_q 
				    >> 1U)) & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_q) 
					       | (~ (IData)(vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT____Vcellinp__hwloop_controller_i__hwlp_dec_cnt_id_i)))))));
    }
    // ALWAYS at ../rtl/riscv_hwloop_controller.sv:60
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr 
	= (1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr));
    if ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q 
	 == (IData)((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_end_q 
		     >> 0x20U)))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr 
	    = ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr)) 
	       | (2U & (((0U != (0x3fffffffU & (IData)(
						       (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_q 
							>> 0x22U)))) 
			 | ((IData)((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_q 
				     >> 0x21U)) & ((IData)(
							   (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_q 
							    >> 0x20U)) 
						   | (~ 
						      ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT____Vcellinp__hwloop_controller_i__hwlp_dec_cnt_id_i) 
						       >> 1U))))) 
			<< 1U)));
    }
    // ALWAYS at ../rtl/riscv_prefetch_L0_buffer.sv:141
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata_unaligned 
	= ((0xffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata_unaligned) 
	   | (0xffff0000U & (((8U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q)
			       ? ((4U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q)
				   ? vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellout__L0_buffer_i__rdata_o[0U]
				   : vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellout__L0_buffer_i__rdata_o[3U])
			       : ((4U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q)
				   ? vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellout__L0_buffer_i__rdata_o[2U]
				   : vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellout__L0_buffer_i__rdata_o[1U])) 
			     << 0x10U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_crossword 
	= ((7U == (7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q 
			 >> 1U))) & (3U == (3U & (vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellout__L0_buffer_i__rdata_o[3U] 
						  >> 0x10U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__pack_result 
	= ((0xff000000U & (((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_through))
			     ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_result 
				>> 0x18U) : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_c_ex 
					     >> 0x18U)) 
			   << 0x18U)) | ((0xff0000U 
					  & (((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_through))
					       ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_result 
						  >> 0x10U)
					       : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_c_ex 
						  >> 0x10U)) 
					     << 0x10U)) 
					 | ((0xff00U 
					     & (((2U 
						  & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_through))
						  ? 
						 (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_result 
						  >> 8U)
						  : 
						 (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_c_ex 
						  >> 8U)) 
						<< 8U)) 
					    | (0xffU 
					       & ((1U 
						   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_through))
						   ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_result
						   : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_c_ex)))));
    // ALWAYS at ../rtl/riscv_alu.sv:402
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__f_is_nan = 0U;
    if ((0x40U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
	if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
		      >> 5U)))) {
	    if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
			  >> 4U)))) {
		if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
			      >> 3U)))) {
		    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
				      >> 1U)))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result 
				= (0xfU & ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
					    ? ((~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__f_is_greater)) 
					       & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__f_is_nan)))
					    : ((~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__f_is_greater) 
						   | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal))) 
					       & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__f_is_nan)))));
			}
		    } else {
			if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result 
				    = ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal) 
				       & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__f_is_nan)));
			    }
			}
		    }
		}
	    }
	}
    } else {
	if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
		      >> 5U)))) {
	    if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
			  >> 4U)))) {
		if ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
		    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
				      >> 1U)))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result 
				= (0xfU & ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
					    ? (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal))
					    : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal)));
			}
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result 
			    = ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
			        ? ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater) 
				   | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal))
			        : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater));
		    }
		} else {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result 
			= (0xfU & ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
				    ? (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater))
				    : (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater) 
					  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal)))));
		}
	    }
	}
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__sel_minmax 
	= (0xfU & ((((0x47U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)) 
		     | (0x46U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)))
		     ? (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__f_is_greater)
		     : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater)) 
		   ^ VL_NEGATE_I((IData)((((((0x10U 
					      == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)) 
					     | (0x11U 
						== (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
					    | (0x16U 
					       == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
					   | (0x17U 
					      == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
					  | (0x47U 
					     == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)))))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result 
	= ((0xff000000U & ((IData)((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result_expanded 
				    >> 0x1cU)) << 0x18U)) 
	   | ((0xff0000U & ((IData)((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result_expanded 
				     >> 0x13U)) << 0x10U)) 
	      | ((0xff00U & ((IData)((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result_expanded 
				      >> 0xaU)) << 8U)) 
		 | (0xffU & (IData)((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result_expanded 
				     >> 1U))))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cnt_result 
	= (0x3fU & ((0x1fU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l4)) 
		    + (0x1fU & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l4) 
				>> 5U))));
    // ALWAYS at ../rtl/riscv_hwloop_controller.sv:81
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_target = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_dec_cnt = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__j = 0U;
    {
	while (VL_GTS_III(1,32,32, 2U, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__j)) {
	    if ((1U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr) 
		       >> (1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__j)))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_target 
		    = (IData)((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_start_q 
			       >> (0x3fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__j 
					    << 5U))));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_dec_cnt 
		    = ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_dec_cnt) 
		       | ((IData)(1U) << (1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__j)));
		goto __Vlabel2;
	    }
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__j 
		= ((IData)(1U) + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__j);
	}
    }
    __Vlabel2: ;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in 
	= ((0xdffU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in)) 
	   | (0xfffffe00U & ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__branch_in_ex) 
			       << 9U) & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result) 
					 << 6U)) & 
			     ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__id_valid_q) 
			      << 9U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__branch_taken_ex 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__branch_in_ex) 
	   & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result) 
	      >> 3U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__minmax_b 
	= ((0x14U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
	    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left)
	    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev
	    : ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_use_round)
	        ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result 
		   + (((((0x1cU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)) 
			 | (0x1dU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
			| (0x1eU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) 
		       | (0x1fU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)))
		       ? (0x7fffffffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__bmask 
					 >> 1U)) : 0U))
	        : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ABComp_S 
	= (((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AReg_DP 
	     == vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BReg_DP) 
	    | ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AReg_DP 
		> vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BReg_DP) 
	       ^ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__CompInv_SP))) 
	   & ((0U != vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AReg_DP) 
	      | (0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cnt_result))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__hwlp_is_crossword 
	= ((7U == (7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_target 
			 >> 1U))) & (3U == (3U & (vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellout__L0_buffer_i__rdata_o[3U] 
						  >> 0x10U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__result_minmax 
	= ((0xff000000U & (((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__sel_minmax))
			     ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				>> 0x18U) : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__minmax_b 
					     >> 0x18U)) 
			   << 0x18U)) | ((0xff0000U 
					  & (((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__sel_minmax))
					       ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
						  >> 0x10U)
					       : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__minmax_b 
						  >> 0x10U)) 
					     << 0x10U)) 
					 | ((0xff00U 
					     & (((2U 
						  & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__sel_minmax))
						  ? 
						 (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
						  >> 8U)
						  : 
						 (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__minmax_b 
						  >> 8U)) 
						<< 8U)) 
					    | (0xffU 
					       & ((1U 
						   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__sel_minmax))
						   ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex
						   : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__minmax_b)))));
}

void Vtop_top::_initial__TOP__top__11(Vtop__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+      Vtop_top::_initial__TOP__top__11\n"); );
    Vtop* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    // INITIAL at ../rtl/include/riscv_mac_ops.sv:84
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__max 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand2;
}

VL_INLINE_OPT void Vtop_top::_combo__TOP__top__12(Vtop__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+      Vtop_top::_combo__TOP__top__12\n"); );
    Vtop* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    VL_SIG8(__Vtemp413,31,0);
    VL_SIG8(__Vtemp419,31,0);
    VL_SIGW(__Vtemp426,95,0,3);
    VL_SIGW(__Vtemp427,95,0,3);
    VL_SIGW(__Vtemp428,95,0,3);
    VL_SIGW(__Vtemp429,95,0,3);
    VL_SIGW(__Vtemp430,95,0,3);
    VL_SIGW(__Vtemp431,95,0,3);
    VL_SIGW(__Vtemp432,95,0,3);
    VL_SIGW(__Vtemp433,95,0,3);
    VL_SIGW(__Vtemp434,95,0,3);
    VL_SIGW(__Vtemp435,95,0,3);
    VL_SIGW(__Vtemp436,95,0,3);
    VL_SIGW(__Vtemp440,95,0,3);
    VL_SIGW(__Vtemp441,95,0,3);
    VL_SIGW(__Vtemp442,95,0,3);
    VL_SIGW(__Vtemp443,95,0,3);
    VL_SIGW(__Vtemp444,95,0,3);
    VL_SIGW(__Vtemp445,95,0,3);
    VL_SIGW(__Vtemp446,95,0,3);
    VL_SIGW(__Vtemp447,95,0,3);
    VL_SIGW(__Vtemp448,95,0,3);
    VL_SIGW(__Vtemp449,95,0,3);
    VL_SIGW(__Vtemp453,95,0,3);
    VL_SIGW(__Vtemp454,95,0,3);
    VL_SIGW(__Vtemp455,95,0,3);
    VL_SIGW(__Vtemp456,95,0,3);
    VL_SIGW(__Vtemp457,95,0,3);
    VL_SIGW(__Vtemp458,95,0,3);
    VL_SIGW(__Vtemp459,95,0,3);
    VL_SIGW(__Vtemp460,95,0,3);
    VL_SIGW(__Vtemp461,95,0,3);
    VL_SIGW(__Vtemp462,95,0,3);
    VL_SIGW(__Vtemp463,95,0,3);
    VL_SIGW(__Vtemp467,95,0,3);
    VL_SIGW(__Vtemp468,95,0,3);
    VL_SIGW(__Vtemp469,95,0,3);
    VL_SIGW(__Vtemp470,95,0,3);
    VL_SIGW(__Vtemp471,95,0,3);
    VL_SIGW(__Vtemp472,95,0,3);
    VL_SIGW(__Vtemp473,95,0,3);
    VL_SIGW(__Vtemp474,95,0,3);
    VL_SIGW(__Vtemp475,95,0,3);
    VL_SIGW(__Vtemp476,95,0,3);
    VL_SIGW(__Vtemp477,95,0,3);
    VL_SIGW(__Vtemp481,95,0,3);
    VL_SIGW(__Vtemp482,95,0,3);
    VL_SIGW(__Vtemp483,95,0,3);
    VL_SIGW(__Vtemp484,95,0,3);
    VL_SIGW(__Vtemp485,95,0,3);
    VL_SIGW(__Vtemp486,95,0,3);
    VL_SIGW(__Vtemp487,95,0,3);
    VL_SIGW(__Vtemp488,95,0,3);
    VL_SIGW(__Vtemp490,95,0,3);
    VL_SIGW(__Vtemp491,95,0,3);
    VL_SIGW(__Vtemp492,95,0,3);
    VL_SIGW(__Vtemp493,95,0,3);
    VL_SIGW(__Vtemp494,95,0,3);
    VL_SIGW(__Vtemp495,95,0,3);
    VL_SIGW(__Vtemp496,95,0,3);
    VL_SIGW(__Vtemp497,95,0,3);
    VL_SIGW(__Vtemp501,95,0,3);
    VL_SIGW(__Vtemp502,95,0,3);
    VL_SIGW(__Vtemp503,95,0,3);
    VL_SIGW(__Vtemp504,95,0,3);
    VL_SIGW(__Vtemp505,95,0,3);
    VL_SIGW(__Vtemp506,95,0,3);
    VL_SIGW(__Vtemp507,95,0,3);
    VL_SIGW(__Vtemp508,95,0,3);
    VL_SIGW(__Vtemp509,95,0,3);
    VL_SIGW(__Vtemp510,95,0,3);
    VL_SIGW(__Vtemp514,95,0,3);
    VL_SIGW(__Vtemp515,95,0,3);
    VL_SIGW(__Vtemp516,95,0,3);
    VL_SIGW(__Vtemp517,95,0,3);
    VL_SIGW(__Vtemp518,95,0,3);
    VL_SIGW(__Vtemp519,95,0,3);
    VL_SIGW(__Vtemp520,95,0,3);
    VL_SIGW(__Vtemp521,95,0,3);
    VL_SIGW(__Vtemp522,95,0,3);
    VL_SIGW(__Vtemp523,95,0,3);
    VL_SIGW(__Vtemp524,95,0,3);
    VL_SIGW(__Vtemp528,95,0,3);
    VL_SIGW(__Vtemp529,95,0,3);
    VL_SIGW(__Vtemp530,95,0,3);
    VL_SIGW(__Vtemp531,95,0,3);
    VL_SIGW(__Vtemp532,95,0,3);
    VL_SIGW(__Vtemp533,95,0,3);
    VL_SIGW(__Vtemp534,95,0,3);
    VL_SIGW(__Vtemp535,95,0,3);
    VL_SIGW(__Vtemp537,95,0,3);
    VL_SIGW(__Vtemp538,95,0,3);
    VL_SIGW(__Vtemp539,95,0,3);
    VL_SIGW(__Vtemp540,95,0,3);
    VL_SIGW(__Vtemp541,95,0,3);
    VL_SIGW(__Vtemp542,95,0,3);
    VL_SIGW(__Vtemp543,95,0,3);
    VL_SIGW(__Vtemp544,95,0,3);
    VL_SIGW(__Vtemp548,95,0,3);
    VL_SIGW(__Vtemp549,95,0,3);
    VL_SIGW(__Vtemp550,95,0,3);
    VL_SIGW(__Vtemp551,95,0,3);
    VL_SIGW(__Vtemp552,95,0,3);
    VL_SIGW(__Vtemp553,95,0,3);
    VL_SIGW(__Vtemp554,95,0,3);
    VL_SIGW(__Vtemp555,95,0,3);
    VL_SIGW(__Vtemp556,95,0,3);
    VL_SIGW(__Vtemp558,95,0,3);
    VL_SIGW(__Vtemp559,95,0,3);
    VL_SIGW(__Vtemp560,95,0,3);
    VL_SIGW(__Vtemp561,95,0,3);
    VL_SIGW(__Vtemp562,95,0,3);
    VL_SIGW(__Vtemp563,95,0,3);
    VL_SIGW(__Vtemp564,95,0,3);
    VL_SIGW(__Vtemp565,95,0,3);
    VL_SIGW(__Vtemp569,95,0,3);
    VL_SIGW(__Vtemp570,95,0,3);
    VL_SIGW(__Vtemp571,95,0,3);
    VL_SIGW(__Vtemp572,95,0,3);
    VL_SIGW(__Vtemp573,95,0,3);
    VL_SIGW(__Vtemp574,95,0,3);
    VL_SIGW(__Vtemp575,95,0,3);
    VL_SIGW(__Vtemp576,95,0,3);
    VL_SIGW(__Vtemp577,95,0,3);
    VL_SIGW(__Vtemp578,95,0,3);
    VL_SIGW(__Vtemp579,95,0,3);
    VL_SIGW(__Vtemp583,95,0,3);
    VL_SIGW(__Vtemp584,95,0,3);
    VL_SIGW(__Vtemp585,95,0,3);
    VL_SIGW(__Vtemp586,95,0,3);
    VL_SIGW(__Vtemp587,95,0,3);
    VL_SIGW(__Vtemp588,95,0,3);
    VL_SIGW(__Vtemp589,95,0,3);
    VL_SIGW(__Vtemp590,95,0,3);
    VL_SIGW(__Vtemp591,95,0,3);
    VL_SIGW(__Vtemp592,95,0,3);
    VL_SIGW(__Vtemp596,95,0,3);
    VL_SIGW(__Vtemp597,95,0,3);
    VL_SIGW(__Vtemp598,95,0,3);
    VL_SIGW(__Vtemp599,95,0,3);
    VL_SIGW(__Vtemp600,95,0,3);
    VL_SIGW(__Vtemp601,95,0,3);
    VL_SIGW(__Vtemp602,95,0,3);
    VL_SIGW(__Vtemp603,95,0,3);
    VL_SIGW(__Vtemp604,95,0,3);
    VL_SIGW(__Vtemp606,95,0,3);
    VL_SIGW(__Vtemp607,95,0,3);
    VL_SIGW(__Vtemp608,95,0,3);
    VL_SIGW(__Vtemp609,95,0,3);
    VL_SIGW(__Vtemp610,95,0,3);
    VL_SIGW(__Vtemp611,95,0,3);
    VL_SIGW(__Vtemp612,95,0,3);
    VL_SIGW(__Vtemp613,95,0,3);
    VL_SIGW(__Vtemp617,95,0,3);
    VL_SIGW(__Vtemp618,95,0,3);
    VL_SIGW(__Vtemp619,95,0,3);
    VL_SIGW(__Vtemp620,95,0,3);
    VL_SIGW(__Vtemp621,95,0,3);
    VL_SIGW(__Vtemp622,95,0,3);
    VL_SIGW(__Vtemp623,95,0,3);
    VL_SIGW(__Vtemp624,95,0,3);
    VL_SIGW(__Vtemp625,95,0,3);
    VL_SIGW(__Vtemp626,95,0,3);
    VL_SIGW(__Vtemp627,95,0,3);
    VL_SIGW(__Vtemp631,95,0,3);
    VL_SIGW(__Vtemp632,95,0,3);
    VL_SIGW(__Vtemp633,95,0,3);
    VL_SIGW(__Vtemp634,95,0,3);
    VL_SIGW(__Vtemp635,95,0,3);
    VL_SIGW(__Vtemp636,95,0,3);
    VL_SIGW(__Vtemp637,95,0,3);
    VL_SIGW(__Vtemp638,95,0,3);
    VL_SIGW(__Vtemp639,95,0,3);
    VL_SIGW(__Vtemp640,95,0,3);
    VL_SIGW(__Vtemp644,95,0,3);
    VL_SIGW(__Vtemp645,95,0,3);
    VL_SIGW(__Vtemp646,95,0,3);
    VL_SIGW(__Vtemp647,95,0,3);
    VL_SIGW(__Vtemp648,95,0,3);
    VL_SIGW(__Vtemp649,95,0,3);
    VL_SIGW(__Vtemp650,95,0,3);
    VL_SIGW(__Vtemp651,95,0,3);
    VL_SIGW(__Vtemp652,95,0,3);
    VL_SIGW(__Vtemp653,95,0,3);
    VL_SIGW(__Vtemp654,95,0,3);
    VL_SIGW(__Vtemp658,95,0,3);
    VL_SIGW(__Vtemp659,95,0,3);
    VL_SIGW(__Vtemp660,95,0,3);
    VL_SIGW(__Vtemp661,95,0,3);
    VL_SIGW(__Vtemp662,95,0,3);
    VL_SIGW(__Vtemp663,95,0,3);
    VL_SIGW(__Vtemp664,95,0,3);
    VL_SIGW(__Vtemp665,95,0,3);
    VL_SIGW(__Vtemp666,95,0,3);
    VL_SIGW(__Vtemp667,95,0,3);
    VL_SIGW(__Vtemp668,95,0,3);
    VL_SIGW(__Vtemp671,95,0,3);
    VL_SIGW(__Vtemp672,95,0,3);
    VL_SIGW(__Vtemp673,95,0,3);
    VL_SIGW(__Vtemp674,95,0,3);
    VL_SIGW(__Vtemp675,95,0,3);
    VL_SIGW(__Vtemp676,95,0,3);
    VL_SIGW(__Vtemp679,95,0,3);
    VL_SIGW(__Vtemp680,95,0,3);
    VL_SIGW(__Vtemp681,95,0,3);
    VL_SIGW(__Vtemp682,95,0,3);
    VL_SIGW(__Vtemp683,95,0,3);
    VL_SIGW(__Vtemp684,95,0,3);
    VL_SIGW(__Vtemp687,95,0,3);
    VL_SIGW(__Vtemp688,95,0,3);
    VL_SIGW(__Vtemp689,95,0,3);
    VL_SIGW(__Vtemp690,95,0,3);
    VL_SIGW(__Vtemp691,95,0,3);
    VL_SIGW(__Vtemp694,95,0,3);
    VL_SIGW(__Vtemp695,95,0,3);
    VL_SIGW(__Vtemp696,95,0,3);
    VL_SIGW(__Vtemp697,95,0,3);
    VL_SIGW(__Vtemp698,95,0,3);
    VL_SIGW(__Vtemp701,95,0,3);
    VL_SIGW(__Vtemp702,95,0,3);
    VL_SIGW(__Vtemp703,95,0,3);
    VL_SIGW(__Vtemp704,95,0,3);
    VL_SIGW(__Vtemp705,95,0,3);
    VL_SIGW(__Vtemp708,95,0,3);
    VL_SIGW(__Vtemp709,95,0,3);
    VL_SIGW(__Vtemp710,95,0,3);
    VL_SIGW(__Vtemp711,95,0,3);
    VL_SIGW(__Vtemp712,95,0,3);
    VL_SIGW(__Vtemp715,95,0,3);
    VL_SIGW(__Vtemp716,95,0,3);
    VL_SIGW(__Vtemp717,95,0,3);
    VL_SIGW(__Vtemp718,95,0,3);
    VL_SIGW(__Vtemp719,95,0,3);
    VL_SIGW(__Vtemp720,95,0,3);
    VL_SIGW(__Vtemp723,95,0,3);
    VL_SIGW(__Vtemp724,95,0,3);
    VL_SIGW(__Vtemp725,95,0,3);
    VL_SIGW(__Vtemp726,95,0,3);
    VL_SIGW(__Vtemp727,95,0,3);
    VL_SIGW(__Vtemp728,95,0,3);
    VL_SIGW(__Vtemp732,95,0,3);
    VL_SIGW(__Vtemp733,95,0,3);
    VL_SIGW(__Vtemp734,95,0,3);
    VL_SIGW(__Vtemp735,95,0,3);
    VL_SIGW(__Vtemp736,95,0,3);
    VL_SIGW(__Vtemp740,95,0,3);
    VL_SIGW(__Vtemp741,95,0,3);
    VL_SIGW(__Vtemp742,95,0,3);
    VL_SIGW(__Vtemp743,95,0,3);
    VL_SIGW(__Vtemp744,95,0,3);
    VL_SIGW(__Vtemp748,95,0,3);
    VL_SIGW(__Vtemp749,95,0,3);
    VL_SIGW(__Vtemp750,95,0,3);
    VL_SIGW(__Vtemp751,95,0,3);
    VL_SIGW(__Vtemp752,95,0,3);
    VL_SIGW(__Vtemp756,95,0,3);
    VL_SIGW(__Vtemp757,95,0,3);
    VL_SIGW(__Vtemp758,95,0,3);
    VL_SIGW(__Vtemp759,95,0,3);
    VL_SIGW(__Vtemp760,95,0,3);
    VL_SIGW(__Vtemp763,95,0,3);
    VL_SIGW(__Vtemp766,95,0,3);
    VL_SIGW(__Vtemp769,95,0,3);
    VL_SIGW(__Vtemp772,95,0,3);
    // Body
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in 
	= ((0xfdfU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in)) 
	   | (((IData)(vlSymsp->TOP__top.__PVT__data_req) 
	       & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_we_ex))) 
	      << 5U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in 
	= ((0xfbfU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in)) 
	   | (((IData)(vlSymsp->TOP__top.__PVT__data_req) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_we_ex)) 
	      << 6U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__csr_req_q)
	    ? ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_csr_we)
	        ? 1U : 0U) : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op_ex));
    // ALWAYS at ../rtl/riscv_mult.sv:129
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_NS 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_imm = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_subword = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_signed = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_shift_arith = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_ready = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_active = 1U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_save = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_clearcarry = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_multicycle = 0U;
    if ((0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_active = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_ready = 1U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_save = 0U;
	if (((6U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operator_ex)) 
	     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_en_ex))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_ready = 0U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_NS = 1U;
	}
    } else {
	if ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_multicycle = 1U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_imm = 0x10U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_active = 1U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_save = 0U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_NS = 2U;
	} else {
	    if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_multicycle = 1U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_signed 
		    = (2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_signed_mode_ex));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_subword = 2U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_save = 1U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_shift_arith = 1U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_NS = 3U;
	    } else {
		if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_multicycle = 1U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_signed 
			= (1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_signed_mode_ex));
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_subword = 1U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_imm = 0x10U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_save = 1U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_clearcarry = 1U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_shift_arith = 1U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_NS = 4U;
		} else {
		    if ((4U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_signed 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_signed_mode_ex;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_subword = 3U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_ready = 1U;
			if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_ready) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_NS = 0U;
			}
		    }
		}
	    }
	}
    }
    // ALWAYS at ../rtl/riscv_register_file.sv:137
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xfffffffeU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | ((0U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
		       ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			   << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
					      >> 2U)))
		       : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	      & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		 | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xfffffffdU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((1U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
		        ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			    << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
					       >> 2U)))
		        : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 1U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xfffffffbU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((2U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
		        ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			    << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
					       >> 2U)))
		        : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 2U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xfffffff7U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((3U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
		        ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			    << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
					       >> 2U)))
		        : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 3U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xffffffefU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((4U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
		        ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			    << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
					       >> 2U)))
		        : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 4U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xffffffdfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((5U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
		        ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			    << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
					       >> 2U)))
		        : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 5U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xffffffbfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((6U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
		        ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			    << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
					       >> 2U)))
		        : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 6U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xffffff7fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((7U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
		        ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			    << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
					       >> 2U)))
		        : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 7U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xfffffeffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((8U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
		        ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			    << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
					       >> 2U)))
		        : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 8U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xfffffdffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((9U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
		        ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			    << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
					       >> 2U)))
		        : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 9U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xfffffbffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0xaU == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			  ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			      << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						 >> 2U)))
			  : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0xaU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xfffff7ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0xbU == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			  ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			      << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						 >> 2U)))
			  : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0xbU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xffffefffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0xcU == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			  ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			      << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						 >> 2U)))
			  : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0xcU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xffffdfffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0xdU == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			  ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			      << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						 >> 2U)))
			  : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0xdU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xffffbfffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0xeU == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			  ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			      << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						 >> 2U)))
			  : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0xeU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xffff7fffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0xfU == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			  ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			      << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						 >> 2U)))
			  : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0xfU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xfffeffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0x10U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			   ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			       << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						  >> 2U)))
			   : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0x10U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xfffdffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0x11U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			   ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			       << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						  >> 2U)))
			   : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0x11U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xfffbffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0x12U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			   ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			       << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						  >> 2U)))
			   : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0x12U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xfff7ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0x13U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			   ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			       << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						  >> 2U)))
			   : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0x13U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xffefffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0x14U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			   ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			       << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						  >> 2U)))
			   : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0x14U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xffdfffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0x15U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			   ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			       << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						  >> 2U)))
			   : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0x15U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xffbfffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0x16U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			   ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			       << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						  >> 2U)))
			   : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0x16U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xff7fffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0x17U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			   ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			       << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						  >> 2U)))
			   : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0x17U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xfeffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0x18U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			   ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			       << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						  >> 2U)))
			   : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0x18U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xfdffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0x19U == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			   ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			       << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						  >> 2U)))
			   : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0x19U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xfbffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0x1aU == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			   ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			       << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						  >> 2U)))
			   : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0x1aU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xf7ffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0x1bU == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			   ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			       << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						  >> 2U)))
			   : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0x1bU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xefffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0x1cU == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			   ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			       << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						  >> 2U)))
			   : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0x1cU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xdfffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0x1dU == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			   ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			       << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						  >> 2U)))
			   : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0x1dU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0xbfffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0x1eU == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			   ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			       << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						  >> 2U)))
			   : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0x1eU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec 
	= ((0x7fffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec) 
	   | (((0x1fU == ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
			   ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr) 
			       << 5U) | (0x1fU & ((IData)(vlTOPp->debug_addr_i) 
						  >> 2U)))
			   : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex))) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq) 
		  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw))) 
	      << 0x1fU));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xfffffffeU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (1U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
		     >> 1U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
			       >> 2U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xfffffffdU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (2U & ((0x3ffffffeU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
				    >> 2U)) | (0x1ffffffeU 
					       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
						  >> 3U)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xfffffffbU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (4U & ((0x1ffffffcU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
				    >> 3U)) | (0xffffffcU 
					       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
						  >> 4U)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xfffffff7U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (8U & ((0xffffff8U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
				   >> 4U)) | (0x7fffff8U 
					      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
						 >> 5U)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xffffffefU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x10U & ((0x7fffff0U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
				      >> 5U)) | (0x3fffff0U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
						    >> 6U)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xffffffdfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x20U & ((0x3ffffe0U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
				      >> 6U)) | (0x1ffffe0U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
						    >> 7U)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xffffffbfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x40U & ((0x1ffffc0U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
				      >> 7U)) | (0xffffc0U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
						    >> 8U)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xffffff7fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x80U & ((0xffff80U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
				     >> 8U)) | (0x7fff80U 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
						   >> 9U)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xfffffeffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x100U & ((0x7fff00U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
				      >> 9U)) | (0x3fff00U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
						    >> 0xaU)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xfffffdffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x200U & ((0x3ffe00U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
				      >> 0xaU)) | (0x1ffe00U 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
						      >> 0xbU)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xfffffbffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x400U & ((0x1ffc00U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
				      >> 0xbU)) | (0xffc00U 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
						      >> 0xcU)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xfffff7ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x800U & ((0xff800U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
				     >> 0xcU)) | (0x7f800U 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
						     >> 0xdU)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xffffefffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x1000U & ((0x7f000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
				      >> 0xdU)) | (0x3f000U 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
						      >> 0xeU)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xffffdfffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x2000U & ((0x3e000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
				      >> 0xeU)) | (0x1e000U 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
						      >> 0xfU)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
	= ((0xffffbfffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes) 
	   | (0x4000U & ((0x1c000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
				      >> 0xfU)) | (0xc000U 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes 
						      >> 0x10U)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U] 
	= ((0xffffffe0U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U]) 
	   | (0x1fU & ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
		        ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
			    << 0x1bU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U] 
					 >> 5U)) : 
		       ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
			 << 0x16U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U] 
				      >> 0xaU)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U] 
	= ((0xfffffc1fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U]) 
	   | (0x3e0U & (((8U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
			  ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
			      << 0x11U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U] 
					   >> 0xfU))
			  : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
			      << 0xcU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U] 
					  >> 0x14U))) 
			<< 5U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U] 
	= ((0xffff83ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U]) 
	   | (0x7c00U & (((0x20U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
			   ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
			       << 7U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U] 
					 >> 0x19U))
			   : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
			       << 2U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U] 
					 >> 0x1eU))) 
			 << 0xaU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U] 
	= ((0xfff07fffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U]) 
	   | (0xf8000U & (((0x80U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
			    ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
				<< 0x1dU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
					     >> 3U))
			    : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
				<< 0x18U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
					     >> 8U))) 
			  << 0xfU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U] 
	= ((0xfe0fffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U]) 
	   | (0x1f00000U & (((0x200U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
			      ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
				  << 0x13U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
					       >> 0xdU))
			      : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
				  << 0xeU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
					      >> 0x12U))) 
			    << 0x14U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U] 
	= ((0xc1ffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U]) 
	   | (0x3e000000U & (((0x800U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
			       ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
				   << 9U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
					     >> 0x17U))
			       : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
				   << 4U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
					     >> 0x1cU))) 
			     << 0x19U)));
    __Vtemp413 = (0x1fU & ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
			    ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
				<< 0x1fU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
					     >> 1U))
			    : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
				<< 0x1aU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
					     >> 6U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U] 
	= ((0x3fffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U]) 
	   | (0xc0000000U & (((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
			       ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
				   << 0x1fU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
						>> 1U))
			       : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
				   << 0x1aU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
						>> 6U))) 
			     << 0x1eU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
	= ((0xfffffff8U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U]) 
	   | (0x3fffffffU & (__Vtemp413 >> 2U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
	= ((0xffffff07U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U]) 
	   | (0xf8U & (((0x8000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
			 ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
			     << 0x15U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
					  >> 0xbU))
			 : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
			     << 0x10U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
					  >> 0x10U))) 
		       << 3U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
	= ((0xffffe0ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U]) 
	   | (0x1f00U & (((0x20000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
			   ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
			       << 0xbU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
					   >> 0x15U))
			   : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
			       << 6U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
					 >> 0x1aU))) 
			 << 8U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
	= ((0xfffc1fffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U]) 
	   | (0x3e000U & (((0x80000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
			    ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
				<< 1U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
					  >> 0x1fU))
			    : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
				<< 0x1cU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
					     >> 4U))) 
			  << 0xdU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
	= ((0xff83ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U]) 
	   | (0x7c0000U & (((0x200000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
			     ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
				 << 0x17U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
					      >> 9U))
			     : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
				 << 0x12U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
					      >> 0xeU))) 
			   << 0x12U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
	= ((0xf07fffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U]) 
	   | (0xf800000U & (((0x800000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
			      ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
				  << 0xdU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
					      >> 0x13U))
			      : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
				  << 8U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
					    >> 0x18U))) 
			    << 0x17U)));
    __Vtemp419 = (0x1fU & ((0x2000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
			    ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
				<< 3U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
					  >> 0x1dU))
			    : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
			       >> 2U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U] 
	= ((0xfffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[1U]) 
	   | (0xf0000000U & (((0x2000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
			       ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
				   << 3U) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[3U] 
					     >> 0x1dU))
			       : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
				  >> 2U)) << 0x1cU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
	= ((0xfffffffeU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U]) 
	   | (0xfffffffU & (__Vtemp419 >> 4U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
	= ((0xffffffc1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U]) 
	   | (0x3eU & (((0x8000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
			 ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
			    >> 7U) : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
				      >> 0xcU)) << 1U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U] 
	= ((0xfffff83fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[2U]) 
	   | (0x7c0U & (((0x20000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
			  ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
			     >> 0x11U) : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[4U] 
					  >> 0x16U)) 
			<< 6U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_shift 
	= (0x3fU & (((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
		      ? ((0x1fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U]) 
			 - (IData)(1U)) : 0x1fU) + 
		    ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_op_a_signed)
		      ? 0U : 1U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata 
	= (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__use_last) 
	    | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__use_hwlp))
	    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata_last_q
	    : vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellout__L0_buffer_i__rdata_o[
	   (3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q 
		  >> 2U))]);
    // ALWAYS at ../rtl/riscv_alu.sv:841
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__bitop_result = 0U;
    if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
		  >> 6U)))) {
	if ((0x20U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
	    if ((0x10U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
		if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
			      >> 3U)))) {
		    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__bitop_result 
			    = (0x3fU & ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
					 ? ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
					     ? ((1U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
						 ? 
						(0x1fU 
						 & ((IData)(0x1fU) 
						    - 
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U]))
						 : 0x20U)
					     : ((1U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
						 ? 
						(0x1fU 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U])
						 : 0x20U))
					 : ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
					     ? ((1U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes)
						 ? 
						((0x1fU 
						  & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes[0U]) 
						 - (IData)(1U))
						 : 
						((0x80000000U 
						  & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex)
						  ? 0x1fU
						  : 0U))
					     : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cnt_result))));
		    }
		}
	    }
	}
    }
    // ALWAYS at ../rtl/riscv_alu_div.sv:122
    vlSymsp->TOP__top.__Vtableidx11 = (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_ready) 
					<< 5U) | ((0x10U 
						   & ((~ (IData)(
								 (0U 
								  != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__Cnt_DP)))) 
						      << 4U)) 
						  | (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ABComp_S) 
						      << 3U) 
						     | (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_valid) 
							 << 2U) 
							| (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SP)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN 
	= vlSymsp->TOP__top.__Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN
	[vlSymsp->TOP__top.__Vtableidx11];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready 
	= vlSymsp->TOP__top.__Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready
	[vlSymsp->TOP__top.__Vtableidx11];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S 
	= vlSymsp->TOP__top.__Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S
	[vlSymsp->TOP__top.__Vtableidx11];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S 
	= vlSymsp->TOP__top.__Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S
	[vlSymsp->TOP__top.__Vtableidx11];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S 
	= vlSymsp->TOP__top.__Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S
	[vlSymsp->TOP__top.__Vtableidx11];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S 
	= vlSymsp->TOP__top.__Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S
	[vlSymsp->TOP__top.__Vtableidx11];
    // ALWAYS at ../rtl/riscv_cs_registers.sv:815
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_n 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q;
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pcmr) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_n 
		= (3U & ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))
			  ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
			     & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q)))
			  : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
			     | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q))));
	} else {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_n 
		    = (3U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata);
	    }
	}
    }
    // ALWAYS at ../rtl/riscv_cs_registers.sv:815
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_n 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q;
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pcer) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_n 
		= (0xfffU & ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))
			      ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
				 & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q)))
			      : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
				 | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q))));
	} else {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_n 
		    = (0xfffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata);
	    }
	}
    }
    // ALWAYS at ../rtl/riscv_cs_registers.sv:793
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0U];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[0U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2;
    if ((1U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q) 
	       & ((0xffffffffU != vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0U]) 
		  | (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q) 
			>> 1U)))))) {
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3 
	    = ((IData)(1U) + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0U]);
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[0U] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3;
    }
    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pccr) 
	 & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_all_sel) 
	    | (0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_index))))) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       & (~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0U]));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[0U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6;
	    } else {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0U]);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[0U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5;
	    }
	} else {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[0U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4;
	    }
	}
    }
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[1U];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[1U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2;
    if ((1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q) 
		>> 1U) & ((0xffffffffU != vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[1U]) 
			  | (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q) 
				>> 1U)))))) {
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3 
	    = ((IData)(1U) + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[1U]);
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[1U] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3;
    }
    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pccr) 
	 & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_all_sel) 
	    | (1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_index))))) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       & (~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[1U]));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[1U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6;
	    } else {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[1U]);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[1U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5;
	    }
	} else {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[1U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4;
	    }
	}
    }
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[2U];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[2U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2;
    if ((1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q) 
		>> 2U) & ((0xffffffffU != vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[2U]) 
			  | (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q) 
				>> 1U)))))) {
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3 
	    = ((IData)(1U) + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[2U]);
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[2U] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3;
    }
    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pccr) 
	 & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_all_sel) 
	    | (2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_index))))) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       & (~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[2U]));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[2U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6;
	    } else {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[2U]);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[2U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5;
	    }
	} else {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[2U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4;
	    }
	}
    }
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[3U];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[3U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2;
    if ((1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q) 
		>> 3U) & ((0xffffffffU != vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[3U]) 
			  | (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q) 
				>> 1U)))))) {
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3 
	    = ((IData)(1U) + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[3U]);
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[3U] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3;
    }
    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pccr) 
	 & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_all_sel) 
	    | (3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_index))))) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       & (~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[3U]));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[3U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6;
	    } else {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[3U]);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[3U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5;
	    }
	} else {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[3U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4;
	    }
	}
    }
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[4U];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[4U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2;
    if ((1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q) 
		>> 4U) & ((0xffffffffU != vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[4U]) 
			  | (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q) 
				>> 1U)))))) {
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3 
	    = ((IData)(1U) + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[4U]);
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[4U] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3;
    }
    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pccr) 
	 & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_all_sel) 
	    | (4U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_index))))) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       & (~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[4U]));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[4U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6;
	    } else {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[4U]);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[4U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5;
	    }
	} else {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[4U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4;
	    }
	}
    }
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[5U];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[5U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2;
    if ((1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q) 
		>> 5U) & ((0xffffffffU != vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[5U]) 
			  | (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q) 
				>> 1U)))))) {
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3 
	    = ((IData)(1U) + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[5U]);
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[5U] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3;
    }
    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pccr) 
	 & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_all_sel) 
	    | (5U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_index))))) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       & (~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[5U]));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[5U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6;
	    } else {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[5U]);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[5U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5;
	    }
	} else {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[5U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4;
	    }
	}
    }
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[6U];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[6U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2;
    if ((1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q) 
		>> 6U) & ((0xffffffffU != vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[6U]) 
			  | (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q) 
				>> 1U)))))) {
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3 
	    = ((IData)(1U) + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[6U]);
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[6U] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3;
    }
    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pccr) 
	 & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_all_sel) 
	    | (6U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_index))))) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       & (~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[6U]));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[6U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6;
	    } else {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[6U]);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[6U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5;
	    }
	} else {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[6U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4;
	    }
	}
    }
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[7U];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[7U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2;
    if ((1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q) 
		>> 7U) & ((0xffffffffU != vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[7U]) 
			  | (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q) 
				>> 1U)))))) {
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3 
	    = ((IData)(1U) + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[7U]);
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[7U] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3;
    }
    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pccr) 
	 & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_all_sel) 
	    | (7U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_index))))) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       & (~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[7U]));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[7U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6;
	    } else {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[7U]);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[7U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5;
	    }
	} else {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[7U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4;
	    }
	}
    }
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[8U];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[8U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2;
    if ((1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q) 
		>> 8U) & ((0xffffffffU != vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[8U]) 
			  | (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q) 
				>> 1U)))))) {
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3 
	    = ((IData)(1U) + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[8U]);
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[8U] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3;
    }
    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pccr) 
	 & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_all_sel) 
	    | (8U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_index))))) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       & (~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[8U]));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[8U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6;
	    } else {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[8U]);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[8U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5;
	    }
	} else {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[8U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4;
	    }
	}
    }
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[9U];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[9U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2;
    if ((1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q) 
		>> 9U) & ((0xffffffffU != vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[9U]) 
			  | (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q) 
				>> 1U)))))) {
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3 
	    = ((IData)(1U) + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[9U]);
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[9U] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3;
    }
    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pccr) 
	 & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_all_sel) 
	    | (9U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_index))))) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       & (~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[9U]));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[9U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6;
	    } else {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[9U]);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[9U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5;
	    }
	} else {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[9U] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4;
	    }
	}
    }
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0xaU];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[0xaU] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2;
    if ((1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q) 
		>> 0xaU) & ((0xffffffffU != vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0xaU]) 
			    | (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q) 
				  >> 1U)))))) {
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3 
	    = ((IData)(1U) + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0xaU]);
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[0xaU] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3;
    }
    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pccr) 
	 & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_all_sel) 
	    | (0xaU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_index))))) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       & (~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0xaU]));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[0xaU] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6;
	    } else {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0xaU]);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[0xaU] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5;
	    }
	} else {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[0xaU] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4;
	    }
	}
    }
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0xbU];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[0xbU] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2;
    if ((1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q) 
		>> 0xbU) & ((0xffffffffU != vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0xbU]) 
			    | (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q) 
				  >> 1U)))))) {
	vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3 
	    = ((IData)(1U) + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0xbU]);
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[0xbU] 
	    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3;
    }
    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pccr) 
	 & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_all_sel) 
	    | (0xbU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_index))))) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       & (~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0xbU]));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[0xbU] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6;
	    } else {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5 
		    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		       | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q[0xbU]);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[0xbU] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5;
	    }
	} else {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
		vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n[0xbU] 
		    = vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4;
	    }
	}
    }
    // ALWAYS at ../rtl/riscv_cs_registers.sv:585
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_wdata_int 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_we_int = 1U;
    if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_wdata_int 
	    = ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))
	        ? ((~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata) 
		   & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_rdata)
	        : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata 
		   | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_rdata));
    } else {
	if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_op))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_wdata_int 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata;
	} else {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_wdata_int 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_wdata;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_we_int = 0U;
	}
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_signed 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_active)
	    ? (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_signed)
	    : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_signed_mode_ex));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_shift_arith 
	= (1U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_active)
		  ? (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_shift_arith)
		  : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_signed_mode_ex)));
    // ALWAYS at ../rtl/riscv_decoder.sv:259
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__jump_in_id = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_target_mux_sel = 1U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_en = 1U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 3U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_c_mux_sel = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_vec_mode = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__scalar_replication = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 3U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_a_mux_sel = 1U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_operator = 2U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_int_en = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_dot_en = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_imm_mux = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_signed_mode = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_sel_subword = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_dot_signed = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_mem_we = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_alu_we = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__prepost_useincr = 1U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__hwloop_we = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_target_mux_sel = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_start_mux_sel = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_cnt_mux_sel = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__csr_access = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__csr_status = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__csr_illegal = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__csr_op = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mret_insn_dec = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__uret_insn_dec = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_we_id = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_type_id = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_sign_ext_id = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__data_req = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_load_event_id = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__ebrk_insn = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__ecall_insn_dec = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__pipe_flush_dec = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_a_mux = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_b_mux = 2U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_bmask_a_mux_sel = 1U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_bmask_b_mux_sel = 1U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__instr_multicycle = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_op_en = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_operator = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator = 0U;
    if ((0x40U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
	if ((0x20U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
	    if ((0x10U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
		if ((8U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
		    if ((4U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
		    } else {
			if ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			    if ((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_target_mux_sel = 0U;
				if ((0x4000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				    if ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
				    } else {
					if ((0x1000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__hwloop_we = 7U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_target_mux_sel = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_start_mux_sel = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_cnt_mux_sel = 0U;
					} else {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__hwloop_we = 7U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_start_mux_sel = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_cnt_mux_sel = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
					}
				    }
				} else {
				    if ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					if ((0x1000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__hwloop_we 
						= (4U 
						   | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__hwloop_we));
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_cnt_mux_sel = 0U;
					} else {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__hwloop_we 
						= (4U 
						   | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__hwloop_we));
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_cnt_mux_sel = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
					}
				    } else {
					if ((0x1000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__hwloop_we 
						= (2U 
						   | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__hwloop_we));
					} else {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__hwloop_we 
						= (1U 
						   | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__hwloop_we));
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_start_mux_sel = 0U;
					}
				    }
				}
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			    }
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			}
		    }
		} else {
		    if ((4U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
		    } else {
			if ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			    if ((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				if ((0U == (7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						  >> 0xcU)))) {
				    if ((0x80000000U 
					 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
				    } else {
					if ((0x40000000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
					} else {
					    if ((0x20000000U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						if (
						    (0x10000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x8000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							if (
							    (0x4000000U 
							     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							} else {
							    if (
								(0x2000000U 
								 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							    } else {
								if (
								    (0x1000000U 
								     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								} else {
								    if (
									(0x800000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								    } else {
									if (
									    (0x400000U 
									     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
									} else {
									    if (
										(0x200000U 
										& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
										if (
										(0x100000U 
										& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
										vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
										} else {
										vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 0U;
										vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mret_insn_dec = 1U;
										}
									    } else {
										vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
									    }
									}
								    }
								}
							    }
							}
						    }
						} else {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						}
					    } else {
						if (
						    (0x10000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x8000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							if (
							    (0x4000000U 
							     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							} else {
							    if (
								(0x2000000U 
								 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							    } else {
								if (
								    (0x1000000U 
								     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								} else {
								    if (
									(0x800000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								    } else {
									if (
									    (0x400000U 
									     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									    if (
										(0x200000U 
										& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
										vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
									    } else {
										if (
										(0x100000U 
										& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
										vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__pipe_flush_dec = 1U;
										} else {
										vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
										}
									    }
									} else {
									    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
									}
								    }
								}
							    }
							}
						    }
						} else {
						    if (
							(0x8000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							if (
							    (0x4000000U 
							     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							} else {
							    if (
								(0x2000000U 
								 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							    } else {
								if (
								    (0x1000000U 
								     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								} else {
								    if (
									(0x800000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								    } else {
									if (
									    (0x400000U 
									     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
									} else {
									    if (
										(0x200000U 
										& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
										if (
										(0x100000U 
										& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
										vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
										} else {
										vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__uret_insn_dec = 0U;
										}
									    } else {
										if (
										(0x100000U 
										& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
										vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__ebrk_insn = 1U;
										} else {
										vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__ecall_insn_dec = 1U;
										}
									    }
									}
								    }
								}
							    }
							}
						    }
						}
					    }
					}
				    }
				} else {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__csr_access = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_alu_we = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 2U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_a_mux_sel = 0U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 0U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__instr_multicycle = 1U;
				    if ((0x4000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel = 2U;
				    } else {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel = 0U;
				    }
				    if ((1U == (3U 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						   >> 0xcU)))) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__csr_op = 1U;
				    } else {
					if ((2U == 
					     (3U & 
					      (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
					       >> 0xcU)))) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__csr_op = 2U;
					} else {
					    if ((3U 
						 == 
						 (3U 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						     >> 0xcU)))) {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__csr_op = 3U;
					    } else {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__csr_illegal = 1U;
					    }
					}
				    }
				    if (((3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						>> 0x1cU)) 
					 > (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__priv_lvl_q))) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__csr_illegal = 1U;
				    }
				    if ((1U & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__csr_illegal)))) {
					if (((0x300U 
					      == (0xfffU 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						     >> 0x14U))) 
					     | (0U 
						== 
						(0xfffU 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						    >> 0x14U))))) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__csr_status = 1U;
					}
				    }
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec 
					= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__csr_illegal;
				}
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			    }
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			}
		    }
		}
	    } else {
		if ((8U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
		    if ((4U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			if ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			    if ((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_target_mux_sel = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__jump_in_id = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 2U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 3U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x18U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_alu_we = 1U;
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			    }
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			}
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
		    }
		} else {
		    if ((4U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			if ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			    if ((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_target_mux_sel = 2U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__jump_in_id = 2U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 2U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 3U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x18U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_alu_we = 1U;
				if ((0U != (7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						  >> 0xcU)))) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__jump_in_id = 0U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_alu_we = 0U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
				}
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			    }
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			}
		    } else {
			if ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			    if ((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_target_mux_sel = 3U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__jump_in_id = 3U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_c_mux_sel = 2U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
				if ((0x4000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator 
					= ((0x2000U 
					    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
					    ? ((0x1000U 
						& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
					        ? 0xbU
					        : 1U)
					    : ((0x1000U 
						& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
					        ? 0xaU
					        : 0U));
				} else {
				    if ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					if ((0x1000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0xdU;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 0U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 2U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 0xbU;
					} else {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0xcU;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 0U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 2U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 0xbU;
					}
				    } else {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator 
					    = ((0x1000U 
						& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
					        ? 0xdU
					        : 0xcU);
				    }
				}
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			    }
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			}
		    }
		}
	    }
	} else {
	    if ((0x10U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
		if ((8U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
		    if ((4U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
		    } else {
			if ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			    if ((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_alu_we = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
				if ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				    if ((0x1000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator 
					    = ((0x80000000U 
						& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
					        ? (
						   (0x4000U 
						    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
						    ? 0x1fU
						    : 0x1bU)
					        : (
						   (0x4000U 
						    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
						    ? 0x1dU
						    : 0x19U));
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_a_mux = 0U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_b_mux = 1U;
					if ((0x40000000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_bmask_b_mux_sel = 0U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel = 4U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 3U;
					}
				    } else {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator 
					    = ((0x80000000U 
						& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
					        ? (
						   (0x4000U 
						    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
						    ? 0x1eU
						    : 0x1aU)
					        : (
						   (0x4000U 
						    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
						    ? 0x1cU
						    : 0x18U));
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_a_mux = 0U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_b_mux = 1U;
					if ((0x40000000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_bmask_b_mux_sel = 0U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel = 4U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 3U;
					}
				    }
				} else {
				    if ((0x1000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_en = 0U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_sel_subword 
					    = (1U & 
					       (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						>> 0x1eU));
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_signed_mode 
					    = (3U & 
					       VL_NEGATE_I((IData)(
								   (1U 
								    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
								       >> 0x1fU)))));
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_imm_mux = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_int_en = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_operator 
					    = ((0x4000U 
						& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
					        ? 3U
					        : 2U);
				    } else {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_en = 0U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_sel_subword 
					    = (1U & 
					       (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						>> 0x1eU));
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_signed_mode 
					    = (3U & 
					       VL_NEGATE_I((IData)(
								   (1U 
								    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
								       >> 0x1fU)))));
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_imm_mux = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 3U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_int_en = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_operator 
					    = ((0x4000U 
						& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
					        ? 3U
					        : 2U);
				    }
				}
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			    }
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			}
		    }
		} else {
		    if ((4U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			if ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			    if ((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_alu_we = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
				if ((0x1000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_vec_mode = 3U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_operator = 4U;
				} else {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_vec_mode = 2U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_operator = 5U;
				}
				if ((0x4000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__scalar_replication = 1U;
				    if ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 2U;
				    } else {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
				    }
				} else {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
				}
				if ((0x80000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				    if ((0x40000000U 
					 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					if ((0x20000000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    if ((0x10000000U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						if (
						    (0x4000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						} else {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x3aU;
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 8U;
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__scalar_replication = 0U;
						}
					    } else {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x3aU;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 8U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__scalar_replication = 0U;
						    }
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x38U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 1U;
						    }
						}
					    }
					} else {
					    if ((0x10000000U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x39U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 1U;
						    }
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x38U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
						    }
						}
					    } else {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x3bU;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__scalar_replication = 0U;
						    }
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x3aU;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 8U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__scalar_replication = 0U;
						    }
						}
					    }
					}
				    } else {
					if ((0x20000000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    if ((0x10000000U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_en = 0U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_dot_en = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_dot_signed = 3U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 1U;
						    }
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x2dU;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 1U;
						    }
						}
					    } else {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_en = 0U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_dot_en = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_dot_signed = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 1U;
						    }
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_en = 0U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_dot_en = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_dot_signed = 0U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 1U;
						    }
						}
					    }
					} else {
					    if ((0x10000000U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_en = 0U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_dot_en = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_dot_signed = 3U;
						    }
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x3fU;
						    }
						}
					    } else {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_en = 0U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_dot_en = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_dot_signed = 1U;
						    }
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_en = 0U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_dot_en = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_dot_signed = 0U;
						    }
						}
					    }
					}
				    }
				} else {
				    if ((0x40000000U 
					 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					if ((0x20000000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    if ((0x10000000U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x3eU;
						    }
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x14U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
						    }
						}
					    } else {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x15U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
						    }
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x2fU;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
						    }
						}
					    }
					} else {
					    if ((0x10000000U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x2eU;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
						    }
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x27U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
						    }
						}
					    } else {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 5U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 7U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x24U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
						    }
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 7U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x25U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
						    }
						}
					    }
					}
				    } else {
					if ((0x20000000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    if ((0x10000000U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0xbU;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 7U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x13U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 7U;
						    }
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 9U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 7U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x12U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
						    }
						}
					    } else {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 4U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x11U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 7U;
						    }
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x10U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
						    }
						}
					    }
					} else {
					    if ((0x10000000U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0xaU;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x1aU;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 7U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_b_mux = 3U;
						    }
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 8U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x18U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_b_mux = 3U;
						    }
						}
					    } else {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0xdU;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x19U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
						    }
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0xcU;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
						    } else {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x18U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 6U;
						    }
						}
					    }
					}
				    }
				}
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			    }
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			}
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
		    }
		}
	    } else {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
	    }
	}
    } else {
	if ((0x20U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
	    if ((0x10U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
		if ((8U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
		} else {
		    if ((4U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			if ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			    if ((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel = 2U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 2U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_a_mux_sel = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 2U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x18U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_alu_we = 1U;
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			    }
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			}
		    } else {
			if ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			    if ((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_alu_we = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
				if ((0x80000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_a_mux = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_b_mux = 0U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 2U;
				    if ((0x4000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					if ((0x2000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
					} else {
					    if ((0x1000U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
					    } else {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x2cU;
						if (
						    (1U 
						     & (~ 
							(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
							 >> 0x1eU)))) {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_bmask_a_mux_sel = 0U;
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_bmask_b_mux_sel = 0U;
						}
					    }
					}
				    } else {
					if ((0x2000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    if ((0x1000U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x2bU;
						if (
						    (1U 
						     & (~ 
							(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
							 >> 0x1eU)))) {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_bmask_a_mux_sel = 0U;
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_bmask_b_mux_sel = 0U;
						}
					    } else {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x2aU;
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 4U;
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 1U;
						if (
						    (1U 
						     & (~ 
							(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
							 >> 0x1eU)))) {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 4U;
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_bmask_a_mux_sel = 0U;
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_bmask_b_mux_sel = 0U;
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
						}
					    }
					} else {
					    if ((0x1000U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x29U;
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 4U;
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_b_mux = 2U;
						if (
						    (1U 
						     & (~ 
							(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
							 >> 0x1eU)))) {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 4U;
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_bmask_a_mux_sel = 0U;
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
						}
					    } else {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x28U;
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 4U;
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_b_mux = 2U;
						if (
						    (1U 
						     & (~ 
							(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
							 >> 0x1eU)))) {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 4U;
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_bmask_a_mux_sel = 0U;
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
						}
					    }
					}
				    }
				} else {
				    if ((1U & (~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						  >> 0x1cU)))) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
				    }
				    if ((0x40000000U 
					 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					if ((0x20000000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
					} else {
					    if ((0x10000000U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
					    } else {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							if (
							    (0x2000000U 
							     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							    if (
								(0x4000U 
								 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							    } else {
								if (
								    (0x2000U 
								     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								} else {
								    if (
									(0x1000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_en = 0U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_int_en = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_operator = 1U;
								    } else {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_en = 0U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_int_en = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_operator = 0U;
								    }
								}
							    }
							} else {
							    if (
								(0x4000U 
								 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								if (
								    (0x2000U 
								     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								} else {
								    if (
									(0x1000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x24U;
								    } else {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								    }
								}
							    } else {
								if (
								    (0x2000U 
								     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								} else {
								    if (
									(0x1000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								    } else {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x19U;
								    }
								}
							    }
							}
						    }
						}
					    }
					}
				    } else {
					if ((0x20000000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
					} else {
					    if ((0x10000000U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							if (
							    (0x2000000U 
							     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							} else {
							    if (
								(0x4000U 
								 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								if (
								    (0x2000U 
								     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								    if (
									(0x1000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								    } else {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x17U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
								    }
								} else {
								    if (
									(0x1000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x16U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
								    } else {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								    }
								}
							    } else {
								if (
								    (0x2000U 
								     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								    if (
									(0x1000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								    } else {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x17U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 2U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 9U;
								    }
								} else {
								    if (
									(0x1000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x16U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 2U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 9U;
								    } else {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								    }
								}
							    }
							}
						    } else {
							if (
							    (0x2000000U 
							     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							} else {
							    if (
								(0x4000U 
								 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								if (
								    (0x2000U 
								     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								    if (
									(0x1000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x3fU;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_vec_mode = 3U;
								    } else {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x3eU;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_vec_mode = 3U;
								    }
								} else {
								    if (
									(0x1000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x3fU;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_vec_mode = 2U;
								    } else {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x3eU;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_vec_mode = 2U;
								    }
								}
							    } else {
								vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator 
								    = 
								    ((0x2000U 
								      & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
								      ? 
								     ((0x1000U 
								       & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
								       ? 0x34U
								       : 0x35U)
								      : 
								     ((0x1000U 
								       & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
								       ? 0x37U
								       : 0x36U));
							    }
							}
						    }
						}
					    } else {
						if (
						    (0x8000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							if (
							    (0x2000000U 
							     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							} else {
							    if (
								(0x4000U 
								 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								if (
								    (0x2000U 
								     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								} else {
								    if (
									(0x1000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x26U;
								    } else {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								    }
								}
							    } else {
								vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							    }
							}
						    }
						} else {
						    if (
							(0x4000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							if (
							    (0x2000000U 
							     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							} else {
							    if (
								(0x4000U 
								 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator 
								    = 
								    ((0x2000U 
								      & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
								      ? 
								     ((0x1000U 
								       & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
								       ? 0x13U
								       : 0x12U)
								      : 
								     ((0x1000U 
								       & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
								       ? 0x11U
								       : 0x10U));
							    } else {
								if (
								    (0x2000U 
								     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator 
									= 
									((0x1000U 
									  & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
									  ? 7U
									  : 6U);
								} else {
								    if (
									(0x1000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
								    } else {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x14U;
								    }
								}
							    }
							}
						    } else {
							if (
							    (0x2000000U 
							     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							    if (
								(0x4000U 
								 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								if (
								    (0x2000U 
								     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								    if (
									(0x1000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel = 3U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 2U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 0U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x32U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__instr_multicycle = 1U;
								    } else {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel = 3U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 2U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 0U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x33U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__instr_multicycle = 1U;
								    }
								} else {
								    if (
									(0x1000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel = 3U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 2U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 0U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x30U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__instr_multicycle = 1U;
								    } else {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel = 3U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 2U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 0U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x31U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__instr_multicycle = 1U;
								    }
								}
							    } else {
								if (
								    (0x2000U 
								     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								    if (
									(0x1000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_en = 0U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 3U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_signed_mode = 0U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_int_en = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_operator = 6U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__instr_multicycle = 1U;
								    } else {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_en = 0U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 3U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_signed_mode = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_int_en = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_operator = 6U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__instr_multicycle = 1U;
								    }
								} else {
								    if (
									(0x1000U 
									 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_en = 0U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 3U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_signed_mode = 3U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_int_en = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_operator = 6U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__instr_multicycle = 1U;
								    } else {
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_en = 0U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_int_en = 1U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_operator = 0U;
									vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 3U;
								    }
								}
							    }
							} else {
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator 
								= 
								((0x4000U 
								  & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
								  ? 
								 ((0x2000U 
								   & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
								   ? 
								  ((0x1000U 
								    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
								    ? 0x15U
								    : 0x2eU)
								   : 
								  ((0x1000U 
								    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
								    ? 0x25U
								    : 0x2fU))
								  : 
								 ((0x2000U 
								   & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
								   ? 
								  ((0x1000U 
								    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
								    ? 3U
								    : 2U)
								   : 
								  ((0x1000U 
								    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
								    ? 0x27U
								    : 0x18U)));
							}
						    }
						}
					    }
					}
				    }
				}
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			    }
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			}
		    }
		}
	    } else {
		if ((8U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
		    if ((4U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
		    } else {
			if ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			    if ((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				if ((0U == (7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						  >> 0xcU)))) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator = 0U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
				} else {
				    if ((1U == (7U 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						   >> 0xcU)))) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
				    } else {
					if ((2U == 
					     (7U & 
					      (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
					       >> 0xcU)))) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator = 2U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__data_req = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_mem_we = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_type_id = 0U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__instr_multicycle = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 0U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_sign_ext_id 
						= (1U 
						   & (~ 
						      (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						       >> 0xeU)));
					} else {
					    if ((3U 
						 == 
						 (7U 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						     >> 0xcU)))) {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en = 1U;
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator = 3U;
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 0U;
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__data_req = 1U;
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_we_id = 1U;
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__instr_multicycle = 1U;
					    } else {
						if (
						    (4U 
						     == 
						     (7U 
						      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
							 >> 0xcU)))) {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en = 1U;
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator = 4U;
						} else {
						    if (
							(5U 
							 == 
							 (7U 
							  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
							     >> 0xcU)))) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator = 5U;
						    } else {
							if (
							    (6U 
							     == 
							     (7U 
							      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
								 >> 0xcU)))) {
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en = 1U;
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator = 6U;
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 0U;
							} else {
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							}
						    }
						}
					    }
					}
				    }
				}
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			    }
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			}
		    }
		} else {
		    if ((4U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
		    } else {
			if ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			    if ((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__data_req = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x18U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__instr_multicycle = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_c_mux_sel = 1U;
				if ((0x4000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = 1U;
				} else {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 2U;
				}
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_we_id = 1U;
				if ((0U == (3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						  >> 0xcU)))) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_type_id = 2U;
				} else {
				    if ((1U == (3U 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						   >> 0xcU)))) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_type_id = 1U;
				    } else {
					if ((2U == 
					     (3U & 
					      (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
					       >> 0xcU)))) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_type_id = 0U;
					} else {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__data_req = 0U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_we_id = 0U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
					}
				    }
				}
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			    }
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			}
		    }
		}
	    }
	} else {
	    if ((0x10U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
		if ((8U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
		} else {
		    if ((4U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			if ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			    if ((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 2U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 2U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x18U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_alu_we = 1U;
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			    }
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			}
		    } else {
			if ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			    if ((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 2U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 0U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_alu_we = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
				if ((0x4000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				    if ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator 
					    = ((0x1000U 
						& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
					        ? 0x15U
					        : 0x2eU);
				    } else {
					if ((0x1000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    if ((0U 
						 == 
						 (0x7fU 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						     >> 0x19U)))) {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x25U;
					    } else {
						if (
						    (0x20U 
						     == 
						     (0x7fU 
						      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
							 >> 0x19U)))) {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x24U;
						} else {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						}
					    }
					} else {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x2fU;
					}
				    }
				} else {
				    if ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator 
					    = ((0x1000U 
						& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)
					        ? 3U
					        : 2U);
				    } else {
					if ((0x1000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x27U;
					    if ((0U 
						 != 
						 (0x7fU 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						     >> 0x19U)))) {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
					    }
					} else {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x18U;
					}
				    }
				}
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			    }
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			}
		    }
		}
	    } else {
		if ((8U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
		    if ((4U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
		    } else {
			if ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			    if ((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				if ((0U == (7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						  >> 0xcU)))) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_op_en = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_operator = 0U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
				} else {
				    if ((1U == (7U 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						   >> 0xcU)))) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_op_en = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_operator = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
				    } else {
					if ((2U == 
					     (7U & 
					      (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
					       >> 0xcU)))) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_op_en = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_operator = 2U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
					} else {
					    if ((3U 
						 == 
						 (7U 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						     >> 0xcU)))) {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_op_en = 1U;
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_operator = 3U;
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
					    } else {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
					    }
					}
				    }
				}
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			    }
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			}
		    }
		} else {
		    if ((4U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
		    } else {
			if ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
			    if ((1U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__data_req = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_mem_we = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__instr_multicycle = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = 0x18U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 2U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 0U;
				if ((6U == (7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						  >> 0xcU)))) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_load_event_id = 1U;
				}
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_sign_ext_id 
				    = (1U & (~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						>> 0xeU)));
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_type_id 
				    = ((0U == (3U & 
					       (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						>> 0xcU)))
				        ? 2U : ((1U 
						 == 
						 (3U 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						     >> 0xcU)))
						 ? 1U
						 : 0U));
				if ((7U == (7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						  >> 0xcU)))) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 0U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_sign_ext_id 
					= (1U & (~ 
						 (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						  >> 0x1eU)));
				    if ((0x80000000U 
					 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
				    } else {
					if ((0x40000000U 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
					    if ((0x20000000U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
					    } else {
						if (
						    (0x10000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x8000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							if (
							    (0x4000000U 
							     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							} else {
							    if (
								(0x2000000U 
								 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							    } else {
								vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_type_id = 1U;
							    }
							}
						    }
						} else {
						    if (
							(0x8000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							if (
							    (0x4000000U 
							     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							} else {
							    if (
								(0x2000000U 
								 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							    } else {
								vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_type_id = 2U;
							    }
							}
						    }
						}
					    }
					} else {
					    if ((0x20000000U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						if (
						    (0x10000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						} else {
						    if (
							(0x8000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							if (
							    (0x4000000U 
							     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							} else {
							    if (
								(0x2000000U 
								 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							    } else {
								vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_type_id = 0U;
							    }
							}
						    }
						}
					    } else {
						if (
						    (0x10000000U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
						    if (
							(0x8000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							if (
							    (0x4000000U 
							     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							} else {
							    if (
								(0x2000000U 
								 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							    } else {
								vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_type_id = 1U;
							    }
							}
						    }
						} else {
						    if (
							(0x8000000U 
							 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
						    } else {
							if (
							    (0x4000000U 
							     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
							    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							} else {
							    if (
								(0x2000000U 
								 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id)) {
								vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
							    } else {
								vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_type_id = 2U;
							    }
							}
						    }
						}
					    }
					}
				    }
				}
				if ((3U == (7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						  >> 0xcU)))) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
				}
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			    }
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
			}
		    }
		}
	    }
	}
    }
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__illegal_c_insn_id) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = 1U;
    }
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_misaligned) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = 2U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = 3U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_alu_we = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__prepost_useincr = 1U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__scalar_replication = 0U;
    } else {
	if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_multicycle) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_c_mux_sel = 0U;
	}
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_subword 
	= (3U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_active)
		  ? (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_subword)
		  : VL_NEGATE_I((IData)((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_sel_subword_ex)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_valid)
	    ? (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_shift)
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata_unaligned 
	= ((0xffff0000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata_unaligned) 
	   | (0xffffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata 
			 >> 0x10U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_upper_compressed 
	= ((((6U == (7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q 
			   >> 1U))) & (3U != (3U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata))) 
	    | ((5U == (7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q 
			     >> 1U))) & (3U == (3U 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata 
						   >> 0x10U))))) 
	   & (3U != (3U & (vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellout__L0_buffer_i__rdata_o[3U] 
			   >> 0x10U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_is_crossword 
	= ((((6U == (7U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q 
			   >> 1U))) & (3U != (3U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata))) 
	    & (3U == (3U & (vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellout__L0_buffer_i__rdata_o[3U] 
			    >> 0x10U)))) | (((5U == 
					      (7U & 
					       (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q 
						>> 1U))) 
					     & (3U 
						== 
						(3U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata 
						    >> 0x10U)))) 
					    & (3U == 
					       (3U 
						& (vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellout__L0_buffer_i__rdata_o[3U] 
						   >> 0x10U)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DN 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S)
	    ? 0U : ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S)
		     ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ABComp_S) 
			 << 0x1fU) | (0x7fffffffU & 
				      (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP 
				       >> 1U))) : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__Cnt_DN 
	= (0x3fU & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S)
		     ? (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_shift)
		     : ((0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__Cnt_DP))
			 ? ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__Cnt_DP) 
			    - (IData)(1U)) : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__Cnt_DP))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__RemSel_SN 
	= (1U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S)
		  ? ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
		     >> 1U) : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__RemSel_SP)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__CompInv_SN 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S)
	    ? (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_op_a_signed)
	    : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__CompInv_SP));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResInv_SN 
	= (1U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S)
		  ? ((((0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cnt_result)) 
		       | ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
			  >> 1U)) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)) 
		     & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
			 >> 0x1fU) ^ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_op_a_signed)))
		  : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResInv_SP)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AddTmp_D 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S)
	    ? 0U : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AReg_DP);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AddMux_D 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S)
	    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BReg_DP);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_valid 
	= (((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_en_ex) 
	      | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_en_ex)) 
	     | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_access_ex)) 
	    | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_req_ex)) 
	   & ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready) 
		& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_ready)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_ready_ex)) 
	      & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_ready_wb)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_int_en 
	= ((~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__deassert_we)) 
	   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_int_en));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_dot_en 
	= ((~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__deassert_we)) 
	   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_dot_en));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_we_id 
	= ((~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__deassert_we)) 
	   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_mem_we));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_alu_we_id 
	= ((~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__deassert_we)) 
	   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_alu_we));
    // ALWAYS at ../rtl/riscv_id_stage.sv:781
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_a_id_imm 
	= (0x1fU & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_a_mux)
		     ? ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_a_mux)
			 ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
			    >> 0x19U) : 0U) : 0U));
    // ALWAYS at ../rtl/riscv_id_stage.sv:789
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_b_id_imm 
	= (0x1fU & ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_b_mux))
		     ? ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_b_mux))
			 ? 1U : 0U) : ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_b_mux))
				        ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
					   >> 0x19U)
				        : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
					   >> 0x14U))));
    // ALWAYS at ../rtl/riscv_id_stage.sv:567
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_target_mux_sel) {
	if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_target_mux_sel) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_target 
		= (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_id 
		   + (0x3eU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
			       >> 0xeU)));
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_target 
	    = (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_id 
	       + (0x1ffeU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
			     >> 0x13U)));
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_we_int 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__deassert_we)
	    ? 0U : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__hwloop_we));
    // ALWAYS at ../rtl/riscv_id_stage.sv:611
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_target 
	= ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_target_mux_sel))
	    ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_id 
	       + ((0xfff00000U & (VL_NEGATE_I((IData)(
						      (1U 
						       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
							  >> 0x1fU)))) 
				  << 0x14U)) | ((0xff000U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id) 
						| ((0x800U 
						    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						       >> 9U)) 
						   | (0x7feU 
						      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
							 >> 0x14U))))))
	    : ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_target_mux_sel))
	        ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_id 
		   + ((0xffffe000U & (VL_NEGATE_I((IData)(
							  (1U 
							   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
							      >> 0x1fU)))) 
				      << 0xdU)) | (
						   (0x1000U 
						    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						       >> 0x13U)) 
						   | ((0x800U 
						       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
							  << 4U)) 
						      | ((0x7e0U 
							  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
							     >> 0x14U)) 
							 | (0x1eU 
							    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
							       >> 7U)))))))
	        : ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_target_mux_sel))
		    ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_data_ra_id 
		       + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_i_type)
		    : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_data_ra_id 
		       + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_i_type))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_ready 
	= (((((~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_misaligned)) 
	      & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jr_stall))) 
	     & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__load_stall))) 
	    & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__csr_access) 
		  & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__apu_en_ex) 
		     & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__apu_lat_ex) 
			>> 1U))))) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_ready));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_in_id 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__deassert_we)
	    ? 0U : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__jump_in_id));
    // ALWAYS at ../rtl/riscv_id_stage.sv:511
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_addr_rc_id 
	= ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux))
	    ? ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux))
	        ? 0U : (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
				 >> 0xfU))) : ((1U 
						& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux))
					        ? (0x1fU 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						      >> 7U))
					        : (0x1fU 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						      >> 0x1bU))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__reg_d_ex_is_reg_a_id 
	= ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_waddr_ex) 
	     == (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
			  >> 0xfU))) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec)) 
	   & (0U != (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
			      >> 0xfU))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__reg_d_wb_is_reg_a_id 
	= ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu) 
	     == (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
			  >> 0xfU))) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec)) 
	   & (0U != (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
			      >> 0xfU))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__reg_d_alu_is_reg_a_id 
	= ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex) 
	     == (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
			  >> 0xfU))) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec)) 
	   & (0U != (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
			      >> 0xfU))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_op_a 
	= ((0x10000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_op_a) 
	   | (0xffffU & ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_subword))
			  ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operand_a_ex 
			     >> 0x10U) : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operand_a_ex)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_op_b 
	= ((0x10000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_op_b) 
	   | (0xffffU & ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_subword))
			  ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operand_b_ex 
			     >> 0x10U) : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operand_b_ex)));
    // ALWAYS at ../rtl/riscv_alu.sv:211
    if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_left 
	    = ((0xffff0000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_left) 
	       | (0xffffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt 
			     >> 0x10U)));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_left 
	    = ((0xffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_left) 
	       | (0xffff0000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt 
				 << 0x10U)));
    } else {
	if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_left 
		= ((0xffffff00U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_left) 
		   | (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt 
			       >> 0x18U)));
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_left 
		= ((0xffff00ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_left) 
		   | (0xff00U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt 
				 >> 8U)));
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_left 
		= ((0xff00ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_left) 
		   | (0xff0000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt 
				   << 8U)));
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_left 
		= ((0xffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_left) 
		   | (0xff000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt 
				     << 0x18U)));
	} else {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_left 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt;
	}
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
	= ((1U & ((~ (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q 
		      >> 1U)) | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__use_hwlp)))
	    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata_unaligned);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_real_next 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_is_crossword)
	    ? ((IData)(0x16U) + (0xfffffff0U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q))
	    : ((IData)(4U) + (0xfffffffcU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_valid 
	= ((((3U != (3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q 
			   >> 2U))) | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_upper_compressed)) 
	    & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_is_crossword))) 
	   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__valid));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AReg_DN 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S)
	    ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S) 
		& (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
		      & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex 
			  >> 0x1fU) ^ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_op_a_signed)))))
	        ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AddTmp_D 
		   + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AddMux_D)
	        : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AddTmp_D 
		   - vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AddMux_D))
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AReg_DP);
    // ALWAYS at ../rtl/riscv_load_store_unit.sv:420
    vlSymsp->TOP__top.__Vtableidx12 = (((IData)(vlSymsp->TOP__top__ram_i.__PVT__data_gnt_o) 
					<< 5U) | (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_req_ex) 
						   << 4U) 
						  | (((IData)(vlSymsp->TOP__top__ram_i.__PVT__data_rvalid_o) 
						      << 3U) 
						     | (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_valid) 
							 << 2U) 
							| (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__CS)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS 
	= vlSymsp->TOP__top.__Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS
	[vlSymsp->TOP__top.__Vtableidx12];
    vlSymsp->TOP__top.__PVT__data_req = vlSymsp->TOP__top.__Vtable12___PVT__data_req
	[vlSymsp->TOP__top.__Vtableidx12];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_ready_ex 
	= vlSymsp->TOP__top.__Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex
	[vlSymsp->TOP__top.__Vtableidx12];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_ready_wb 
	= vlSymsp->TOP__top.__Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb
	[vlSymsp->TOP__top.__Vtableidx12];
    // ALWAYS at ../rtl/riscv_id_stage.sv:576
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_start_mux_sel) {
	if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_start_mux_sel) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_start_int 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q;
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_start_int 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_target;
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in 
	= ((0xf7fU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in)) 
	   | ((((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_in_id)) 
		| (2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_in_id))) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__id_valid_q)) 
	      << 7U));
    // ALWAYS at ../rtl/riscv_controller.sv:210
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_req_int = 1U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__exc_ack = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__exc_kill = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_save_if = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_save_id = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_restore_mret_id = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_restore_uret_id = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_save_cause = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__exc_cause = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__exc_pc_mux_id = 3U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__trap_addr_mux = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_cause = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_irq_sec = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_set = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__jump_done 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__jump_done_q;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ctrl_busy = 1U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__core_ctrl_firstfetch = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__halt_id = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_ack = 0U;
    vlSymsp->TOP__top.irq_ack_o = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__boot_done = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__jump_in_dec 
	= ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__jump_in_id)) 
	   | (1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__jump_in_id)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__branch_in_id 
	= (3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_in_id));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__irq_enable_int 
	= ((((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_q) 
	       >> 5U) & (0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__priv_lvl_q))) 
	     | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__irq_sec_q)) 
	    & (0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__priv_lvl_q))) 
	   | ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__m_irq_enable) 
	      & (3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__priv_lvl_q))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_trap = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__perf_pipeline_stall = 0U;
    if ((0x10U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
	if ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_req_int = 0U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 0U;
	} else {
	    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_req_int = 0U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 0U;
	    } else {
		if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_req_int = 0U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 0U;
		} else {
		    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
			if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__jump_req_q) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id = 7U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_set = 1U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 0xfU;
			}
			if ((1U & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_stall)))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 9U;
			}
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
			if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__branch_taken_ex) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id = 3U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_set = 1U;
			}
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 0xcU;
		    }
		}
	    }
	}
    } else {
	if ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
	    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
		if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
		    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
			if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__jump_req_q) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id = 7U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_set = 1U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 0xfU;
			}
			if ((1U & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_stall)))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns 
				= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__boot_done_q)
				    ? 5U : 0U);
			}
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_ack = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 0x11U;
		    }
		} else {
		    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_ack = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 0xfU;
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_ack = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 0xfU;
		    }
		}
	    } else {
		if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
		    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__halt_id = 1U;
			if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__ecall_insn_dec) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id = 4U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_set = 1U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_save_id = 1U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_save_cause = 1U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__trap_addr_mux = 0U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__exc_pc_mux_id = 1U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__exc_cause = 0xbU;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_cause 
				= ((0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__priv_lvl_q))
				    ? 8U : 0xbU);
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_trap 
				= (1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q) 
					  >> 4U) | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q)));
			} else {
			    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id = 4U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_set = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_save_id = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_save_cause = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__trap_addr_mux = 0U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__exc_pc_mux_id = 0U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__exc_cause = 2U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_cause = 2U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_trap 
				    = (1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q) 
					      >> 3U) 
					     | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q)));
			    } else {
				if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mret_insn_dec) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id = 5U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_set = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_restore_mret_id = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_trap 
					= (1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q));
				} else {
				    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__uret_insn_dec) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id = 5U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_set = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_restore_uret_id = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_trap 
					    = (1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q));
				    } else {
					if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__ebrk_insn) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_trap 
						= (1U 
						   & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q) 
						       >> 1U) 
						      | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q)));
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__exc_cause = 3U;
					} else {
					    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__csr_status) {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_trap 
						    = 
						    (1U 
						     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q));
					    } else {
						if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__pipe_flush_dec) {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_trap 
							= 
							(1U 
							 & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q));
						}
					    }
					}
				    }
				}
			    }
			}
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns 
			    = ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__pipe_flush_dec)
			        ? ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_req)
				    ? 0xdU : 3U) : 
			       ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_req)
				 ? 0xcU : 5U));
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__halt_id = 1U;
			if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_valid) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 0xbU;
			}
		    }
		} else {
		    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__halt_id = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns 
			    = ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_ready)
			        ? 8U : ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_req)
					 ? 0xeU : 9U));
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__perf_pipeline_stall 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_load_event_id;
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__halt_id = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__perf_pipeline_stall 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_load_event_id;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns 
			    = (((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__exc_ctrl_cs)) 
				& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__irq_enable_int))
			        ? 6U : 5U);
		    }
		}
	    }
	} else {
	    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
		if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
		    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_set = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id = 4U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__exc_pc_mux_id = 3U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__exc_cause 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__irq_id_q;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_irq_sec 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__irq_sec_q;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_save_cause = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_cause 
			    = (0x20U | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__irq_id_q));
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_save_if = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__trap_addr_mux 
			    = ((~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__irq_sec_q)) 
			       & (0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__priv_lvl_q)));
			vlSymsp->TOP__top.irq_ack_o = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__exc_ack = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 5U;
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_set = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id = 4U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__exc_pc_mux_id = 3U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__exc_cause 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__irq_id_q;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_irq_sec 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__irq_sec_q;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_save_cause = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_cause 
			    = (0x20U | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__irq_id_q));
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_save_id = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__trap_addr_mux 
			    = ((~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__irq_sec_q)) 
			       & (0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__priv_lvl_q)));
			vlSymsp->TOP__top.irq_ack_o = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__exc_ack = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 5U;
		    }
		} else {
		    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
			if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__branch_taken_ex) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id = 3U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_set = 1U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_trap 
				= (1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q));
			    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_req) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 0xcU;
			    }
			} else {
			    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_valid_id) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 1U;
				if (((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__exc_ctrl_cs)) 
				     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__irq_enable_int))) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__halt_id = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 8U;
				} else {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__exc_kill 
					= (1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__exc_ctrl_cs));
				    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__jump_in_dec) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id = 2U;
					if ((1U & (
						   (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jr_stall)) 
						   & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__jump_done_q))))) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_set = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__jump_done = 1U;
					}
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_trap 
					    = (1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q));
				    } else {
					if (((((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mret_insn_dec) 
						 | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__uret_insn_dec)) 
						| (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__ecall_insn_dec)) 
					       | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__pipe_flush_dec)) 
					      | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__ebrk_insn)) 
					     | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec))) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__halt_id = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 0xaU;
					} else {
					    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__csr_status) {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns 
						    = 
						    ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_ready)
						      ? 0xaU
						      : 5U);
					    } else {
						if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_load_event_id) {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns 
							= 
							((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_ready)
							  ? 9U
							  : 5U);
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_trap 
							= 
							(1U 
							 & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q));
						} else {
						    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_trap 
							= 
							(1U 
							 & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q));
						}
					    }
					}
				    }
				    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_req) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
					if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_ready) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns 
						= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__branch_in_id)
						    ? 0x10U
						    : 
						   (((((((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mret_insn_dec) 
							   | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__uret_insn_dec)) 
							  | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__ecall_insn_dec)) 
							 | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__pipe_flush_dec)) 
							| (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__ebrk_insn)) 
						       | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec)) 
						      | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__csr_status)) 
						     | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__instr_multicycle))
						     ? 0xaU
						     : 0xcU));
					}
				    }
				}
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__perf_pipeline_stall 
				    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_load_event_id;
			    }
			}
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__core_ctrl_firstfetch = 1U;
			if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_ready) 
			     & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_stall)))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 5U;
			}
			if (((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__exc_ctrl_cs)) 
			     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__irq_enable_int))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 7U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__halt_id = 1U;
			}
		    }
		}
	    } else {
		if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
		    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ctrl_busy = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_req_int = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__halt_id = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 2U;
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ctrl_busy = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_req_int = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__halt_id = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_trap 
			    = (1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q));
			if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_req) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 0xdU;
			} else {
			    if (vlTOPp->irq_i) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 4U;
			    }
			}
		    }
		} else {
		    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_req_int = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_set = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__boot_done = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 4U;
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_req_int = 0U;
			if (vlTOPp->fetch_enable_i) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 1U;
			} else {
			    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_req) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = 0xcU;
			    }
			}
		    }
		}
	    }
	}
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_data_rc_id 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[
	(0x1fU & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_rreq_q)
		   ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_sel_q) 
		       << 5U) | (0x1fU & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q) 
					  >> 2U))) : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_addr_rc_id)))];
    // ALWAYS at ../rtl/riscv_controller.sv:780
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_a_fw_mux_sel = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_fw_mux_sel = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_c_fw_mux_sel = 0U;
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb) {
	if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__reg_d_wb_is_reg_a_id) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_a_fw_mux_sel = 2U;
	}
	if (((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu) 
	       == (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
			    >> 0x14U))) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec)) 
	     & (0U != (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
				>> 0x14U))))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_fw_mux_sel = 2U;
	}
	if (((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu) 
	       == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_addr_rc_id)) 
	      & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec)) 
	     & (0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_addr_rc_id)))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_c_fw_mux_sel = 2U;
	}
    }
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw) {
	if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__reg_d_alu_is_reg_a_id) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_a_fw_mux_sel = 1U;
	}
	if (((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex) 
	       == (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
			    >> 0x14U))) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec)) 
	     & (0U != (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
				>> 0x14U))))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_fw_mux_sel = 1U;
	}
	if (((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_waddr_ex) 
	       == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_addr_rc_id)) 
	      & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec)) 
	     & (0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_addr_rc_id)))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_c_fw_mux_sel = 1U;
	}
    }
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_misaligned) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_a_fw_mux_sel = 1U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_fw_mux_sel = 0U;
    } else {
	if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_multicycle) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_c_fw_mux_sel = 1U;
	}
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_op_a 
	= ((0xffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_op_a) 
	   | (0x10000U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_signed) 
			   << 0x10U) & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_op_a 
					<< 1U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_op_b 
	= ((0xffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_op_b) 
	   | (0x10000U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_signed) 
			   << 0xfU) & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_op_b 
				       << 1U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_mac 
	= (VL_ULL(0x3ffffffff) & ((VL_EXTENDS_QQ(34,33, 
						 (VL_ULL(0x1ffffffff) 
						  & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_active)
						      ? 
						     (((QData)((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_carry_q)) 
						       << 0x20U) 
						      | (QData)((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operand_c_ex)))
						      : 
						     VL_EXTENDS_QI(33,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operand_c_ex)))) 
				   + VL_MULS_QQQ(34,34,34, 
						 (VL_ULL(0x3ffffffff) 
						  & VL_EXTENDS_QI(34,17, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_op_a)), 
						 (VL_ULL(0x3ffffffff) 
						  & VL_EXTENDS_QI(34,17, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_op_b)))) 
				  + VL_EXTENDS_QI(34,32, 
						  ((3U 
						    == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operator_ex))
						    ? 
						   (0x7fffffffU 
						    & (((IData)(1U) 
							<< (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_imm_ex)) 
						       >> 1U))
						    : 0U))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_int 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_use_round)
	    ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__bmask_b_ex) 
		<< 0x18U) | (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__bmask_b_ex) 
			      << 0x10U) | (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__bmask_b_ex) 
					    << 8U) 
					   | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__bmask_b_ex))))
	    : ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left)
	        ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_left
	        : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt));
    // ALWAYS at ../rtl/riscv_compressed_decoder.sv:52
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed = 0U;
    if ((0U == (3U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata))) {
	if ((0x8000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
	    if ((0x4000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
		if ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
		} else {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
			= (0x842023U | ((0x4000000U 
					 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					    << 0x15U)) 
					| ((0x2000000U 
					    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					       << 0xdU)) 
					   | ((0x700000U 
					       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						  << 0x12U)) 
					      | ((0x38000U 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						     << 8U)) 
						 | ((0xc00U 
						     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata) 
						    | (0x200U 
						       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							  << 3U))))))));
		}
	    } else {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
	    }
	} else {
	    if ((0x4000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
		if ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
		} else {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
			= (0x42403U | ((0x4000000U 
					& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					   << 0x15U)) 
				       | ((0x3800000U 
					   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					      << 0xdU)) 
					  | ((0x400000U 
					      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						 << 0x10U)) 
					     | ((0x38000U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						    << 8U)) 
						| (0x380U 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						      << 5U)))))));
		}
	    } else {
		if ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
		} else {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
			= (0x10413U | ((0x3c000000U 
					& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					   << 0x13U)) 
				       | ((0x3000000U 
					   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					      << 0xdU)) 
					  | ((0x800000U 
					      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						 << 0x12U)) 
					     | ((0x400000U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						    << 0x10U)) 
						| (0x380U 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						      << 5U)))))));
		    if ((0U == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					 >> 5U)))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
		    }
		}
	    }
	}
    } else {
	if ((1U == (3U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata))) {
	    if ((0x8000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
		if ((0x4000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
			= (0x40063U | ((0xf0000000U 
					& (VL_NEGATE_I((IData)(
							       (1U 
								& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
								   >> 0xcU)))) 
					   << 0x1cU)) 
				       | ((0xc000000U 
					   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					      << 0x15U)) 
					  | ((0x2000000U 
					      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						 << 0x17U)) 
					     | ((0x38000U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						    << 8U)) 
						| ((0x1000U 
						    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						       >> 1U)) 
						   | ((0xc00U 
						       & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata) 
						      | ((0x300U 
							  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							     << 5U)) 
							 | (0x80U 
							    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							       >> 5U))))))))));
		} else {
		    if ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
			    = (0x6fU | ((0x80000000U 
					 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					    << 0x13U)) 
					| ((0x40000000U 
					    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					       << 0x16U)) 
					   | ((0x30000000U 
					       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						  << 0x13U)) 
					      | ((0x8000000U 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						     << 0x15U)) 
						 | ((0x4000000U 
						     & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							<< 0x13U)) 
						    | ((0x2000000U 
							& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							   << 0x17U)) 
						       | ((0x1000000U 
							   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							      << 0xdU)) 
							  | ((0xe00000U 
							      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
								 << 0x12U)) 
							     | ((0x1ff000U 
								 & (VL_NEGATE_I((IData)(
										(1U 
										& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
										>> 0xcU)))) 
								    << 0xcU)) 
								| (0x80U 
								   & ((~ 
								       (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
									>> 0xfU)) 
								      << 7U))))))))))));
		    } else {
			if ((0x800U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
			    if ((0x400U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
				if ((0x1000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
				} else {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
					= ((0x40U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)
					    ? ((0x20U 
						& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)
					        ? (0x847433U 
						   | ((0x700000U 
						       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							  << 0x12U)) 
						      | ((0x38000U 
							  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							     << 8U)) 
							 | (0x380U 
							    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata))))
					        : (0x846433U 
						   | ((0x700000U 
						       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							  << 0x12U)) 
						      | ((0x38000U 
							  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							     << 8U)) 
							 | (0x380U 
							    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)))))
					    : ((0x20U 
						& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)
					        ? (0x844433U 
						   | ((0x700000U 
						       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							  << 0x12U)) 
						      | ((0x38000U 
							  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							     << 8U)) 
							 | (0x380U 
							    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata))))
					        : (0x40840433U 
						   | ((0x700000U 
						       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							  << 0x12U)) 
						      | ((0x38000U 
							  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							     << 8U)) 
							 | (0x380U 
							    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata))))));
				}
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
				    = (0x47413U | (
						   (0xfc000000U 
						    & (VL_NEGATE_I((IData)(
									   (1U 
									    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
									       >> 0xcU)))) 
						       << 0x1aU)) 
						   | ((0x2000000U 
						       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							  << 0xdU)) 
						      | ((0x1f00000U 
							  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							     << 0x12U)) 
							 | ((0x38000U 
							     & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
								<< 8U)) 
							    | (0x380U 
							       & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata))))));
			    }
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
				= (0x45413U | ((0x40000000U 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						   << 0x14U)) 
					       | ((0x1f00000U 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						      << 0x12U)) 
						  | ((0x38000U 
						      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							 << 8U)) 
						     | (0x380U 
							& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)))));
			    if ((0x1000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
			    }
			    if ((0U == (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						 >> 2U)))) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
			    }
			}
		    }
		}
	    } else {
		if ((0x4000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
		    if ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
			    = (0x37U | ((0xfffe0000U 
					 & (VL_NEGATE_I((IData)(
								(1U 
								 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
								    >> 0xcU)))) 
					    << 0x11U)) 
					| ((0x1f000U 
					    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					       << 0xaU)) 
					   | (0xf80U 
					      & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata))));
			if ((2U == (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					     >> 7U)))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
				= (0x10113U | ((0xe0000000U 
						& (VL_NEGATE_I((IData)(
								       (1U 
									& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
									   >> 0xcU)))) 
						   << 0x1dU)) 
					       | ((0x18000000U 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						      << 0x18U)) 
						  | ((0x4000000U 
						      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							 << 0x15U)) 
						     | ((0x2000000U 
							 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							    << 0x17U)) 
							| (0x1000000U 
							   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							      << 0x12U)))))));
			} else {
			    if ((0U == (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						 >> 7U)))) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
			    }
			}
			if ((0U == ((0x20U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					      >> 7U)) 
				    | (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						>> 2U))))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
			}
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
			    = (0x13U | ((0xfc000000U 
					 & (VL_NEGATE_I((IData)(
								(1U 
								 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
								    >> 0xcU)))) 
					    << 0x1aU)) 
					| ((0x2000000U 
					    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					       << 0xdU)) 
					   | ((0x1f00000U 
					       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						  << 0x12U)) 
					      | (0xf80U 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)))));
			if ((0U == (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					     >> 7U)))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
			}
		    }
		} else {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
			= ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)
			    ? (0x6fU | ((0x80000000U 
					 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					    << 0x13U)) 
					| ((0x40000000U 
					    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					       << 0x16U)) 
					   | ((0x30000000U 
					       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						  << 0x13U)) 
					      | ((0x8000000U 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						     << 0x15U)) 
						 | ((0x4000000U 
						     & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							<< 0x13U)) 
						    | ((0x2000000U 
							& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							   << 0x17U)) 
						       | ((0x1000000U 
							   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							      << 0xdU)) 
							  | ((0xe00000U 
							      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
								 << 0x12U)) 
							     | ((0x1ff000U 
								 & (VL_NEGATE_I((IData)(
										(1U 
										& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
										>> 0xcU)))) 
								    << 0xcU)) 
								| (0x80U 
								   & ((~ 
								       (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
									>> 0xfU)) 
								      << 7U))))))))))))
			    : (0x13U | ((0xfc000000U 
					 & (VL_NEGATE_I((IData)(
								(1U 
								 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
								    >> 0xcU)))) 
					    << 0x1aU)) 
					| ((0x2000000U 
					    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					       << 0xdU)) 
					   | ((0x1f00000U 
					       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						  << 0x12U)) 
					      | ((0xf8000U 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						     << 8U)) 
						 | (0xf80U 
						    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)))))));
		}
	    }
	} else {
	    if ((2U == (3U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata))) {
		if ((0x8000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
		    if ((0x4000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
			if ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
				= (0x12023U | ((0xc000000U 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						   << 0x13U)) 
					       | ((0x2000000U 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						      << 0xdU)) 
						  | ((0x1f00000U 
						      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							 << 0x12U)) 
						     | (0xe00U 
							& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)))));
			}
		    } else {
			if ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
			} else {
			    if ((0x1000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
				    = (0x33U | ((0x1f00000U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						    << 0x12U)) 
						| ((0xf8000U 
						    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						       << 8U)) 
						   | (0xf80U 
						      & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata))));
				if ((0U == (0x1fU & 
					    (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					     >> 7U)))) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed = 0x100073U;
				    if ((0U != (0x1fU 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						   >> 2U)))) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
				    }
				} else {
				    if ((0U == (0x1fU 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						   >> 2U)))) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
					    = (0xe7U 
					       | (0xf8000U 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						     << 8U)));
				    }
				}
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
				    = (0x33U | ((0x1f00000U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						    << 0x12U)) 
						| (0xf80U 
						   & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)));
				if ((0U == (0x1fU & 
					    (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					     >> 2U)))) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
					= (0x67U | 
					   (0xf8000U 
					    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					       << 8U)));
				}
			    }
			}
		    }
		} else {
		    if ((0x4000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
			if ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
				= (0x12003U | ((0xc000000U 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						   << 0x18U)) 
					       | ((0x2000000U 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						      << 0xdU)) 
						  | ((0x1c00000U 
						      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
							 << 0x12U)) 
						     | (0xf80U 
							& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)))));
			    if ((0U == (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						 >> 7U)))) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
			    }
			}
		    } else {
			if ((0x2000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata)) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
				= (0x1013U | ((0x1f00000U 
					       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						  << 0x12U)) 
					      | ((0xf8000U 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						     << 8U)) 
						 | (0xf80U 
						    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata))));
			    if ((0U == (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						 >> 7U)))) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
			    }
			    if ((1U & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
					>> 0xcU) | 
				       (0U == (0x1fU 
					       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata 
						  >> 2U)))))) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = 1U;
			    }
			}
		    }
		}
	    } else {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata;
	    }
	}
    }
    // ALWAYS at ../rtl/riscv_debug_unit.sv:367
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__stall_ns 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__stall_cs;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_req = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_stall = 0U;
    vlSymsp->TOP__top.debug_halted_o = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_cause_n 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_cause_q;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_ssth_n 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_ssth_q;
    if ((0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__stall_cs))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_ssth_n = 0U;
	if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_halt) 
	     | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_trap))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_req = 1U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__stall_ns = 1U;
	    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_trap) {
		if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_ssth_n = 1U;
		}
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_cause_n 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__exc_cause;
	    } else {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_cause_n = 0x1fU;
	    }
	}
    } else {
	if ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__stall_cs))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_req = 1U;
	    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_ack) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__stall_ns = 2U;
	    }
	    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_resume) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__stall_ns = 0U;
	    }
	} else {
	    if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__stall_cs))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_stall = 1U;
		vlSymsp->TOP__top.debug_halted_o = 1U;
		if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_resume) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__stall_ns = 0U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_stall = 0U;
		}
	    }
	}
    }
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__ssth_clear) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_ssth_n = 0U;
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in 
	= ((0x7ffU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in)) 
	   | ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__perf_pipeline_stall) 
	      << 0xbU));
    vlSymsp->TOP__top.core_busy_o = ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__core_ctrl_firstfetch) 
				     | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__core_busy_q));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__clear_instr_valid 
	= (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_ready) 
	    | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__halt_id)) 
	   | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__branch_taken_ex));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_valid 
	= ((~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__halt_id)) 
	   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_ready));
    // ALWAYS at ../rtl/riscv_debug_unit.sv:436
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__pc_tracking_fsm_ns 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__pc_tracking_fsm_cs;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__ppc_int 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_id;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__npc_int 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q;
    if ((0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__pc_tracking_fsm_cs))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__ppc_int 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_id;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__npc_int 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q;
    } else {
	if ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__pc_tracking_fsm_cs))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__ppc_int 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_ex;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__npc_int 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q;
	} else {
	    if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__pc_tracking_fsm_cs))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__ppc_int 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_ex;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__npc_int 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_id;
		if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__jump_req_q) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__pc_tracking_fsm_ns = 1U;
		}
	    } else {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__pc_tracking_fsm_ns = 0U;
	    }
	}
    }
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__dbg_ack) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__pc_tracking_fsm_ns = 0U;
	if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__branch_in_ex) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__pc_tracking_fsm_ns 
		= ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result))
		    ? 1U : 2U);
	} else {
	    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_load_event_ex) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__pc_tracking_fsm_ns 
		    = ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_valid_id)
		        ? 2U : 1U);
	    }
	}
    }
    // ALWAYS at ../rtl/riscv_if_stage.sv:126
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__exc_pc = 0U;
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__trap_addr_mux) {
	if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__trap_addr_mux) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__trap_base_addr 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__utvec_q;
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__trap_base_addr = 0U;
    }
    if ((0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__exc_pc_mux_id))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__exc_pc 
	    = (0x84U | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__trap_base_addr 
			<< 8U));
    } else {
	if ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__exc_pc_mux_id))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__exc_pc 
		= (0x88U | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__trap_base_addr 
			    << 8U));
	} else {
	    if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__exc_pc_mux_id))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__exc_pc 
		    = ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__trap_base_addr 
			<< 8U) | (0x7cU & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__exc_cause) 
					   << 2U)));
	    }
	}
    }
    // ALWAYS at ../rtl/riscv_cs_registers.sv:498
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__fflags_n 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__fflags_q;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__frm_n 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__frm_q;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__fprec_n 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__fprec_q;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__epc 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mepc_q;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mepc_n 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mepc_q;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_n 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_q;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mcause_n 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mcause_q;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_hwlp_we = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_hwlp_regid = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__exception_pc 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_id;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__priv_lvl_n 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__priv_lvl_q;
    if (((((((((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr)) 
	       | (2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) 
	      | (3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) 
	     | (6U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) 
	    | (0x300U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) 
	   | (0x341U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) 
	  | (0x342U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) 
	 | (0x7b0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr)))) {
	if ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) {
	    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_we_int) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__fflags_n = 0U;
	    }
	} else {
	    if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) {
		if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_we_int) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__frm_n = 0U;
		}
	    } else {
		if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) {
		    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_we_int) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__fflags_n = 0U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__frm_n = 0U;
		    }
		} else {
		    if ((6U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) {
			if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_we_int) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__fprec_n = 0U;
			}
		    } else {
			if ((0x300U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) {
			    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_we_int) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_n 
				    = ((0x20U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_wdata_int 
						 << 5U)) 
				       | ((0x10U & 
					   (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_wdata_int 
					    << 1U)) 
					  | ((8U & 
					      (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_wdata_int 
					       >> 1U)) 
					     | ((4U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_wdata_int 
						    >> 5U)) 
						| (3U 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_wdata_int 
						      >> 0xbU))))));
			    }
			} else {
			    if ((0x341U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) {
				if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_we_int) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mepc_n 
					= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_wdata_int;
				}
			    } else {
				if ((0x342U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) {
				    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_we_int) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mcause_n 
					    = ((0x20U 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_wdata_int 
						   >> 0x1aU)) 
					       | (0x1fU 
						  & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_wdata_int));
				    }
				} else {
				    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_we_int) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_hwlp_we = 1U;
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_hwlp_regid = 0U;
				    }
				}
			    }
			}
		    }
		}
	    }
	}
    } else {
	if ((0x7b1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) {
	    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_we_int) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_hwlp_we = 2U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_hwlp_regid = 0U;
	    }
	} else {
	    if ((0x7b2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) {
		if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_we_int) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_hwlp_we = 4U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_hwlp_regid = 0U;
		}
	    } else {
		if ((0x7b4U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) {
		    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_we_int) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_hwlp_we = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_hwlp_regid = 1U;
		    }
		} else {
		    if ((0x7b5U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) {
			if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_we_int) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_hwlp_we = 2U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_hwlp_regid = 1U;
			}
		    } else {
			if ((0x7b6U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_addr))) {
			    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_we_int) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_hwlp_we = 4U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_hwlp_regid = 1U;
			    }
			}
		    }
		}
	    }
	}
    }
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_save_cause) {
	if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_save_if) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__exception_pc 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q;
	} else {
	    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_save_id) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__exception_pc 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_id;
	    }
	}
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__priv_lvl_n = 3U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_n 
	    = ((0x3bU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_n)) 
	       | (4U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_q) 
			>> 2U)));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mepc_n 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__exception_pc;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mcause_n 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_cause;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_n 
	    = (0x2fU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_n));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_n 
	    = (3U | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_n));
    } else {
	if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_restore_mret_id) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_n 
		= ((0x2fU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_n)) 
		   | (0x10U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_q) 
			       << 2U)));
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__priv_lvl_n = 3U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__epc 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mepc_q;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_n 
		= (4U | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_n));
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_n 
		= (3U | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_n));
	}
    }
    // ALWAYS at ../rtl/riscv_if_stage.sv:242
    vlSymsp->TOP__top.__Vtableidx9 = (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_set) 
				       << 4U) | (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__if_valid) 
						  << 3U) 
						 | (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_valid) 
						     << 2U) 
						    | (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_req_int) 
							<< 1U) 
						       | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_cs)))));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns 
	= vlSymsp->TOP__top.__Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns
	[vlSymsp->TOP__top.__Vtableidx9];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready 
	= vlSymsp->TOP__top.__Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready
	[vlSymsp->TOP__top.__Vtableidx9];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req 
	= vlSymsp->TOP__top.__Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req
	[vlSymsp->TOP__top.__Vtableidx9];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__valid 
	= vlSymsp->TOP__top.__Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid
	[vlSymsp->TOP__top.__Vtableidx9];
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_result 
	= (VL_ULL(0x3ffffffff) & VL_SHIFTRS_QQI(34,34,5, 
						(((QData)((IData)(
								  ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_shift_arith) 
								   & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_active)
								       ? (IData)(
										(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_mac 
										>> 0x21U))
								       : (IData)(
										(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_mac 
										>> 0x1fU)))))) 
						  << 0x21U) 
						 | (((QData)((IData)(
								     ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_shift_arith) 
								      & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_active)
									  ? (IData)(
										(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_mac 
										>> 0x20U))
									  : (IData)(
										(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_mac 
										>> 0x1fU)))))) 
						     << 0x20U) 
						    | (QData)((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_mac)))), 
						((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_active)
						  ? (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_imm)
						  : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_imm_ex))));
    // ALWAYS at ../rtl/riscv_alu.sv:264
    if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
	    = ((0xffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result) 
	       | (0xffff0000U & (VL_SHIFTRS_III(17,17,4, 
						((0x10000U 
						  & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_arithmetic) 
						      << 0x10U) 
						     & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a 
							>> 0xfU))) 
						 | (0xffffU 
						    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a 
						       >> 0x10U))), 
						(0xfU 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_int 
						    >> 0x10U))) 
				 << 0x10U)));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
	    = ((0xffff0000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result) 
	       | (0xffffU & VL_SHIFTRS_III(17,17,4, 
					   ((0xffff0000U 
					     & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_arithmetic) 
						 << 0x10U) 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a 
						   << 1U))) 
					    | (0xffffU 
					       & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a)), 
					   (0xfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_int))));
    } else {
	if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_vec_mode_ex))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
		= ((0xffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result) 
		   | (0xff000000U & (VL_SHIFTRS_III(9,9,3, 
						    ((0x100U 
						      & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_arithmetic) 
							  << 8U) 
							 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a 
							    >> 0x17U))) 
						     | (0xffU 
							& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a 
							   >> 0x18U))), 
						    (7U 
						     & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_int 
							>> 0x18U))) 
				     << 0x18U)));
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
		= ((0xff00ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result) 
		   | (0xff0000U & (VL_SHIFTRS_III(9,9,3, 
						  ((0x1ff00U 
						    & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_arithmetic) 
							<< 8U) 
						       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a 
							  >> 0xfU))) 
						   | (0xffU 
						      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a 
							 >> 0x10U))), 
						  (7U 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_int 
						      >> 0x10U))) 
				   << 0x10U)));
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
		= ((0xffff00ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result) 
		   | (0xff00U & (VL_SHIFTRS_III(9,9,3, 
						((0x1ffff00U 
						  & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_arithmetic) 
						      << 8U) 
						     & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a 
							>> 7U))) 
						 | (0xffU 
						    & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a 
						       >> 8U))), 
						(7U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_int 
						    >> 8U))) 
				 << 8U)));
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
		= ((0xffffff00U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result) 
		   | (0xffU & VL_SHIFTRS_III(9,9,3, 
					     ((0xffffff00U 
					       & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_arithmetic) 
						   << 8U) 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a 
						     << 1U))) 
					      | (0xffU 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a)), 
					     (7U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_int))));
	} else {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
		= (IData)((((0x26U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
			     ? (((QData)((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a)) 
				 << 0x20U) | (QData)((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a)))
			     : (((QData)((IData)(VL_NEGATE_I((IData)(
								     ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_arithmetic) 
								      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a 
									 >> 0x1fU)))))) 
				 << 0x20U) | (QData)((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a)))) 
			   >> (0x1fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_int)));
	}
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_valid 
	= (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_valid_id) 
	    & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__clear_instr_valid)) 
	   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_hwlp_id));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in 
	= ((0xffdU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in)) 
	   | (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_valid) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding)) 
	      << 1U));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in 
	= ((0xbffU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in)) 
	   | ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_valid) 
		& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_compressed_id)) 
	      << 0xaU));
    // ALWAYS at ../rtl/riscv_debug_unit.sv:290
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata = 0U;
    if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__rdata_sel_q))) {
	if ((0x40U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q))) {
	    if ((0x20U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q))) {
		if ((0x10U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q))) {
		    if ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q))) {
			if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q) 
				      >> 2U)))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata = 0U;
			}
		    } else {
			if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q) 
				      >> 2U)))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata = 0U;
			}
		    }
		} else {
		    if ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q))) {
			if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q) 
				      >> 2U)))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata = 0U;
			}
		    } else {
			if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q) 
				      >> 2U)))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata = 0U;
			}
		    }
		}
	    } else {
		if ((0x10U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q))) {
		    if ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q))) {
			if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q) 
				      >> 2U)))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata = 0U;
			}
		    } else {
			if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q) 
				      >> 2U)))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata = 0U;
			}
		    }
		} else {
		    if ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q))) {
			if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q) 
				      >> 2U)))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata = 0U;
			}
		    } else {
			if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q) 
				      >> 2U)))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata = 0U;
			}
		    }
		}
	    }
	} else {
	    if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q) 
			  >> 5U)))) {
		if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q) 
			      >> 4U)))) {
		    if ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q))) {
			if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata 
				= ((0x80000000U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_cause_q) 
						   << 0x1aU)) 
				   | (0x1fU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_cause_q)));
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata 
				= (0xffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata);
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata 
				= (0xffff0fffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata);
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata 
				= ((0xfffff7ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata) 
				   | (0x800U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q) 
						<< 7U)));
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata 
				= (0xfffff8ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata);
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata 
				= ((0xffffff7fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata) 
				   | (0x80U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q) 
					       << 5U)));
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata 
				= (0xffffffbfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata);
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata 
				= ((0xffffffdfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata) 
				   | (0x20U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q) 
					       << 3U)));
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata 
				= (0xffffffefU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata);
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata 
				= ((0xfffffff7U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata) 
				   | (8U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q) 
					    << 2U)));
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata 
				= ((0xfffffffbU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata) 
				   | (4U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q) 
					    >> 1U)));
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata 
				= (0xfffffffcU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata);
			}
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata 
			    = ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q))
			        ? ((0x10000U & ((~ (IData)(vlSymsp->TOP__top.core_busy_o)) 
						<< 0x10U)) 
				   | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_ssth_q))
			        : (((IData)(vlSymsp->TOP__top.debug_halted_o) 
				    << 0x10U) | (1U 
						 & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q))));
		    }
		}
	    }
	}
    } else {
	if ((4U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__rdata_sel_q))) {
	    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q))) {
		if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata 
			= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__ppc_int;
		}
	    } else {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__npc_int;
	    }
	}
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_we 
	= ((0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_we_int))
	    ? (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_we_int)
	    : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_hwlp_we));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regid 
	= (1U & ((0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_we_int))
		  ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
		     >> 7U) : (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_hwlp_regid)));
    // ALWAYS at ../rtl/riscv_if_stage.sv:145
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_addr_n = 0U;
    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id))) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id))) {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_addr_n 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__wdata_q;
	    }
	} else {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_addr_n 
		= ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id))
		    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__epc
		    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__exc_pc);
	}
    } else {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_addr_n 
		= ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id))
		    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_c_ex
		    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_target);
	} else {
	    if ((1U & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_mux_id)))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_addr_n = 0x80U;
	    }
	}
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__if_valid 
	= ((~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__halt_if)) 
	   & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__valid) 
	      & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_ready)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_valid 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__valid) 
	   & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_is_hwlp 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_hwlp_q) 
	   & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in 
	= ((0xfefU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in)) 
	   | (0x10U & ((((~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_valid)) 
			 | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req)) 
			& (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_set))) 
		       << 4U)));
    // ALWAYS at ../rtl/riscv_prefetch_L0_buffer.sv:172
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_int 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q;
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_int 
	    = ((2U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q)
	        ? ((3U != (3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata 
				 >> 0x10U))) ? (0xfffffffcU 
						& ((IData)(4U) 
						   + 
						   (0xfffffffcU 
						    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q)))
		    : (2U | (0xfffffffcU & ((IData)(4U) 
					    + (0xfffffffcU 
					       & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q)))))
	        : ((3U != (3U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata))
		    ? (2U | (0xfffffffcU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q))
		    : (0xfffffffcU & ((IData)(4U) + 
				      (0xfffffffcU 
				       & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q)))));
    }
    // ALWAYS at ../rtl/riscv_mult.sv:300
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_result = 0U;
    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operator_ex))) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operator_ex))) {
	    if ((1U & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operator_ex)))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_result 
		    = (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_result);
	    }
	} else {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_result 
		= ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operator_ex))
		    ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_mul[0U] 
			+ ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_mul[2U] 
			    << 0x1eU) | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_mul[1U] 
					 >> 2U))) + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_c_ex)
		    : ((((VL_EXTENDS_II(32,18, (0x3ffffU 
						& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[0U])) 
			  + VL_EXTENDS_II(32,18, (0x3ffffU 
						  & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[1U] 
						      << 0xeU) 
						     | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[0U] 
							>> 0x12U))))) 
			 + VL_EXTENDS_II(32,18, (0x3ffffU 
						 & ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[2U] 
						     << 0x1cU) 
						    | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[1U] 
						       >> 4U))))) 
			+ VL_EXTENDS_II(32,18, (0x3ffffU 
						& ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[2U] 
						    << 0xaU) 
						   | (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul[1U] 
						      >> 0x16U))))) 
		       + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_dot_op_c_ex));
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_result 
	    = ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operator_ex))
	        ? (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_result)
	        : ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operand_c_ex 
		    + (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operand_b_ex 
		       & VL_NEGATE_I((IData)((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operator_ex)))))) 
		   + VL_MULS_III(32,32,32, (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operand_a_ex 
					    ^ VL_NEGATE_I((IData)(
								  (1U 
								   == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operator_ex))))), vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_operand_b_ex)));
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xfffffffeU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
		    >> 0x1fU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xfffffffdU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (2U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
		    >> 0x1dU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xfffffffbU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (4U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
		    >> 0x1bU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xfffffff7U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (8U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
		    >> 0x19U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xffffffefU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x10U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
		       >> 0x17U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xffffffdfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x20U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
		       >> 0x15U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xffffffbfU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x40U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
		       >> 0x13U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xffffff7fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x80U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
		       >> 0x11U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xfffffeffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x100U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			>> 0xfU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xfffffdffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x200U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			>> 0xdU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xfffffbffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x400U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			>> 0xbU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xfffff7ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x800U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			>> 9U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xffffefffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x1000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			 >> 7U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xffffdfffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x2000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			 >> 5U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xffffbfffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x4000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			 >> 3U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xffff7fffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x8000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			 >> 1U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xfffeffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x10000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			  << 1U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xfffdffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x20000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			  << 3U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xfffbffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x40000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			  << 5U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xfff7ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x80000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			  << 7U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xffefffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x100000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			   << 9U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xffdfffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x200000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			   << 0xbU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xffbfffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x400000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			   << 0xdU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xff7fffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x800000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			   << 0xfU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xfeffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x1000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			    << 0x11U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xfdffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x2000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			    << 0x13U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xfbffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x4000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			    << 0x15U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xf7ffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x8000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			    << 0x17U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xefffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x10000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			     << 0x19U)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xdfffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x20000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			     << 0x1bU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0xbfffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x40000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			     << 0x1dU)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result 
	= ((0x7fffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result) 
	   | (0x80000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result 
			     << 0x1fU)));
    // ALWAYS at ../rtl/riscv_debug_unit.sv:340
    vlSymsp->TOP__top.debug_rdata_o = 0U;
    if ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__rdata_sel_q))) {
	vlSymsp->TOP__top.debug_rdata_o = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_rdata;
    } else {
	if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__rdata_sel_q))) {
	    vlSymsp->TOP__top.debug_rdata_o = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_data_rc_id;
	} else {
	    if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__rdata_sel_q))) {
		vlSymsp->TOP__top.debug_rdata_o = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata;
	    } else {
		if ((4U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__rdata_sel_q))) {
		    vlSymsp->TOP__top.debug_rdata_o 
			= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata;
		}
	    }
	}
    }
    // ALWAYS at ../rtl/riscv_cs_registers.sv:793
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1 
	= (1U & (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in) 
		  & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q)) 
		 & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc 
	= ((0xffeU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc)) 
	   | (IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1));
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1 
	= (1U & ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in) 
		   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q)) 
		  >> 1U) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc 
	= ((0xffdU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc)) 
	   | ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1) 
	      << 1U));
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1 
	= (1U & ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in) 
		   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q)) 
		  >> 2U) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc 
	= ((0xffbU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc)) 
	   | ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1) 
	      << 2U));
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1 
	= (1U & ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in) 
		   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q)) 
		  >> 3U) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc 
	= ((0xff7U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc)) 
	   | ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1) 
	      << 3U));
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1 
	= (1U & ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in) 
		   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q)) 
		  >> 4U) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc 
	= ((0xfefU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc)) 
	   | ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1) 
	      << 4U));
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1 
	= (1U & ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in) 
		   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q)) 
		  >> 5U) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc 
	= ((0xfdfU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc)) 
	   | ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1) 
	      << 5U));
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1 
	= (1U & ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in) 
		   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q)) 
		  >> 6U) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc 
	= ((0xfbfU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc)) 
	   | ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1) 
	      << 6U));
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1 
	= (1U & ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in) 
		   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q)) 
		  >> 7U) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc 
	= ((0xf7fU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc)) 
	   | ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1) 
	      << 7U));
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1 
	= (1U & ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in) 
		   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q)) 
		  >> 8U) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc 
	= ((0xeffU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc)) 
	   | ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1) 
	      << 8U));
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1 
	= (1U & ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in) 
		   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q)) 
		  >> 9U) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc 
	= ((0xdffU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc)) 
	   | ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1) 
	      << 9U));
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1 
	= (1U & ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in) 
		   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q)) 
		  >> 0xaU) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc 
	= ((0xbffU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc)) 
	   | ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1) 
	      << 0xaU));
    vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1 
	= (1U & ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in) 
		   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q)) 
		  >> 0xbU) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc 
	= ((0x7ffU & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc)) 
	   | ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1) 
	      << 0xbU));
    // ALWAYS at ../rtl/riscv_prefetch_L0_buffer.sv:204
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_fetch = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_hwlp = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_hwlp_int = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__use_last = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__use_hwlp = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__save_rdata_last = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__save_rdata_hwlp = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__valid = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_n 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_int;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_hwlp_n 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_hwlp_q;
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_hwlp_n = 0U;
    }
    if (((((((((0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS)) 
	       | (1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) 
	      | (6U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) 
	     | (7U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) 
	    | (8U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) 
	   | (9U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) 
	  | (0xaU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) 
	 | (0xbU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS)))) {
	if ((0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) {
	    if ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__valid = 0U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_fetch 
		    = (3U == (3U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q 
				    >> 2U)));
		if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready) {
		    if ((0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_n 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 2U;
		    } else {
			if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_valid) {
			    if (vlSymsp->TOP__top.__PVT__instr_req) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__save_rdata_last = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 0xcU;
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 0xaU;
			    }
			} else {
			    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_is_crossword) {
				if (vlSymsp->TOP__top.__PVT__instr_req) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__save_rdata_last = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 9U;
				} else {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 8U;
				}
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS 
				    = ((IData)(vlSymsp->TOP__top.__PVT__instr_req)
				        ? 7U : 6U);
			    }
			}
		    }
		} else {
		    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__fetch_valid) {
			if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_crossword) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__save_rdata_last = 1U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS 
				= ((IData)(vlSymsp->TOP__top.__PVT__instr_req)
				    ? 9U : 8U);
			} else {
			    if (vlSymsp->TOP__top.__PVT__instr_req) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__save_rdata_last = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 0xcU;
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 0xaU;
			    }
			}
		    }
		}
		if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__fetch_valid) 
		     & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_crossword)))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__valid = 1U;
		}
	    } else {
		if ((6U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_fetch = 1U;
		    if (vlSymsp->TOP__top.__PVT__instr_req) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 7U;
		    }
		} else {
		    if ((7U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__valid 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__fetch_valid;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_hwlp 
			    = (0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr));
			if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__fetch_valid) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 0xaU;
			}
		    } else {
			if ((8U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_fetch = 1U;
			    if (vlSymsp->TOP__top.__PVT__instr_req) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__save_rdata_last = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 9U;
			    }
			} else {
			    if ((9U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__valid 
				    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__fetch_valid;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__use_last = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_hwlp 
				    = (0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr));
				if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__fetch_valid) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS 
					= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready)
					    ? 0xaU : 0xbU);
				}
			    } else {
				if ((0xaU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__valid = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_fetch 
					= (3U == (3U 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q 
						     >> 2U)));
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_hwlp 
					= (0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr));
				    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready) {
					if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_is_crossword) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_fetch = 1U;
					    if (vlSymsp->TOP__top.__PVT__instr_req) {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__save_rdata_last = 1U;
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 9U;
					    } else {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 8U;
					    }
					} else {
					    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_valid) {
						if (vlSymsp->TOP__top.__PVT__instr_req) {
						    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_upper_compressed) {
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__save_rdata_last = 1U;
							vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 0xcU;
						    }
						}
					    } else {
						vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS 
						    = 
						    ((IData)(vlSymsp->TOP__top.__PVT__instr_req)
						      ? 7U
						      : 6U);
					    }
					}
				    } else {
					if (vlSymsp->TOP__top.__PVT__instr_req) {
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__save_rdata_last = 1U;
					    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 0xcU;
					}
				    }
				} else {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__valid = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__use_last = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_hwlp 
					= (0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr));
				    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 0xaU;
				    }
				}
			    }
			}
		    }
		}
	    }
	}
    } else {
	if ((0xcU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__valid = 1U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__use_last = 1U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_hwlp 
		= (0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr));
	    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS 
		    = ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__fetch_valid)
		        ? ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_is_crossword)
			    ? 0xbU : ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_upper_compressed)
				       ? 0xdU : 0xaU))
		        : ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_is_crossword)
			    ? 9U : ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_upper_compressed)
				     ? 0xcU : 7U)));
	    } else {
		if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__fetch_valid) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 0xdU;
		}
	    }
	} else {
	    if ((0xdU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__valid = 1U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__use_last = 1U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_hwlp 
		    = (0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr));
		if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS 
			= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_is_crossword)
			    ? 0xbU : ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_upper_compressed)
				       ? 0xdU : 0xaU));
		}
	    } else {
		if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_hwlp_int = 1U;
		    if (vlSymsp->TOP__top.__PVT__instr_req) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_hwlp_n = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_n 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_target;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 1U;
		    }
		} else {
		    if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__valid = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__use_hwlp = 1U;
			if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_n 
				= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_target;
			    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__fetch_valid) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_hwlp_n = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS 
				    = ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__hwlp_is_crossword)
				        ? 8U : 0xaU);
			    } else {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 4U;
			    }
			} else {
			    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__fetch_valid) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 5U;
			    }
			}
		    } else {
			if ((4U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__use_hwlp = 1U;
			    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__fetch_valid) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_hwlp_n = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS 
				    = (((7U == (7U 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__addr_q 
						   >> 1U))) 
					& (3U == (3U 
						  & (vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellout__L0_buffer_i__rdata_o[3U] 
						     >> 0x10U))))
				        ? 8U : 0xaU);
			    }
			} else {
			    if ((5U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS))) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__valid = 1U;
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__use_hwlp = 1U;
				if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_hwlp_n = 1U;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_n 
					= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_target;
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS 
					= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__hwlp_is_crossword)
					    ? 8U : 0xaU);
				}
			    }
			}
		    }
		}
	    }
	}
    }
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_hwlp_n = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_n 
	    = (0xfffffffeU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_addr_n);
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 1U;
    } else {
	if ((0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr))) {
	    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_hwlp) {
		if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready) {
		    if (vlSymsp->TOP__top.__PVT__instr_req) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_hwlp_n = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_n 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_target;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 1U;
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_n 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 2U;
		    }
		} else {
		    if (vlSymsp->TOP__top.__PVT__instr_req) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__save_rdata_hwlp = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = 3U;
		    }
		}
	    }
	}
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BReg_DN 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S)
	    ? ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S)
	        ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result
	        : (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__CompInv_SP) 
		    << 0x1fU) | (0x7fffffffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BReg_DP 
						>> 1U))))
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BReg_DP);
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_result 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left)
	    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result);
    vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellinp__L0_buffer_i__hwlp_i 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_hwlp) 
	   | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_hwlp_int));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__bextins_result 
	= ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__bmask 
	    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_result) 
	   | (((0x2aU == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
	        ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_c_ex
	        : VL_NEGATE_I((IData)(((0x28U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)) 
				       & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_result 
					  >> (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__bmask_a_ex)))))) 
	      & (~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__bmask)));
    // ALWAYS at ../rtl/riscv_L0_buffer.sv:58
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__NS 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__CS;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__valid = 0U;
    vlSymsp->TOP__top.__PVT__instr_req = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__instr_addr_int = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__fetch_valid = 0U;
    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__CS))) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__CS))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__NS = 0U;
	} else {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__CS))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__NS = 0U;
	    } else {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__instr_addr_int 
		    = ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req)
		        ? (0xfffffffeU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_addr_n)
		        : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__addr_q);
		if (vlSymsp->TOP__top__ram_i.__PVT__instr_rvalid_o) {
		    vlSymsp->TOP__top.__PVT__instr_req = 1U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__NS 
			= ((IData)(vlSymsp->TOP__top__ram_i.__PVT__instr_gnt_o)
			    ? 3U : 2U);
		}
	    }
	}
    } else {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__CS))) {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__CS))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__valid 
		    = vlSymsp->TOP__top__ram_i.__PVT__instr_rvalid_o;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__instr_addr_int 
		    = ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req)
		        ? (0xfffffffeU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_addr_n)
		        : ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellinp__L0_buffer_i__hwlp_i)
			    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_target
			    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_real_next));
		if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req) {
		    if (vlSymsp->TOP__top__ram_i.__PVT__instr_rvalid_o) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__fetch_valid = 1U;
			vlSymsp->TOP__top.__PVT__instr_req = 1U;
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__NS 
			    = ((IData)(vlSymsp->TOP__top__ram_i.__PVT__instr_gnt_o)
			        ? 3U : 2U);
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__NS = 4U;
		    }
		} else {
		    if (vlSymsp->TOP__top__ram_i.__PVT__instr_rvalid_o) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__fetch_valid = 1U;
			if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_fetch) 
			     | (IData)(vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellinp__L0_buffer_i__hwlp_i))) {
			    vlSymsp->TOP__top.__PVT__instr_req = 1U;
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__NS 
				= ((IData)(vlSymsp->TOP__top__ram_i.__PVT__instr_gnt_o)
				    ? 3U : 2U);
			} else {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__NS = 1U;
			}
		    }
		}
	    } else {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__instr_addr_int 
		    = ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req)
		        ? (0xfffffffeU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_addr_n)
		        : ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellinp__L0_buffer_i__hwlp_i)
			    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_target
			    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__addr_q));
		if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req) {
		    vlSymsp->TOP__top.__PVT__instr_req = 1U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__NS 
			= ((IData)(vlSymsp->TOP__top__ram_i.__PVT__instr_gnt_o)
			    ? 3U : 2U);
		} else {
		    vlSymsp->TOP__top.__PVT__instr_req = 1U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__NS 
			= ((IData)(vlSymsp->TOP__top__ram_i.__PVT__instr_gnt_o)
			    ? 3U : 2U);
		}
	    }
	} else {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__CS))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__valid = 1U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__instr_addr_int 
		    = ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req)
		        ? (0xfffffffeU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_addr_n)
		        : ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellinp__L0_buffer_i__hwlp_i)
			    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_target
			    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_real_next));
		if ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req) 
		      | (IData)(vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellinp__L0_buffer_i__hwlp_i)) 
		     | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_fetch))) {
		    vlSymsp->TOP__top.__PVT__instr_req = 1U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__NS 
			= ((IData)(vlSymsp->TOP__top__ram_i.__PVT__instr_gnt_o)
			    ? 3U : 2U);
		}
	    } else {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__instr_addr_int 
		    = ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req)
		        ? (0xfffffffeU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_addr_n)
		        : ((IData)(vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellinp__L0_buffer_i__hwlp_i)
			    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_target
			    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_real_next));
		if ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req) 
		      | (IData)(vlSymsp->TOP__top.riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellinp__L0_buffer_i__hwlp_i)) 
		     | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_fetch))) {
		    vlSymsp->TOP__top.__PVT__instr_req = 1U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__NS 
			= ((IData)(vlSymsp->TOP__top__ram_i.__PVT__instr_gnt_o)
			    ? 3U : 2U);
		}
	    }
	}
    }
    // ALWAYS at ../rtl/riscv_alu.sv:965
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result = 0U;
    if ((0x40U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
	if ((0x20U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
	    if ((0x10U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
		if ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
		    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result = 0U;
			    }
			}
		    }
		}
	    }
	} else {
	    if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
			  >> 4U)))) {
		if ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
		    if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
				  >> 2U)))) {
			if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
				      >> 1U)))) {
			    if ((1U & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)))) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result = 0U;
			    }
			}
		    }
		} else {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
			= ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
			    ? ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
			        ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__result_minmax
			        : (1U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result) 
					 >> 3U))) : 
			   ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
			     ? ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
				 ? (1U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result) 
					  >> 3U)) : 0U)
			     : 0U));
		}
	    }
	}
    } else {
	if ((0x20U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
	    if ((0x10U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
		if ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
		    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
				= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__pack_result;
			}
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__pack_result;
		    }
		} else {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
			= ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
			    ? (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__bitop_result)
			    : ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResInv_SP)
			        ? VL_NEGATE_I(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__OutMux_D)
			        : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__OutMux_D));
		}
	    } else {
		if ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
			= ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
			    ? ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
			        ? ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
				    ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				       ^ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex)
				    : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				       | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex))
			        : ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
				    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__pack_result
				    : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				       | vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__bmask)))
			    : ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
			        ? ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
				    ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				       & (~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__bmask))
				    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__bextins_result)
			        : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__bextins_result));
		} else {
		    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_result;
		    }
		}
	    }
	} else {
	    if ((0x10U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
		    = ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
		        ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_result
		        : ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
			    ? ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
			        ? ((0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater))
				    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__result_minmax
				    : (((0x17U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex)) 
					& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
					   >> 0x1fU))
				        ? 0U : ((1U 
						 & (IData)(
							   (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result_expanded 
							    >> 0x24U)))
						 ? 
						(~ vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex)
						 : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__result_minmax)))
			        : ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))
				    ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_a_ex 
				       & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operand_b_ex)
				    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__result_minmax))
			    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__result_minmax));
	    } else {
		if ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
		    if ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			if ((1U & (~ ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex) 
				      >> 1U)))) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
				= ((0xffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result) 
				   | (0xff000000U & 
				      (VL_NEGATE_I((IData)(
							   (1U 
							    & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result) 
							       >> 3U)))) 
				       << 0x18U)));
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
				= ((0xff00ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result) 
				   | (0xff0000U & (
						   VL_NEGATE_I((IData)(
								       (1U 
									& ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result) 
									   >> 2U)))) 
						   << 0x10U)));
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
				= ((0xffff00ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result) 
				   | (0xff00U & (VL_NEGATE_I((IData)(
								     (1U 
								      & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result) 
									 >> 1U)))) 
						 << 8U)));
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
				= ((0xffffff00U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result) 
				   | (0xffU & VL_NEGATE_I((IData)(
								  (1U 
								   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result))))));
			}
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
			    = ((0xffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result) 
			       | (0xff000000U & (VL_NEGATE_I((IData)(
								     (1U 
								      & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result) 
									 >> 3U)))) 
						 << 0x18U)));
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
			    = ((0xff00ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result) 
			       | (0xff0000U & (VL_NEGATE_I((IData)(
								   (1U 
								    & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result) 
								       >> 2U)))) 
					       << 0x10U)));
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
			    = ((0xffff00ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result) 
			       | (0xff00U & (VL_NEGATE_I((IData)(
								 (1U 
								  & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result) 
								     >> 1U)))) 
					     << 8U)));
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
			    = ((0xffffff00U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result) 
			       | (0xffU & VL_NEGATE_I((IData)(
							      (1U 
							       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result))))));
		    }
		} else {
		    if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_operator_ex))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
			    = (1U & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result) 
				     >> 3U));
		    } else {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
			    = ((0xffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result) 
			       | (0xff000000U & (VL_NEGATE_I((IData)(
								     (1U 
								      & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result) 
									 >> 3U)))) 
						 << 0x18U)));
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
			    = ((0xff00ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result) 
			       | (0xff0000U & (VL_NEGATE_I((IData)(
								   (1U 
								    & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result) 
								       >> 2U)))) 
					       << 0x10U)));
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
			    = ((0xffff00ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result) 
			       | (0xff00U & (VL_NEGATE_I((IData)(
								 (1U 
								  & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result) 
								     >> 1U)))) 
					     << 8U)));
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result 
			    = ((0xffffff00U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result) 
			       | (0xffU & VL_NEGATE_I((IData)(
							      (1U 
							       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result))))));
		    }
		}
	    }
	}
    }
    // ALWAYS at ../rtl/riscv_ex_stage.sv:292
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_wdata_fw = 0U;
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__alu_en_ex) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_wdata_fw 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result;
    }
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mult_en_ex) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_wdata_fw 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_result;
    }
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_access_ex) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_wdata_fw 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__csr_rdata;
    }
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_op_en) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_wdata_fw 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_op_result;
    }
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_wdata_fw 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_op_result;
    }
    vlSymsp->TOP__top.riscv_core_i__DOT__id_stage_i__DOT____Vcellinp__registers_i__wdata_b_i 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq)
	    ? vlTOPp->debug_wdata_i : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_wdata_fw);
    // ALWAYS at ../rtl/riscv_id_stage.sv:761
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_c_fw_id 
	= ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_c_fw_mux_sel))
	    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_wdata_fw
	    : ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_c_fw_mux_sel))
	        ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata
	        : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_data_rc_id));
    // ALWAYS at ../rtl/riscv_id_stage.sv:729
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_fw_id 
	= ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_fw_mux_sel))
	    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_wdata_fw
	    : ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_fw_mux_sel))
	        ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata
	        : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem[
	       (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
			 >> 0x14U))]));
    // ALWAYS at ../rtl/riscv_id_stage.sv:658
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_a_fw_id 
	= ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_a_fw_mux_sel))
	    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_wdata_fw
	    : ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_a_fw_mux_sel))
	        ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_rdata
	        : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_data_ra_id));
    // ALWAYS at ../rtl/riscv_id_stage.sv:750
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operand_c 
	= ((0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_c_mux_sel))
	    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_c_fw_id
	    : ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_c_mux_sel))
	        ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_fw_id
	        : ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_c_mux_sel))
		    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_target
		    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_c_fw_id)));
    // ALWAYS at ../rtl/riscv_id_stage.sv:586
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_cnt_mux_sel) {
	if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_cnt_mux_sel) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_cnt_int 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_a_fw_id;
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_cnt_int 
	    = (0xfffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
			 >> 0x14U));
    }
    // ALWAYS at ../rtl/riscv_id_stage.sv:636
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operand_a 
	= ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel))
	    ? ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel))
	        ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_a_fw_id
	        : ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel))
		    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_a_fw_id
		    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_c_fw_id))
	    : ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel))
	        ? ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel))
		    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_fw_id
		    : ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_a_mux_sel)
		        ? 0U : (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
					 >> 0xfU))))
	        : ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel))
		    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__pc_id
		    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_a_fw_id)));
    // ALWAYS at ../rtl/riscv_id_stage.sv:699
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b 
	= ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel))
	    ? ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel))
	        ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_fw_id
	        : ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel))
		    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_fw_id
		    : (0x1fU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_fw_id)))
	    : ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel))
	        ? ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel))
		    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_a_fw_id
		    : ((8U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel))
		        ? ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel))
			    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_i_type
			    : ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel))
			        ? ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel))
				    ? ((0xffffffe0U 
					& (VL_NEGATE_I((IData)(
							       (1U 
								& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
								   >> 0x18U)))) 
					   << 5U)) 
				       | (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						   >> 0x14U)))
				    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_i_type)
			        : ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel))
				    ? (0x7fffffffU 
				       & ((((IData)(1U) 
					    << (0x1fU 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						   >> 0x14U))) 
					   - (IData)(1U)) 
					  >> 1U)) : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_shuffle_type)))
		        : ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel))
			    ? ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel))
			        ? ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel))
				    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_vu_type
				    : ((0xffffffc0U 
					& (VL_NEGATE_I((IData)(
							       (1U 
								& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
								   >> 0x18U)))) 
					   << 6U)) 
				       | ((0x3eU & 
					   (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
					    >> 0x13U)) 
					  | (1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						   >> 0x19U)))))
			        : ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel))
				    ? (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						>> 0x19U))
				    : (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						>> 0x14U))))
			    : ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel))
			        ? ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel))
				    ? (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_compressed_id) 
					& (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_misaligned)))
				        ? 2U : 4U) : 
				   (0xfffff000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id))
			        : ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel))
				    ? ((0xfffff000U 
					& (VL_NEGATE_I((IData)(
							       (1U 
								& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
								   >> 0x1fU)))) 
					   << 0xcU)) 
				       | ((0xfe0U & 
					   (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
					    >> 0x14U)) 
					  | (0x1fU 
					     & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						>> 7U))))
				    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_i_type)))))
	        : ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel))
		    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_c_fw_id
		    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_fw_id)));
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_cnt 
	= ((4U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_we_int))
	    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_cnt_int
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_wdata_int);
    // ALWAYS at ../rtl/riscv_id_stage.sv:1024
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_op_en) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operand_a;
    }
    // ALWAYS at ../rtl/riscv_id_stage.sv:713
    if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_vec_mode))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_vec 
	    = ((0xff000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b 
			       << 0x18U)) | ((0xff0000U 
					      & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b 
						 << 0x10U)) 
					     | ((0xff00U 
						 & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b 
						    << 8U)) 
						| (0xffU 
						   & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b))));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_shuffle_type 
	    = ((0x3000000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
			      >> 3U)) | ((0x30000U 
					  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
					     >> 7U)) 
					 | ((0x300U 
					     & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						>> 0xdU)) 
					    | ((2U 
						& (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						   >> 0x13U)) 
					       | (1U 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
						     >> 0x19U))))));
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_vec 
	    = ((0xffff0000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b 
			       << 0x10U)) | (0xffffU 
					     & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b));
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_shuffle_type 
	    = ((0x10000U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
			    >> 4U)) | (1U & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
					     >> 0x19U)));
    }
    // ALWAYS at ../rtl/riscv_str_ops.sv:41
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_ready = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_NS 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_CS;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_active = 1U;
    if ((0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_CS))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_active = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_ready = 1U;
	if (((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_operator)) 
	     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_op_en))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_ready = 0U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_NS = 1U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_intermediate 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand;
	}
    } else {
	if ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_CS))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_NS = 2U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_intermediate;
	    if (((0x45U == (0xffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_)) 
		 | (0x65U == (0xffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_)))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
		    = (0x33U | (0xffffff00U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_));
	    }
	    if (((0x45U == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
				     >> 8U))) | (0x65U 
						 == 
						 (0xffU 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
						     >> 8U))))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
		    = (0x3300U | (0xffff00ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_));
	    }
	    if (((0x45U == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
				     >> 0x10U))) | 
		 (0x65U == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
				     >> 0x10U))))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
		    = (0x330000U | (0xff00ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_));
	    }
	    if (((0x45U == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
				     >> 0x18U))) | 
		 (0x65U == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
				     >> 0x18U))))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
		    = (0x33000000U | (0xffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_));
	    }
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_intermediate 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_;
	} else {
	    if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_CS))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_NS = 3U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_intermediate;
		if (((0x53U == (0xffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_)) 
		     | (0x73U == (0xffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_)))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
			= (0x35U | (0xffffff00U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_));
		}
		if (((0x53U == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
					 >> 8U))) | 
		     (0x73U == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
					 >> 8U))))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
			= (0x3500U | (0xffff00ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_));
		}
		if (((0x53U == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
					 >> 0x10U))) 
		     | (0x73U == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
					   >> 0x10U))))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
			= (0x350000U | (0xff00ffffU 
					& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_));
		}
		if (((0x53U == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
					 >> 0x18U))) 
		     | (0x73U == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
					   >> 0x18U))))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
			= (0x35000000U | (0xffffffU 
					  & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_));
		}
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_intermediate 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_;
	    } else {
		if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_CS))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_NS = 4U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
			= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_intermediate;
		    if (((0x4cU == (0xffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_)) 
			 | (0x6cU == (0xffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_)))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
			    = (0x31U | (0xffffff00U 
					& vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_));
		    }
		    if (((0x4cU == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
					     >> 8U))) 
			 | (0x6cU == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
					       >> 8U))))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
			    = (0x3100U | (0xffff00ffU 
					  & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_));
		    }
		    if (((0x4cU == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
					     >> 0x10U))) 
			 | (0x6cU == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
					       >> 0x10U))))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
			    = (0x310000U | (0xff00ffffU 
					    & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_));
		    }
		    if (((0x4cU == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
					     >> 0x18U))) 
			 | (0x6cU == (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
					       >> 0x18U))))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ 
			    = (0x31000000U | (0xffffffU 
					      & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_));
		    }
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_intermediate 
			= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_;
		} else {
		    if ((4U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_CS))) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_ready = 1U;
			if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_ready) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_NS = 0U;
			}
		    }
		}
	    }
	}
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operand_b 
	= ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__scalar_replication)
	    ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_vec
	    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b);
    // ALWAYS at ../rtl/riscv_str_ops.sv:109
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_op_en) {
	if ((2U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_operator))) {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_operator))) {
		VL_WRITEF("%20t: Exec Rot13 instruction\n",
			  64,VL_TIME_Q());
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_op_result 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand;
	    } else {
		VL_WRITEF("%20t: Exec Leet instruction\n",
			  64,VL_TIME_Q());
		if ((4U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_CS))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_op_result 
			= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_intermediate;
		}
	    }
	} else {
	    if ((1U & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__str_operator))) {
		VL_WRITEF("%20t: Exec Lower instruction\n",
			  64,VL_TIME_Q());
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_op_result 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand;
	    } else {
		VL_WRITEF("%20t: Exec Upper instruction\n",
			  64,VL_TIME_Q());
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_op_result 
		    = ((0xffffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_op_result) 
		       | (0xff000000U & ((((0x61U <= 
					    (0xffU 
					     & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand 
						>> 0x18U))) 
					   & (0x7aU 
					      >= (0xffU 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand 
						     >> 0x18U))))
					   ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand 
					       >> 0x18U) 
					      - (IData)(0x20U))
					   : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand 
					      >> 0x18U)) 
					 << 0x18U)));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_op_result 
		    = ((0xff00ffffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_op_result) 
		       | (0xff0000U & ((((0x61U <= 
					  (0xffU & 
					   (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand 
					    >> 0x10U))) 
					 & (0x7aU >= 
					    (0xffU 
					     & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand 
						>> 0x10U))))
					 ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand 
					     >> 0x10U) 
					    - (IData)(0x20U))
					 : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand 
					    >> 0x10U)) 
				       << 0x10U)));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_op_result 
		    = ((0xffff00ffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_op_result) 
		       | (0xff00U & ((((0x61U <= (0xffU 
						  & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand 
						     >> 8U))) 
				       & (0x7aU >= 
					  (0xffU & 
					   (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand 
					    >> 8U))))
				       ? ((vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand 
					   >> 8U) - (IData)(0x20U))
				       : (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand 
					  >> 8U)) << 8U)));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_op_result 
		    = ((0xffffff00U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_op_result) 
		       | (0xffU & (((0x61U <= (0xffU 
					       & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand)) 
				    & (0x7aU >= (0xffU 
						 & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand)))
				    ? (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand 
				       - (IData)(0x20U))
				    : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__str_operand)));
	    }
	}
    }
    // ALWAYS at ../rtl/riscv_id_stage.sv:1033
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operand_a;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand2 
	    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operand_b;
    }
    // ALWAYS at ../rtl/include/riscv_mac_ops.sv:124
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_ready = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_ns 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_cs;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_active = 1U;
    if ((0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_cs))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_active = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_ready = 1U;
	if (((0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator)) 
	     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_ready = 0U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_ns = 1U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_operand 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1;
	}
    } else {
	if ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_cs))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_ns = 2U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_mult1 
		= (0xffffU & ((0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_operand 
					>> 0x18U)) 
			      * (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_operand 
					  >> 0x10U))));
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_mult2 
		= (0xffffU & ((0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_operand 
					>> 8U)) * (0xffU 
						   & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_operand)));
	} else {
	    if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_cs))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_ns = 3U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_add 
		    = ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_mult1) 
		       + (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_mult2));
	    } else {
		if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_cs))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_ready = 1U;
		    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_ready) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_ns = 0U;
		    }
		}
	    }
	}
    }
    // ALWAYS at ../rtl/include/riscv_mac_ops.sv:170
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_ready = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_ns 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_cs;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_active = 1U;
    if ((0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_cs))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_active = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_ready = 1U;
	if (((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator)) 
	     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_ready = 0U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_ns = 1U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_operand_1 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_operand_2 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand2;
	}
    } else {
	if ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_cs))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_ns = 2U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_mult1 
		= (0xffffU & ((0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_operand_1 
					>> 0x18U)) 
			      * (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_operand_2 
					  >> 0x18U))));
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_mult2 
		= (0xffffU & ((0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_operand_1 
					>> 0x10U)) 
			      * (0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_operand_2 
					  >> 0x10U))));
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_mult3 
		= (0xffffU & ((0xffU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_operand_1 
					>> 8U)) * (0xffU 
						   & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_operand_2 
						      >> 8U))));
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_mult4 
		= (0xffffU & ((0xffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_operand_1) 
			      * (0xffU & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_operand_2)));
	} else {
	    if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_cs))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_ns = 3U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_add 
		    = ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_mult1) 
			 + (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_mult2)) 
			+ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_mult3)) 
		       + (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_mult4));
	    } else {
		if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_cs))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_ready = 1U;
		    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_ready) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_ns = 0U;
		    }
		}
	    }
	}
    }
    // ALWAYS at ../rtl/include/riscv_mac_ops.sv:438
    if (((6U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator)) 
	 & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en))) {
	if (((((((((0U == vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1) 
		   | (1U == vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1)) 
		  | (2U == vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1)) 
		 | (3U == vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1)) 
		| (4U == vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1)) 
	       | (5U == vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1)) 
	      | (6U == vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1)) 
	     | (7U == vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1))) {
	    if ((0U == vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w0 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand2;
	    } else {
		if ((1U == vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1)) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w1 
			= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand2;
		} else {
		    if ((2U == vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1)) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w2 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand2;
		    } else {
			if ((3U == vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1)) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w3 
				= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand2;
			} else {
			    if ((4U == vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1)) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w4 
				    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand2;
			    } else {
				if ((5U == vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1)) {
				    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w5 
					= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand2;
				} else {
				    if ((6U == vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1)) {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w6 
					    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand2;
				    } else {
					vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w7 
					    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand2;
				    }
				}
			    }
			}
		    }
		}
	    }
	} else {
	    if ((8U == vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand1)) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w8 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand2;
	    }
	}
    }
    // ALWAYS at ../rtl/include/riscv_mac_ops.sv:456
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en) {
	if ((0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator))) {
	    if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_cs))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_op_result 
		    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_add;
	    }
	} else {
	    if ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator))) {
		if ((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_cs))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_op_result 
			= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_add;
		}
	    }
	}
    }
    // ALWAYS at ../rtl/include/riscv_mac_ops.sv:237
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_ns 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_cs;
    if ((0U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_cs))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_ready = 1U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_active = 0U;
	if (((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator)) 
	     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__max 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mac_operand2;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_ns = 1U;
	}
    } else {
	if ((1U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_cs))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_ready = 0U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_active = 1U;
	    if ((vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_cnt 
		 < ((IData)(1U) + vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__max))) {
		if ((1U & (~ (IData)(vlTOPp->clk_i)))) {
		    vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data[(0xfU 
										& (vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_cnt 
										- (IData)(1U)))] 
			= vlSymsp->TOP__top__ram_i__dp_ram_i.__PVT__rdata_b_o;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_ns = 1U;
		}
	    } else {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_ns = 2U;
	    }
	} else {
	    if ((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_cs))) {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid0_0 
		    = (VL_ULL(0x3ffffffff) & ((VL_EXTENDS_QI(34,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w1) 
					       + VL_EXTENDS_QI(34,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w2)) 
					      + VL_EXTENDS_QI(34,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w0)));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_ready = 0U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_active = 1U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid0_1 
		    = (VL_ULL(0x3ffffffff) & ((VL_EXTENDS_QI(34,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w0) 
					       - VL_EXTENDS_QI(34,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w1)) 
					      + VL_EXTENDS_QI(34,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w2)));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_ns = 5U;
		VL_EXTEND_WI(67,32, __Vtemp426, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0U]);
		VL_EXTEND_WI(67,32, __Vtemp427, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [8U]);
		VL_SUB_W(3, __Vtemp428, __Vtemp426, __Vtemp427);
		VL_EXTEND_WI(67,32, __Vtemp429, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [2U]);
		VL_SUB_W(3, __Vtemp430, __Vtemp428, __Vtemp429);
		VL_EXTEND_WI(67,32, __Vtemp431, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xaU]);
		VL_ADD_W(3, __Vtemp432, __Vtemp430, __Vtemp431);
		__Vtemp433[0U] = __Vtemp432[0U];
		__Vtemp433[1U] = __Vtemp432[1U];
		__Vtemp433[2U] = (7U & __Vtemp432[2U]);
		VL_EXTEND_WI(67,32, __Vtemp434, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w0);
		VL_MUL_W(3, __Vtemp435, __Vtemp433, __Vtemp434);
		VL_SHIFTL_WWI(67,67,32, __Vtemp436, __Vtemp435, 1U);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_0[0U] 
		    = __Vtemp436[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_0[1U] 
		    = __Vtemp436[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_0[2U] 
		    = (7U & __Vtemp436[2U]);
		VL_EXTEND_WI(68,32, __Vtemp440, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [1U]);
		VL_EXTEND_WI(68,32, __Vtemp441, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [9U]);
		VL_SUB_W(3, __Vtemp442, __Vtemp440, __Vtemp441);
		VL_EXTEND_WI(68,32, __Vtemp443, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [2U]);
		VL_ADD_W(3, __Vtemp444, __Vtemp442, __Vtemp443);
		VL_EXTEND_WI(68,32, __Vtemp445, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xaU]);
		VL_SUB_W(3, __Vtemp446, __Vtemp444, __Vtemp445);
		__Vtemp447[0U] = __Vtemp446[0U];
		__Vtemp447[1U] = __Vtemp446[1U];
		__Vtemp447[2U] = (0xfU & __Vtemp446[2U]);
		VL_EXTEND_WQ(68,34, __Vtemp448, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid0_0);
		VL_MUL_W(3, __Vtemp449, __Vtemp447, __Vtemp448);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_1[0U] 
		    = __Vtemp449[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_1[1U] 
		    = __Vtemp449[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_1[2U] 
		    = (0xfU & __Vtemp449[2U]);
		VL_EXTEND_WI(68,32, __Vtemp453, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [1U]);
		VL_NEGATE_W(3, __Vtemp454, __Vtemp453);
		VL_EXTEND_WI(68,32, __Vtemp455, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [9U]);
		VL_ADD_W(3, __Vtemp456, __Vtemp454, __Vtemp455);
		VL_EXTEND_WI(68,32, __Vtemp457, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [2U]);
		VL_ADD_W(3, __Vtemp458, __Vtemp456, __Vtemp457);
		VL_EXTEND_WI(68,32, __Vtemp459, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xaU]);
		VL_SUB_W(3, __Vtemp460, __Vtemp458, __Vtemp459);
		__Vtemp461[0U] = __Vtemp460[0U];
		__Vtemp461[1U] = __Vtemp460[1U];
		__Vtemp461[2U] = (0xfU & __Vtemp460[2U]);
		VL_EXTEND_WQ(68,34, __Vtemp462, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid0_1);
		VL_MUL_W(3, __Vtemp463, __Vtemp461, __Vtemp462);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_2[0U] 
		    = __Vtemp463[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_2[1U] 
		    = __Vtemp463[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_2[2U] 
		    = (0xfU & __Vtemp463[2U]);
		VL_EXTEND_WI(67,32, __Vtemp467, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [1U]);
		VL_EXTEND_WI(67,32, __Vtemp468, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [9U]);
		VL_SUB_W(3, __Vtemp469, __Vtemp467, __Vtemp468);
		VL_EXTEND_WI(67,32, __Vtemp470, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [3U]);
		VL_SUB_W(3, __Vtemp471, __Vtemp469, __Vtemp470);
		VL_EXTEND_WI(67,32, __Vtemp472, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xbU]);
		VL_ADD_W(3, __Vtemp473, __Vtemp471, __Vtemp472);
		__Vtemp474[0U] = __Vtemp473[0U];
		__Vtemp474[1U] = __Vtemp473[1U];
		__Vtemp474[2U] = (7U & __Vtemp473[2U]);
		VL_EXTEND_WI(67,32, __Vtemp475, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w2);
		VL_MUL_W(3, __Vtemp476, __Vtemp474, __Vtemp475);
		VL_SHIFTL_WWI(67,67,32, __Vtemp477, __Vtemp476, 1U);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_3[0U] 
		    = __Vtemp477[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_3[1U] 
		    = __Vtemp477[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_3[2U] 
		    = (7U & __Vtemp477[2U]);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid1_0 
		    = (VL_ULL(0xfffffffff) & ((((((
						   ((VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w0) 
						     + 
						     VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w3)) 
						    + 
						    VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w6)) 
						   + 
						   VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w1)) 
						  + 
						  VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w4)) 
						 + 
						 VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w7)) 
						+ VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w2)) 
					       + VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w5)) 
					      + VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w8)));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid1_1 
		    = (VL_ULL(0xfffffffff) & ((((((
						   ((VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w0) 
						     + 
						     VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w3)) 
						    + 
						    VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w6)) 
						   - 
						   VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w1)) 
						  - 
						  VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w4)) 
						 - 
						 VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w7)) 
						+ VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w2)) 
					       + VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w5)) 
					      + VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w8)));
		VL_EXTEND_WI(69,32, __Vtemp481, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [4U]);
		VL_EXTEND_WI(69,32, __Vtemp482, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [8U]);
		VL_ADD_W(3, __Vtemp483, __Vtemp481, __Vtemp482);
		VL_EXTEND_WI(69,32, __Vtemp484, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [6U]);
		VL_SUB_W(3, __Vtemp485, __Vtemp483, __Vtemp484);
		VL_EXTEND_WI(69,32, __Vtemp486, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xaU]);
		VL_SUB_W(3, __Vtemp487, __Vtemp485, __Vtemp486);
		__Vtemp488[0U] = __Vtemp487[0U];
		__Vtemp488[1U] = __Vtemp487[1U];
		__Vtemp488[2U] = (0x1fU & __Vtemp487[2U]);
		VL_EXTEND_WI(69,32, __Vtemp490, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w0);
		VL_EXTEND_WI(69,32, __Vtemp491, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w3);
		VL_ADD_W(3, __Vtemp492, __Vtemp490, __Vtemp491);
		VL_EXTEND_WI(69,32, __Vtemp493, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w6);
		VL_ADD_W(3, __Vtemp494, __Vtemp492, __Vtemp493);
		__Vtemp495[0U] = __Vtemp494[0U];
		__Vtemp495[1U] = __Vtemp494[1U];
		__Vtemp495[2U] = (0x1fU & __Vtemp494[2U]);
		VL_MUL_W(3, __Vtemp496, __Vtemp488, __Vtemp495);
		VL_SHIFTL_WWI(69,69,32, __Vtemp497, __Vtemp496, 1U);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_0[0U] 
		    = __Vtemp497[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_0[1U] 
		    = __Vtemp497[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_0[2U] 
		    = (0x1fU & __Vtemp497[2U]);
		VL_EXTEND_WI(70,32, __Vtemp501, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [5U]);
		VL_EXTEND_WI(70,32, __Vtemp502, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [9U]);
		VL_ADD_W(3, __Vtemp503, __Vtemp501, __Vtemp502);
		VL_EXTEND_WI(70,32, __Vtemp504, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [6U]);
		VL_ADD_W(3, __Vtemp505, __Vtemp503, __Vtemp504);
		VL_EXTEND_WI(70,32, __Vtemp506, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xaU]);
		VL_ADD_W(3, __Vtemp507, __Vtemp505, __Vtemp506);
		__Vtemp508[0U] = __Vtemp507[0U];
		__Vtemp508[1U] = __Vtemp507[1U];
		__Vtemp508[2U] = (0x3fU & __Vtemp507[2U]);
		VL_EXTEND_WQ(70,36, __Vtemp509, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid1_0);
		VL_MUL_W(3, __Vtemp510, __Vtemp508, __Vtemp509);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_1[0U] 
		    = __Vtemp510[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_1[1U] 
		    = __Vtemp510[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_1[2U] 
		    = (0x3fU & __Vtemp510[2U]);
		VL_EXTEND_WI(70,32, __Vtemp514, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [5U]);
		VL_NEGATE_W(3, __Vtemp515, __Vtemp514);
		VL_EXTEND_WI(70,32, __Vtemp516, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [9U]);
		VL_SUB_W(3, __Vtemp517, __Vtemp515, __Vtemp516);
		VL_EXTEND_WI(70,32, __Vtemp518, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [6U]);
		VL_ADD_W(3, __Vtemp519, __Vtemp517, __Vtemp518);
		VL_EXTEND_WI(70,32, __Vtemp520, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xaU]);
		VL_ADD_W(3, __Vtemp521, __Vtemp519, __Vtemp520);
		__Vtemp522[0U] = __Vtemp521[0U];
		__Vtemp522[1U] = __Vtemp521[1U];
		__Vtemp522[2U] = (0x3fU & __Vtemp521[2U]);
		VL_EXTEND_WQ(70,36, __Vtemp523, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid1_1);
		VL_MUL_W(3, __Vtemp524, __Vtemp522, __Vtemp523);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_2[0U] 
		    = __Vtemp524[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_2[1U] 
		    = __Vtemp524[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_2[2U] 
		    = (0x3fU & __Vtemp524[2U]);
		VL_EXTEND_WI(69,32, __Vtemp528, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [5U]);
		VL_EXTEND_WI(69,32, __Vtemp529, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [9U]);
		VL_ADD_W(3, __Vtemp530, __Vtemp528, __Vtemp529);
		VL_EXTEND_WI(69,32, __Vtemp531, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [7U]);
		VL_SUB_W(3, __Vtemp532, __Vtemp530, __Vtemp531);
		VL_EXTEND_WI(69,32, __Vtemp533, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xbU]);
		VL_SUB_W(3, __Vtemp534, __Vtemp532, __Vtemp533);
		__Vtemp535[0U] = __Vtemp534[0U];
		__Vtemp535[1U] = __Vtemp534[1U];
		__Vtemp535[2U] = (0x1fU & __Vtemp534[2U]);
		VL_EXTEND_WI(69,32, __Vtemp537, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w2);
		VL_EXTEND_WI(69,32, __Vtemp538, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w5);
		VL_ADD_W(3, __Vtemp539, __Vtemp537, __Vtemp538);
		VL_EXTEND_WI(69,32, __Vtemp540, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w8);
		VL_ADD_W(3, __Vtemp541, __Vtemp539, __Vtemp540);
		__Vtemp542[0U] = __Vtemp541[0U];
		__Vtemp542[1U] = __Vtemp541[1U];
		__Vtemp542[2U] = (0x1fU & __Vtemp541[2U]);
		VL_MUL_W(3, __Vtemp543, __Vtemp535, __Vtemp542);
		VL_SHIFTL_WWI(69,69,32, __Vtemp544, __Vtemp543, 1U);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_3[0U] 
		    = __Vtemp544[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_3[1U] 
		    = __Vtemp544[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_3[2U] 
		    = (0x1fU & __Vtemp544[2U]);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid2_0 
		    = (VL_ULL(0xfffffffff) & ((((((
						   ((VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w0) 
						     - 
						     VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w3)) 
						    + 
						    VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w6)) 
						   + 
						   VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w1)) 
						  - 
						  VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w4)) 
						 + 
						 VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w7)) 
						+ VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w2)) 
					       - VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w5)) 
					      + VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w8)));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid2_1 
		    = (VL_ULL(0xfffffffff) & ((((((
						   ((VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w0) 
						     - 
						     VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w3)) 
						    + 
						    VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w6)) 
						   - 
						   VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w1)) 
						  + 
						  VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w4)) 
						 - 
						 VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w7)) 
						+ VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w2)) 
					       - VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w5)) 
					      + VL_EXTENDS_QI(36,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w8)));
		VL_EXTEND_WI(69,32, __Vtemp548, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [4U]);
		VL_NEGATE_W(3, __Vtemp549, __Vtemp548);
		VL_EXTEND_WI(69,32, __Vtemp550, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [8U]);
		VL_ADD_W(3, __Vtemp551, __Vtemp549, __Vtemp550);
		VL_EXTEND_WI(69,32, __Vtemp552, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [6U]);
		VL_ADD_W(3, __Vtemp553, __Vtemp551, __Vtemp552);
		VL_EXTEND_WI(69,32, __Vtemp554, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xaU]);
		VL_SUB_W(3, __Vtemp555, __Vtemp553, __Vtemp554);
		__Vtemp556[0U] = __Vtemp555[0U];
		__Vtemp556[1U] = __Vtemp555[1U];
		__Vtemp556[2U] = (0x1fU & __Vtemp555[2U]);
		VL_EXTEND_WI(69,32, __Vtemp558, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w0);
		VL_EXTEND_WI(69,32, __Vtemp559, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w3);
		VL_SUB_W(3, __Vtemp560, __Vtemp558, __Vtemp559);
		VL_EXTEND_WI(69,32, __Vtemp561, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w6);
		VL_ADD_W(3, __Vtemp562, __Vtemp560, __Vtemp561);
		__Vtemp563[0U] = __Vtemp562[0U];
		__Vtemp563[1U] = __Vtemp562[1U];
		__Vtemp563[2U] = (0x1fU & __Vtemp562[2U]);
		VL_MUL_W(3, __Vtemp564, __Vtemp556, __Vtemp563);
		VL_SHIFTL_WWI(69,69,32, __Vtemp565, __Vtemp564, 1U);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_0[0U] 
		    = __Vtemp565[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_0[1U] 
		    = __Vtemp565[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_0[2U] 
		    = (0x1fU & __Vtemp565[2U]);
		VL_EXTEND_WI(70,32, __Vtemp569, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [5U]);
		VL_NEGATE_W(3, __Vtemp570, __Vtemp569);
		VL_EXTEND_WI(70,32, __Vtemp571, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [9U]);
		VL_ADD_W(3, __Vtemp572, __Vtemp570, __Vtemp571);
		VL_EXTEND_WI(70,32, __Vtemp573, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [6U]);
		VL_SUB_W(3, __Vtemp574, __Vtemp572, __Vtemp573);
		VL_EXTEND_WI(70,32, __Vtemp575, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xaU]);
		VL_ADD_W(3, __Vtemp576, __Vtemp574, __Vtemp575);
		__Vtemp577[0U] = __Vtemp576[0U];
		__Vtemp577[1U] = __Vtemp576[1U];
		__Vtemp577[2U] = (0x3fU & __Vtemp576[2U]);
		VL_EXTEND_WQ(70,36, __Vtemp578, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid2_0);
		VL_MUL_W(3, __Vtemp579, __Vtemp577, __Vtemp578);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_1[0U] 
		    = __Vtemp579[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_1[1U] 
		    = __Vtemp579[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_1[2U] 
		    = (0x3fU & __Vtemp579[2U]);
		VL_EXTEND_WI(70,32, __Vtemp583, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [5U]);
		VL_EXTEND_WI(70,32, __Vtemp584, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [9U]);
		VL_SUB_W(3, __Vtemp585, __Vtemp583, __Vtemp584);
		VL_EXTEND_WI(70,32, __Vtemp586, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [6U]);
		VL_SUB_W(3, __Vtemp587, __Vtemp585, __Vtemp586);
		VL_EXTEND_WI(70,32, __Vtemp588, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xaU]);
		VL_ADD_W(3, __Vtemp589, __Vtemp587, __Vtemp588);
		__Vtemp590[0U] = __Vtemp589[0U];
		__Vtemp590[1U] = __Vtemp589[1U];
		__Vtemp590[2U] = (0x3fU & __Vtemp589[2U]);
		VL_EXTEND_WQ(70,36, __Vtemp591, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid2_1);
		VL_MUL_W(3, __Vtemp592, __Vtemp590, __Vtemp591);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_2[0U] 
		    = __Vtemp592[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_2[1U] 
		    = __Vtemp592[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_2[2U] 
		    = (0x3fU & __Vtemp592[2U]);
		VL_EXTEND_WI(69,32, __Vtemp596, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [5U]);
		VL_NEGATE_W(3, __Vtemp597, __Vtemp596);
		VL_EXTEND_WI(69,32, __Vtemp598, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [9U]);
		VL_ADD_W(3, __Vtemp599, __Vtemp597, __Vtemp598);
		VL_EXTEND_WI(69,32, __Vtemp600, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [7U]);
		VL_ADD_W(3, __Vtemp601, __Vtemp599, __Vtemp600);
		VL_EXTEND_WI(69,32, __Vtemp602, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xbU]);
		VL_SUB_W(3, __Vtemp603, __Vtemp601, __Vtemp602);
		__Vtemp604[0U] = __Vtemp603[0U];
		__Vtemp604[1U] = __Vtemp603[1U];
		__Vtemp604[2U] = (0x1fU & __Vtemp603[2U]);
		VL_EXTEND_WI(69,32, __Vtemp606, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w2);
		VL_EXTEND_WI(69,32, __Vtemp607, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w5);
		VL_SUB_W(3, __Vtemp608, __Vtemp606, __Vtemp607);
		VL_EXTEND_WI(69,32, __Vtemp609, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w8);
		VL_ADD_W(3, __Vtemp610, __Vtemp608, __Vtemp609);
		__Vtemp611[0U] = __Vtemp610[0U];
		__Vtemp611[1U] = __Vtemp610[1U];
		__Vtemp611[2U] = (0x1fU & __Vtemp610[2U]);
		VL_MUL_W(3, __Vtemp612, __Vtemp604, __Vtemp611);
		VL_SHIFTL_WWI(69,69,32, __Vtemp613, __Vtemp612, 1U);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_3[0U] 
		    = __Vtemp613[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_3[1U] 
		    = __Vtemp613[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_3[2U] 
		    = (0x1fU & __Vtemp613[2U]);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid3_0 
		    = (VL_ULL(0x3ffffffff) & ((VL_EXTENDS_QI(34,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w6) 
					       + VL_EXTENDS_QI(34,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w7)) 
					      + VL_EXTENDS_QI(34,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w8)));
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid3_1 
		    = (VL_ULL(0x3ffffffff) & ((VL_EXTENDS_QI(34,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w6) 
					       - VL_EXTENDS_QI(34,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w7)) 
					      + VL_EXTENDS_QI(34,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w8)));
		VL_EXTEND_WI(67,32, __Vtemp617, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [4U]);
		VL_EXTEND_WI(67,32, __Vtemp618, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xcU]);
		VL_SUB_W(3, __Vtemp619, __Vtemp617, __Vtemp618);
		VL_EXTEND_WI(67,32, __Vtemp620, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [6U]);
		VL_SUB_W(3, __Vtemp621, __Vtemp619, __Vtemp620);
		VL_EXTEND_WI(67,32, __Vtemp622, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xeU]);
		VL_ADD_W(3, __Vtemp623, __Vtemp621, __Vtemp622);
		__Vtemp624[0U] = __Vtemp623[0U];
		__Vtemp624[1U] = __Vtemp623[1U];
		__Vtemp624[2U] = (7U & __Vtemp623[2U]);
		VL_EXTEND_WI(67,32, __Vtemp625, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w6);
		VL_MUL_W(3, __Vtemp626, __Vtemp624, __Vtemp625);
		VL_SHIFTL_WWI(67,67,32, __Vtemp627, __Vtemp626, 1U);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_0[0U] 
		    = __Vtemp627[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_0[1U] 
		    = __Vtemp627[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_0[2U] 
		    = (7U & __Vtemp627[2U]);
		VL_EXTEND_WI(68,32, __Vtemp631, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [5U]);
		VL_EXTEND_WI(68,32, __Vtemp632, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xdU]);
		VL_SUB_W(3, __Vtemp633, __Vtemp631, __Vtemp632);
		VL_EXTEND_WI(68,32, __Vtemp634, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [6U]);
		VL_ADD_W(3, __Vtemp635, __Vtemp633, __Vtemp634);
		VL_EXTEND_WI(68,32, __Vtemp636, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xeU]);
		VL_SUB_W(3, __Vtemp637, __Vtemp635, __Vtemp636);
		__Vtemp638[0U] = __Vtemp637[0U];
		__Vtemp638[1U] = __Vtemp637[1U];
		__Vtemp638[2U] = (0xfU & __Vtemp637[2U]);
		VL_EXTEND_WQ(68,34, __Vtemp639, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid3_0);
		VL_MUL_W(3, __Vtemp640, __Vtemp638, __Vtemp639);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_1[0U] 
		    = __Vtemp640[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_1[1U] 
		    = __Vtemp640[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_1[2U] 
		    = (0xfU & __Vtemp640[2U]);
		VL_EXTEND_WI(68,32, __Vtemp644, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [5U]);
		VL_NEGATE_W(3, __Vtemp645, __Vtemp644);
		VL_EXTEND_WI(68,32, __Vtemp646, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xdU]);
		VL_ADD_W(3, __Vtemp647, __Vtemp645, __Vtemp646);
		VL_EXTEND_WI(68,32, __Vtemp648, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [6U]);
		VL_ADD_W(3, __Vtemp649, __Vtemp647, __Vtemp648);
		VL_EXTEND_WI(68,32, __Vtemp650, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xeU]);
		VL_SUB_W(3, __Vtemp651, __Vtemp649, __Vtemp650);
		__Vtemp652[0U] = __Vtemp651[0U];
		__Vtemp652[1U] = __Vtemp651[1U];
		__Vtemp652[2U] = (0xfU & __Vtemp651[2U]);
		VL_EXTEND_WQ(68,34, __Vtemp653, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid3_1);
		VL_MUL_W(3, __Vtemp654, __Vtemp652, __Vtemp653);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_2[0U] 
		    = __Vtemp654[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_2[1U] 
		    = __Vtemp654[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_2[2U] 
		    = (0xfU & __Vtemp654[2U]);
		VL_EXTEND_WI(67,32, __Vtemp658, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [5U]);
		VL_EXTEND_WI(67,32, __Vtemp659, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xdU]);
		VL_SUB_W(3, __Vtemp660, __Vtemp658, __Vtemp659);
		VL_EXTEND_WI(67,32, __Vtemp661, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [7U]);
		VL_SUB_W(3, __Vtemp662, __Vtemp660, __Vtemp661);
		VL_EXTEND_WI(67,32, __Vtemp663, vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
			     [0xfU]);
		VL_ADD_W(3, __Vtemp664, __Vtemp662, __Vtemp663);
		__Vtemp665[0U] = __Vtemp664[0U];
		__Vtemp665[1U] = __Vtemp664[1U];
		__Vtemp665[2U] = (7U & __Vtemp664[2U]);
		VL_EXTEND_WI(67,32, __Vtemp666, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w8);
		VL_MUL_W(3, __Vtemp667, __Vtemp665, __Vtemp666);
		VL_SHIFTL_WWI(67,67,32, __Vtemp668, __Vtemp667, 1U);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_3[0U] 
		    = __Vtemp668[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_3[1U] 
		    = __Vtemp668[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_3[2U] 
		    = (7U & __Vtemp668[2U]);
		VL_EXTENDS_WW(71,67, __Vtemp671, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_0);
		VL_EXTENDS_WW(71,68, __Vtemp672, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_1);
		VL_ADD_W(3, __Vtemp673, __Vtemp671, __Vtemp672);
		VL_EXTENDS_WW(71,68, __Vtemp674, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_2);
		VL_ADD_W(3, __Vtemp675, __Vtemp673, __Vtemp674);
		VL_SHIFTL_WWI(71,71,32, __Vtemp676, __Vtemp675, 1U);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0[0U] 
		    = __Vtemp676[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0[1U] 
		    = __Vtemp676[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0[2U] 
		    = (0x7fU & __Vtemp676[2U]);
		VL_EXTENDS_WW(70,68, __Vtemp679, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_1);
		VL_EXTENDS_WW(70,68, __Vtemp680, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_2);
		VL_SUB_W(3, __Vtemp681, __Vtemp679, __Vtemp680);
		VL_EXTENDS_WW(70,67, __Vtemp682, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_3);
		VL_SUB_W(3, __Vtemp683, __Vtemp681, __Vtemp682);
		VL_SHIFTL_WWI(70,70,32, __Vtemp684, __Vtemp683, 1U);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_1[0U] 
		    = __Vtemp684[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_1[1U] 
		    = __Vtemp684[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_1[2U] 
		    = (0x3fU & __Vtemp684[2U]);
		VL_EXTENDS_WW(73,69, __Vtemp687, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_0);
		VL_EXTENDS_WW(73,70, __Vtemp688, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_1);
		VL_ADD_W(3, __Vtemp689, __Vtemp687, __Vtemp688);
		VL_EXTENDS_WW(73,70, __Vtemp690, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_2);
		VL_ADD_W(3, __Vtemp691, __Vtemp689, __Vtemp690);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0[0U] 
		    = __Vtemp691[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0[1U] 
		    = __Vtemp691[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0[2U] 
		    = (0x1ffU & __Vtemp691[2U]);
		VL_EXTENDS_WW(72,70, __Vtemp694, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_1);
		VL_EXTENDS_WW(72,70, __Vtemp695, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_2);
		VL_SUB_W(3, __Vtemp696, __Vtemp694, __Vtemp695);
		VL_EXTENDS_WW(72,69, __Vtemp697, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_3);
		VL_SUB_W(3, __Vtemp698, __Vtemp696, __Vtemp697);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_1[0U] 
		    = __Vtemp698[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_1[1U] 
		    = __Vtemp698[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_1[2U] 
		    = (0xffU & __Vtemp698[2U]);
		VL_EXTENDS_WW(73,69, __Vtemp701, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_0);
		VL_EXTENDS_WW(73,70, __Vtemp702, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_1);
		VL_ADD_W(3, __Vtemp703, __Vtemp701, __Vtemp702);
		VL_EXTENDS_WW(73,70, __Vtemp704, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_2);
		VL_ADD_W(3, __Vtemp705, __Vtemp703, __Vtemp704);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0[0U] 
		    = __Vtemp705[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0[1U] 
		    = __Vtemp705[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0[2U] 
		    = (0x1ffU & __Vtemp705[2U]);
		VL_EXTENDS_WW(72,70, __Vtemp708, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_1);
		VL_EXTENDS_WW(72,70, __Vtemp709, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_2);
		VL_SUB_W(3, __Vtemp710, __Vtemp708, __Vtemp709);
		VL_EXTENDS_WW(72,69, __Vtemp711, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_3);
		VL_SUB_W(3, __Vtemp712, __Vtemp710, __Vtemp711);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_1[0U] 
		    = __Vtemp712[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_1[1U] 
		    = __Vtemp712[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_1[2U] 
		    = (0xffU & __Vtemp712[2U]);
		VL_EXTENDS_WW(71,67, __Vtemp715, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_0);
		VL_EXTENDS_WW(71,68, __Vtemp716, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_1);
		VL_ADD_W(3, __Vtemp717, __Vtemp715, __Vtemp716);
		VL_EXTENDS_WW(71,68, __Vtemp718, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_2);
		VL_ADD_W(3, __Vtemp719, __Vtemp717, __Vtemp718);
		VL_SHIFTL_WWI(71,71,32, __Vtemp720, __Vtemp719, 1U);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0[0U] 
		    = __Vtemp720[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0[1U] 
		    = __Vtemp720[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0[2U] 
		    = (0x7fU & __Vtemp720[2U]);
		VL_EXTENDS_WW(70,68, __Vtemp723, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_1);
		VL_EXTENDS_WW(70,68, __Vtemp724, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_2);
		VL_SUB_W(3, __Vtemp725, __Vtemp723, __Vtemp724);
		VL_EXTENDS_WW(70,67, __Vtemp726, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_3);
		VL_SUB_W(3, __Vtemp727, __Vtemp725, __Vtemp726);
		VL_SHIFTL_WWI(70,70,32, __Vtemp728, __Vtemp727, 1U);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_1[0U] 
		    = __Vtemp728[0U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_1[1U] 
		    = __Vtemp728[1U];
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_1[2U] 
		    = (0x3fU & __Vtemp728[2U]);
		VL_EXTENDS_WW(73,71, __Vtemp732, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0);
		VL_ADD_W(3, __Vtemp733, __Vtemp732, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0);
		VL_ADD_W(3, __Vtemp734, __Vtemp733, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0);
		__Vtemp735[0U] = __Vtemp734[0U];
		__Vtemp735[1U] = __Vtemp734[1U];
		__Vtemp735[2U] = (0x1ffU & __Vtemp734[2U]);
		VL_SHIFTRS_WWI(73,73,32, __Vtemp736, __Vtemp735, 2U);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y0 
		    = __Vtemp736[0U];
		VL_EXTENDS_WW(72,70, __Vtemp740, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_1);
		VL_ADD_W(3, __Vtemp741, __Vtemp740, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_1);
		VL_ADD_W(3, __Vtemp742, __Vtemp741, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_1);
		__Vtemp743[0U] = __Vtemp742[0U];
		__Vtemp743[1U] = __Vtemp742[1U];
		__Vtemp743[2U] = (0xffU & __Vtemp742[2U]);
		VL_SHIFTRS_WWI(72,72,32, __Vtemp744, __Vtemp743, 2U);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y1 
		    = __Vtemp744[0U];
		VL_SUB_W(3, __Vtemp748, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0);
		VL_EXTENDS_WW(73,71, __Vtemp749, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0);
		VL_SUB_W(3, __Vtemp750, __Vtemp748, __Vtemp749);
		__Vtemp751[0U] = __Vtemp750[0U];
		__Vtemp751[1U] = __Vtemp750[1U];
		__Vtemp751[2U] = (0x1ffU & __Vtemp750[2U]);
		VL_SHIFTRS_WWI(73,73,32, __Vtemp752, __Vtemp751, 2U);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y2 
		    = __Vtemp752[0U];
		VL_SUB_W(3, __Vtemp756, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_1, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_1);
		VL_EXTENDS_WW(72,70, __Vtemp757, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_1);
		VL_SUB_W(3, __Vtemp758, __Vtemp756, __Vtemp757);
		__Vtemp759[0U] = __Vtemp758[0U];
		__Vtemp759[1U] = __Vtemp758[1U];
		__Vtemp759[2U] = (0xffU & __Vtemp758[2U]);
		VL_SHIFTRS_WWI(72,72,32, __Vtemp760, __Vtemp759, 2U);
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y3 
		    = __Vtemp760[0U];
		VL_EXTENDS_WI(68,32, __Vtemp763, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y0);
		vlSymsp->TOP__top.__PVT__y0[0U] = __Vtemp763[0U];
		vlSymsp->TOP__top.__PVT__y0[1U] = __Vtemp763[1U];
		vlSymsp->TOP__top.__PVT__y0[2U] = (0xfU 
						   & __Vtemp763[2U]);
		VL_EXTENDS_WI(68,32, __Vtemp766, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y1);
		vlSymsp->TOP__top.__PVT__y1[0U] = __Vtemp766[0U];
		vlSymsp->TOP__top.__PVT__y1[1U] = __Vtemp766[1U];
		vlSymsp->TOP__top.__PVT__y1[2U] = (0xfU 
						   & __Vtemp766[2U]);
		VL_EXTENDS_WI(68,32, __Vtemp769, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y2);
		vlSymsp->TOP__top.__PVT__y2[0U] = __Vtemp769[0U];
		vlSymsp->TOP__top.__PVT__y2[1U] = __Vtemp769[1U];
		vlSymsp->TOP__top.__PVT__y2[2U] = (0xfU 
						   & __Vtemp769[2U]);
		VL_EXTENDS_WI(68,32, __Vtemp772, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y3);
		vlSymsp->TOP__top.__PVT__y3[0U] = __Vtemp772[0U];
		vlSymsp->TOP__top.__PVT__y3[1U] = __Vtemp772[1U];
		vlSymsp->TOP__top.__PVT__y3[2U] = (0xfU 
						   & __Vtemp772[2U]);
	    } else {
		if ((5U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_cs))) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_ready = 1U;
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_active = 0U;
		    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_ready) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_ns = 0U;
		    }
		}
	    }
	}
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__data_req_id 
	= (((~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__deassert_we)) 
	    & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__data_req)) 
	   | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_active));
    // ALWAYS at ../rtl/include/seven_segment_change.v:29
    vlSymsp->TOP__top.__Vtableidx1 = (0xfU & vlSymsp->TOP__top.__PVT__y0[0U]);
    vlSymsp->TOP__top.__PVT__u0__DOT__y1_l = vlSymsp->TOP__top.__Vtable1___PVT__u0__DOT__y1_l
	[vlSymsp->TOP__top.__Vtableidx1];
    // ALWAYS at ../rtl/include/seven_segment_change.v:29
    vlSymsp->TOP__top.__Vtableidx2 = (0xfU & ((vlSymsp->TOP__top.__PVT__y0[1U] 
					       << 0x1cU) 
					      | (vlSymsp->TOP__top.__PVT__y0[0U] 
						 >> 4U)));
    vlSymsp->TOP__top.__PVT__u0__DOT__y1_h = vlSymsp->TOP__top.__Vtable2___PVT__u0__DOT__y1_h
	[vlSymsp->TOP__top.__Vtableidx2];
    // ALWAYS at ../rtl/include/seven_segment_change.v:29
    vlSymsp->TOP__top.__Vtableidx3 = (0xfU & vlSymsp->TOP__top.__PVT__y1[0U]);
    vlSymsp->TOP__top.__PVT__u0__DOT__y2_l = vlSymsp->TOP__top.__Vtable3___PVT__u0__DOT__y2_l
	[vlSymsp->TOP__top.__Vtableidx3];
    // ALWAYS at ../rtl/include/seven_segment_change.v:29
    vlSymsp->TOP__top.__Vtableidx4 = (0xfU & ((vlSymsp->TOP__top.__PVT__y1[1U] 
					       << 0x1cU) 
					      | (vlSymsp->TOP__top.__PVT__y1[0U] 
						 >> 4U)));
    vlSymsp->TOP__top.__PVT__u0__DOT__y2_h = vlSymsp->TOP__top.__Vtable4___PVT__u0__DOT__y2_h
	[vlSymsp->TOP__top.__Vtableidx4];
    // ALWAYS at ../rtl/include/seven_segment_change.v:29
    vlSymsp->TOP__top.__Vtableidx5 = (0xfU & vlSymsp->TOP__top.__PVT__y2[0U]);
    vlSymsp->TOP__top.__PVT__u0__DOT__y3_l = vlSymsp->TOP__top.__Vtable5___PVT__u0__DOT__y3_l
	[vlSymsp->TOP__top.__Vtableidx5];
    // ALWAYS at ../rtl/include/seven_segment_change.v:29
    vlSymsp->TOP__top.__Vtableidx6 = (0xfU & ((vlSymsp->TOP__top.__PVT__y2[1U] 
					       << 0x1cU) 
					      | (vlSymsp->TOP__top.__PVT__y2[0U] 
						 >> 4U)));
    vlSymsp->TOP__top.__PVT__u0__DOT__y3_h = vlSymsp->TOP__top.__Vtable6___PVT__u0__DOT__y3_h
	[vlSymsp->TOP__top.__Vtableidx6];
    // ALWAYS at ../rtl/include/seven_segment_change.v:29
    vlSymsp->TOP__top.__Vtableidx7 = (0xfU & vlSymsp->TOP__top.__PVT__y3[0U]);
    vlSymsp->TOP__top.__PVT__u0__DOT__y4_l = vlSymsp->TOP__top.__Vtable7___PVT__u0__DOT__y4_l
	[vlSymsp->TOP__top.__Vtableidx7];
    // ALWAYS at ../rtl/include/seven_segment_change.v:29
    vlSymsp->TOP__top.__Vtableidx8 = (0xfU & ((vlSymsp->TOP__top.__PVT__y3[1U] 
					       << 0x1cU) 
					      | (vlSymsp->TOP__top.__PVT__y3[0U] 
						 >> 4U)));
    vlSymsp->TOP__top.__PVT__u0__DOT__y4_h = vlSymsp->TOP__top.__Vtable8___PVT__u0__DOT__y4_h
	[vlSymsp->TOP__top.__Vtableidx8];
    // ALWAYS at ../rtl/include/riscv_mac_ops.sv:323
    if (((4U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator)) 
	 & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__ymax 
	    = (VL_LTS_III(1,32,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y0, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y1)
	        ? vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y1
	        : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y0);
	if (VL_LTS_III(1,32,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__ymax, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y2)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__ymax 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y2;
	}
	if (VL_LTS_III(1,32,32, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__ymax, vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y3)) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__ymax 
		= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y3;
	}
    }
    // ALWAYS at ../rtl/include/riscv_mac_ops.sv:363
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__wb23_ready = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__wb23_ns 
	= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__wb23_cs;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__wb23_active = 1U;
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__wb23_cs) {
	if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__wb23_cs) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__wb23_active = 1U;
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__wb23_ready = 0U;
	    if ((4U > vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_cnt)) {
		if ((0U == vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_cnt)) {
		    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mem_wdata 
			= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y0;
		} else {
		    if ((1U == vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_cnt)) {
			vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mem_wdata 
			    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y1;
		    } else {
			if ((2U == vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_cnt)) {
			    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mem_wdata 
				= vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y2;
			} else {
			    if ((3U == vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_cnt)) {
				vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__mem_wdata 
				    = vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y3;
			    }
			}
		    }
		}
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__wb23_ns = 1U;
	    } else {
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__wb23_ns = 0U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__wb23_active = 0U;
		vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__wb23_ready = 1U;
	    }
	}
    } else {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__wb23_active = 0U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__wb23_ready = 1U;
	if (((3U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator)) 
	     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en))) {
	    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__wb23_ns = 1U;
	}
    }
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data[0xfU] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
	[0xfU];
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data[0xeU] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
	[0xeU];
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data[0xdU] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
	[0xdU];
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data[0xcU] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
	[0xcU];
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data[0xbU] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
	[0xbU];
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data[0xaU] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
	[0xaU];
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data[9U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
	[9U];
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data[8U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
	[8U];
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data[7U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
	[7U];
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data[6U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
	[6U];
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data[5U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
	[5U];
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data[4U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
	[4U];
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data[3U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
	[3U];
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data[2U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
	[2U];
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data[1U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
	[1U];
    vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data[0U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data
	[0U];
    // ALWAYS at ../rtl/include/riscv_mac_ops.sv:340
    if (((5U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator)) 
	 & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y0 
	    = ((0x80000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y0)
	        ? 0U : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y0);
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y1 
	    = ((0x80000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y1)
	        ? 0U : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y1);
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y2 
	    = ((0x80000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y2)
	        ? 0U : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y2);
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y3 
	    = ((0x80000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y3)
	        ? 0U : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y3);
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__ymax 
	    = ((0x80000000U & vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__ymax)
	        ? 0U : vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__ymax);
    }
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_ready 
	= (((((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready) 
		& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_ready)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_ready_ex)) 
	      & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_ready_wb)) 
	     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_ready)) 
	    & ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_ready) 
		 & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_ready)) 
		& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_ready)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__wb23_ready))) 
	   | (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__branch_in_ex));
    // ALWAYS at ../rtl/riscv_controller.sv:728
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__load_stall = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jr_stall = 0U;
    vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__deassert_we = 0U;
    if (((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__wb23_cs) 
	 ^ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__wb23_active))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__deassert_we = 1U;
    }
    if ((1U & (~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding)))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__deassert_we = 1U;
    }
    if (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__deassert_we = 1U;
    }
    if (((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__data_req_ex) 
	   & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_ex)) 
	  | ((~ (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__lsu_ready_wb)) 
	     & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb))) 
	 & ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__reg_d_ex_is_reg_a_id) 
	      | ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_waddr_ex) 
		   == (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
				>> 0x14U))) & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec)) 
		 & (0U != (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
				    >> 0x14U))))) | 
	     ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_waddr_ex) 
		== (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_addr_rc_id)) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec)) 
	      & (0U != (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_addr_rc_id)))) 
	    | ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__is_decoding) 
	       & ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_waddr_ex) 
		  == (0x1fU & (vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__instr_rdata_id 
			       >> 7U))))))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__deassert_we = 1U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__load_stall = 1U;
    }
    if (((2U == (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__jump_in_id)) 
	 & ((((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_wb) 
	      & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__reg_d_wb_is_reg_a_id)) 
	     | ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_we_ex) 
		& (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__reg_d_ex_is_reg_a_id))) 
	    | ((IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__regfile_alu_we_fw) 
	       & (IData)(vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__reg_d_alu_is_reg_a_id))))) {
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__jr_stall = 1U;
	vlSymsp->TOP__top.__PVT__riscv_core_i__DOT__id_stage_i__DOT__deassert_we = 1U;
    }
    vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data[0xfU] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data
	[0xfU];
    vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data[0xeU] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data
	[0xeU];
    vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data[0xdU] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data
	[0xdU];
    vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data[0xcU] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data
	[0xcU];
    vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data[0xbU] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data
	[0xbU];
    vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data[0xaU] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data
	[0xaU];
    vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data[9U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data
	[9U];
    vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data[8U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data
	[8U];
    vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data[7U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data
	[7U];
    vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data[6U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data
	[6U];
    vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data[5U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data
	[5U];
    vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data[4U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data
	[4U];
    vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data[3U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data
	[3U];
    vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data[2U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data
	[2U];
    vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data[1U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data
	[1U];
    vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data[0U] 
	= vlSymsp->TOP__top.riscv_core_i__DOT____Vcellout__ex_stage_i__con_data
	[0U];
    vlSymsp->TOP__top.__PVT__con_data[0xfU] = vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data
	[0xfU];
    vlSymsp->TOP__top.__PVT__con_data[0xeU] = vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data
	[0xeU];
    vlSymsp->TOP__top.__PVT__con_data[0xdU] = vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data
	[0xdU];
    vlSymsp->TOP__top.__PVT__con_data[0xcU] = vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data
	[0xcU];
    vlSymsp->TOP__top.__PVT__con_data[0xbU] = vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data
	[0xbU];
    vlSymsp->TOP__top.__PVT__con_data[0xaU] = vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data
	[0xaU];
    vlSymsp->TOP__top.__PVT__con_data[9U] = vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data
	[9U];
    vlSymsp->TOP__top.__PVT__con_data[8U] = vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data
	[8U];
    vlSymsp->TOP__top.__PVT__con_data[7U] = vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data
	[7U];
    vlSymsp->TOP__top.__PVT__con_data[6U] = vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data
	[6U];
    vlSymsp->TOP__top.__PVT__con_data[5U] = vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data
	[5U];
    vlSymsp->TOP__top.__PVT__con_data[4U] = vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data
	[4U];
    vlSymsp->TOP__top.__PVT__con_data[3U] = vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data
	[3U];
    vlSymsp->TOP__top.__PVT__con_data[2U] = vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data
	[2U];
    vlSymsp->TOP__top.__PVT__con_data[1U] = vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data
	[1U];
    vlSymsp->TOP__top.__PVT__con_data[0U] = vlSymsp->TOP__top.__Vcellout__riscv_core_i__con_data
	[0U];
}

void Vtop_top::_ctor_var_reset() {
    VL_DEBUG_IF(VL_DBG_MSGF("+      Vtop_top::_ctor_var_reset\n"); );
    // Body
    clk_i = VL_RAND_RESET_I(1);
    rstn_i = VL_RAND_RESET_I(1);
    irq_i = VL_RAND_RESET_I(1);
    irq_id_i = VL_RAND_RESET_I(5);
    irq_ack_o = VL_RAND_RESET_I(1);
    irq_id_o = VL_RAND_RESET_I(5);
    irq_sec_i = VL_RAND_RESET_I(1);
    sec_lvl_o = VL_RAND_RESET_I(1);
    debug_req_i = VL_RAND_RESET_I(1);
    debug_gnt_o = VL_RAND_RESET_I(1);
    debug_rvalid_o = VL_RAND_RESET_I(1);
    debug_addr_i = VL_RAND_RESET_I(15);
    debug_we_i = VL_RAND_RESET_I(1);
    debug_wdata_i = VL_RAND_RESET_I(32);
    debug_rdata_o = VL_RAND_RESET_I(32);
    debug_halted_o = VL_RAND_RESET_I(1);
    fetch_enable_i = VL_RAND_RESET_I(1);
    core_busy_o = VL_RAND_RESET_I(1);
    __PVT__instr_req = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
	    __PVT__con_data[__Vi0] = VL_RAND_RESET_I(32);
    }}
    __PVT__data_req = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(512,__PVT__con_data_o);
    __PVT__clk_o = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(68,__PVT__y0);
    VL_RAND_RESET_W(68,__PVT__y1);
    VL_RAND_RESET_W(68,__PVT__y2);
    VL_RAND_RESET_W(68,__PVT__y3);
    __Vcellout__u0__cs = VL_RAND_RESET_I(8);
    __Vcellout__u0__led = VL_RAND_RESET_I(7);
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
	    __Vcellout__riscv_core_i__con_data[__Vi0] = VL_RAND_RESET_I(32);
    }}
    __Vcellout__riscv_core_i__con_cnt = VL_RAND_RESET_I(32);
    __PVT__u0__DOT__cnt = VL_RAND_RESET_I(3);
    __PVT__u0__DOT__clk_ = VL_RAND_RESET_I(1);
    __PVT__u0__DOT__y1_l = VL_RAND_RESET_I(7);
    __PVT__u0__DOT__y1_h = VL_RAND_RESET_I(7);
    __PVT__u0__DOT__y2_l = VL_RAND_RESET_I(7);
    __PVT__u0__DOT__y2_h = VL_RAND_RESET_I(7);
    __PVT__u0__DOT__y3_l = VL_RAND_RESET_I(7);
    __PVT__u0__DOT__y3_h = VL_RAND_RESET_I(7);
    __PVT__u0__DOT__y4_l = VL_RAND_RESET_I(7);
    __PVT__u0__DOT__y4_h = VL_RAND_RESET_I(7);
    __PVT__u0__DOT__divider0__DOT__cnt = VL_RAND_RESET_I(16);
    __PVT__riscv_core_i__DOT__fregfile_disable_i = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__apu_master_gnt_i = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<3; ++__Vi0) {
	    __PVT__riscv_core_i__DOT__apu_master_operands_o[__Vi0] = VL_RAND_RESET_I(32);
    }}
    __PVT__riscv_core_i__DOT__apu_master_valid_i = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__apu_master_result_i = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__apu_master_flags_i = VL_RAND_RESET_I(5);
    __PVT__riscv_core_i__DOT__ext_perf_counters_i = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__str_op_result = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__str_operand = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__mac_op_result = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__mac_operand1 = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__mac_operand2 = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__wb23_active = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__mem_wdata = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__wb23_flag = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__w_wb_active = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__is_hwlp_id = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__hwlp_dec_cnt_id = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__instr_valid_id = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__instr_rdata_id = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__is_compressed_id = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__illegal_c_insn_id = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__pc_id = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__clear_instr_valid = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__pc_set = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__pc_mux_id = VL_RAND_RESET_I(3);
    __PVT__riscv_core_i__DOT__exc_pc_mux_id = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__exc_cause = VL_RAND_RESET_I(6);
    __PVT__riscv_core_i__DOT__trap_addr_mux = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__is_decoding = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__useincr_addr_ex = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__data_misaligned = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__mult_multicycle = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__branch_in_ex = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ctrl_busy = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__pc_ex = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__alu_en_ex = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__alu_operator_ex = VL_RAND_RESET_I(7);
    __PVT__riscv_core_i__DOT__alu_operand_a_ex = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__alu_operand_b_ex = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__alu_operand_c_ex = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__bmask_a_ex = VL_RAND_RESET_I(5);
    __PVT__riscv_core_i__DOT__bmask_b_ex = VL_RAND_RESET_I(5);
    __PVT__riscv_core_i__DOT__imm_vec_ext_ex = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__alu_vec_mode_ex = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__mult_operator_ex = VL_RAND_RESET_I(3);
    __PVT__riscv_core_i__DOT__mult_operand_a_ex = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__mult_operand_b_ex = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__mult_operand_c_ex = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__mult_en_ex = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__mult_sel_subword_ex = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__mult_signed_mode_ex = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__mult_imm_ex = VL_RAND_RESET_I(5);
    __PVT__riscv_core_i__DOT__mult_dot_op_a_ex = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__mult_dot_op_b_ex = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__mult_dot_op_c_ex = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__mult_dot_signed_ex = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__fpu_op_ex = VL_RAND_RESET_I(4);
    __PVT__riscv_core_i__DOT__apu_en_ex = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__apu_type_ex = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__apu_flags_ex = VL_RAND_RESET_I(15);
    __PVT__riscv_core_i__DOT__apu_op_ex = VL_RAND_RESET_I(6);
    __PVT__riscv_core_i__DOT__apu_lat_ex = VL_RAND_RESET_I(2);
    { int __Vi0=0; for (; __Vi0<3; ++__Vi0) {
	    __PVT__riscv_core_i__DOT__apu_operands_ex[__Vi0] = VL_RAND_RESET_I(32);
    }}
    __PVT__riscv_core_i__DOT__apu_waddr_ex = VL_RAND_RESET_I(6);
    __PVT__riscv_core_i__DOT__regfile_waddr_ex = VL_RAND_RESET_I(6);
    __PVT__riscv_core_i__DOT__regfile_we_ex = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__regfile_we_wb = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__regfile_alu_waddr_ex = VL_RAND_RESET_I(6);
    __PVT__riscv_core_i__DOT__regfile_alu_we_ex = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__regfile_alu_we_fw = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__regfile_alu_wdata_fw = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__csr_access_ex = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__csr_op_ex = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__csr_op = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__csr_addr = VL_RAND_RESET_I(12);
    __PVT__riscv_core_i__DOT__csr_rdata = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__csr_wdata = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__data_we_ex = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__data_type_ex = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__data_sign_ext_ex = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__data_reg_offset_ex = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__data_req_ex = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__data_load_event_ex = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__data_misaligned_ex = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__lsu_rdata = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__halt_if = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_ready = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_ready = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_valid = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_valid = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__lsu_ready_ex = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__lsu_ready_wb = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__instr_req_int = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__m_irq_enable = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__csr_irq_sec = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__epc = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__csr_save_cause = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__csr_save_if = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__csr_save_id = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__csr_cause = VL_RAND_RESET_I(6);
    __PVT__riscv_core_i__DOT__csr_restore_mret_id = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__csr_restore_uret_id = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__csr_hwlp_regid = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__csr_hwlp_we = VL_RAND_RESET_I(3);
    __PVT__riscv_core_i__DOT__dbg_req = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__dbg_ack = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__dbg_stall = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__dbg_trap = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__dbg_csr_we = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__perf_pipeline_stall = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__core_ctrl_firstfetch = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__core_busy_q = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<3; ++__Vi0) {
	    riscv_core_i__DOT____Vcellout__id_stage_i__apu_operands_ex_o[__Vi0] = VL_RAND_RESET_I(32);
    }}
    { int __Vi0=0; for (; __Vi0<3; ++__Vi0) {
	    riscv_core_i__DOT____Vcellout__ex_stage_i__apu_master_operands_o[__Vi0] = VL_RAND_RESET_I(32);
    }}
    { int __Vi0=0; for (; __Vi0<3; ++__Vi0) {
	    riscv_core_i__DOT____Vcellinp__ex_stage_i__apu_operands_i[__Vi0] = VL_RAND_RESET_I(32);
    }}
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
	    riscv_core_i__DOT____Vcellout__ex_stage_i__con_data[__Vi0] = VL_RAND_RESET_I(32);
    }}
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_cs = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__if_valid = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__valid = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_addr_n = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_valid = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_rdata = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__is_hwlp_id_q = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_is_hwlp = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__exc_pc = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_target = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_dec_cnt = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__hwlp_dec_cnt_if = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__trap_base_addr = VL_RAND_RESET_I(24);
    riscv_core_i__DOT__if_stage_i__DOT____Vcellinp__hwloop_controller_i__hwlp_dec_cnt_id_i = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__instr_decompressed = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__illegal_c_insn = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__pc_is_end_addr = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__hwloop_controller_i__DOT__j = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__busy_L0 = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__CS = VL_RAND_RESET_I(4);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__NS = VL_RAND_RESET_I(4);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_fetch = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_hwlp = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__do_hwlp_int = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__use_last = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__save_rdata_last = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__use_hwlp = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__save_rdata_hwlp = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__valid = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__hwlp_is_crossword = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_crossword = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_is_crossword = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_valid = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__next_upper_compressed = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_q = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_n = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_int = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__addr_real_next = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_hwlp_q = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__is_hwlp_n = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata_last_q = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__fetch_valid = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__rdata_unaligned = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(128,riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellout__L0_buffer_i__rdata_o);
    riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT____Vcellinp__L0_buffer_i__hwlp_i = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__CS = VL_RAND_RESET_I(3);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__NS = VL_RAND_RESET_I(3);
    VL_RAND_RESET_W(128,__PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__L0_buffer);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__addr_q = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__instr_addr_int = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__if_stage_i__DOT__genblk1__DOT__prefetch_128__DOT__prefetch_buffer_i__DOT__L0_buffer_i__DOT__valid = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__str_operator = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__str_op_en = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_operator = VL_RAND_RESET_I(3);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__mac_op_en = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__deassert_we = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__illegal_insn_dec = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__ebrk_insn = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__mret_insn_dec = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__uret_insn_dec = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__ecall_insn_dec = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__pipe_flush_dec = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__rega_used_dec = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__regb_used_dec = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_used_dec = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__branch_taken_ex = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_in_id = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__jr_stall = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__load_stall = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__instr_multicycle = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__halt_id = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_i_type = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_vu_type = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_shuffle_type = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_target = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__exc_ack = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__exc_kill = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_addr_rc_id = VL_RAND_RESET_I(6);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_alu_we_id = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_data_ra_id = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_data_rc_id = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_en = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operator = VL_RAND_RESET_I(7);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_a_mux_sel = VL_RAND_RESET_I(3);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_b_mux_sel = VL_RAND_RESET_I(3);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_op_c_mux_sel = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__regc_mux = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_a_mux_sel = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__imm_b_mux_sel = VL_RAND_RESET_I(4);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__jump_target_mux_sel = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_operator = VL_RAND_RESET_I(3);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_int_en = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_sel_subword = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_signed_mode = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_dot_en = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_dot_signed = VL_RAND_RESET_I(2);
    { int __Vi0=0; for (; __Vi0<3; ++__Vi0) {
	    __PVT__riscv_core_i__DOT__id_stage_i__DOT__apu_operands[__Vi0] = VL_RAND_RESET_I(32);
    }}
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__apu_read_regs = VL_RAND_RESET_I(18);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__apu_read_regs_valid = VL_RAND_RESET_I(3);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__apu_write_regs = VL_RAND_RESET_I(12);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__apu_write_regs_valid = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__regfile_we_id = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__data_we_id = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__data_type_id = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__data_sign_ext_id = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__data_req_id = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__data_load_event_id = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regid = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_we = VL_RAND_RESET_I(3);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_we_int = VL_RAND_RESET_I(3);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_target_mux_sel = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_start_mux_sel = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_cnt_mux_sel = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_target = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_start_int = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_cnt = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_cnt_int = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_valid = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__csr_access = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__csr_status = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__prepost_useincr = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_a_fw_mux_sel = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_fw_mux_sel = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_c_fw_mux_sel = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_a_fw_id = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_fw_id = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_c_fw_id = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__operand_b_vec = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operand_a = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operand_b = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_operand_c = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_a_mux = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_b_mux = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_bmask_a_mux_sel = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_bmask_b_mux_sel = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__mult_imm_mux = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_a_id_imm = VL_RAND_RESET_I(5);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__bmask_b_id_imm = VL_RAND_RESET_I(5);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__alu_vec_mode = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__scalar_replication = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__reg_d_ex_is_reg_a_id = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__reg_d_wb_is_reg_a_id = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__reg_d_alu_is_reg_a_id = VL_RAND_RESET_I(1);
    riscv_core_i__DOT__id_stage_i__DOT____Vcellinp__registers_i__wdata_b_i = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__CSN_T = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__WEN_T = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__A_T = VL_RAND_RESET_I(6);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__D_T = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__TestReadAddr_Q = VL_RAND_RESET_I(6);
    VL_RAND_RESET_W(1024,__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem);
    VL_RAND_RESET_W(1024,__PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__mem_fp);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_a_dec = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__registers_i__DOT__riscv_register_file_i__DOT__we_b_dec = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_mem_we = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__regfile_alu_we = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__data_req = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__hwloop_we = VL_RAND_RESET_I(3);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__csr_illegal = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__jump_in_id = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__csr_op = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_int_en = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__decoder_i__DOT__mult_dot_en = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs = VL_RAND_RESET_I(5);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_ns = VL_RAND_RESET_I(5);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__jump_done = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__jump_done_q = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__jump_in_dec = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__branch_in_id = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__boot_done = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__boot_done_q = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__controller_i__DOT__irq_enable_int = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__exc_ctrl_cs = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__exc_ctrl_ns = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__irq_id_q = VL_RAND_RESET_I(5);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__int_controller_i__DOT__irq_sec_q = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_start_q = VL_RAND_RESET_Q(64);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_end_q = VL_RAND_RESET_Q(64);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_q = VL_RAND_RESET_Q(64);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__hwlp_counter_n = VL_RAND_RESET_Q(64);
    __PVT__riscv_core_i__DOT__id_stage_i__DOT__hwloop_regs_i__DOT__i = 0;
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_result = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_result = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_we_lsu = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__regfile_waddr_lsu = VL_RAND_RESET_I(6);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__fpu_busy = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__apu_result = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__apu_req = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__apu_ready = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__apu_gnt = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
	    riscv_core_i__DOT__ex_stage_i__DOT____Vcellout__riscv_mac_ops_i__con_data[__Vi0] = VL_RAND_RESET_I(32);
    }}
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_CS = VL_RAND_RESET_I(3);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_NS = VL_RAND_RESET_I(3);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_ready = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_active = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__leet_intermediate = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_str_ops_i__DOT__char_ = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_cs = VL_RAND_RESET_I(3);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_ns = VL_RAND_RESET_I(3);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_cs = VL_RAND_RESET_I(3);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_ns = VL_RAND_RESET_I(3);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_cs = VL_RAND_RESET_I(3);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_ns = VL_RAND_RESET_I(3);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__wb23_cs = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__wb23_ns = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w_wb_cs = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w_wb_ns = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w_rank = VL_RAND_RESET_I(4);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w_wb_ready = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__wb23_ready = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_ready = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_ready = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_active = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_ready = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_2x2_active = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_operand = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_mult1 = VL_RAND_RESET_I(16);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_mult2 = VL_RAND_RESET_I(16);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mac_add = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_operand_1 = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_operand_2 = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_mult1 = VL_RAND_RESET_I(16);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_mult2 = VL_RAND_RESET_I(16);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_mult3 = VL_RAND_RESET_I(16);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_mult4 = VL_RAND_RESET_I(16);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_add = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_active = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__con_active_d = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__enable_i_d = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__max = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w0 = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w1 = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w2 = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w3 = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w4 = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w5 = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w6 = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w7 = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__w8 = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y0 = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y1 = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y2 = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__y3 = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__ymax = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(67,__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_0);
    VL_RAND_RESET_W(67,__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_3);
    VL_RAND_RESET_W(67,__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_0);
    VL_RAND_RESET_W(67,__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_3);
    VL_RAND_RESET_W(68,__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_1);
    VL_RAND_RESET_W(68,__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0_2);
    VL_RAND_RESET_W(68,__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_1);
    VL_RAND_RESET_W(68,__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0_2);
    VL_RAND_RESET_W(69,__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_0);
    VL_RAND_RESET_W(69,__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_3);
    VL_RAND_RESET_W(69,__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_0);
    VL_RAND_RESET_W(69,__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_3);
    VL_RAND_RESET_W(71,__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_0);
    VL_RAND_RESET_W(71,__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_0);
    VL_RAND_RESET_W(70,__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M0_1);
    VL_RAND_RESET_W(70,__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M3_1);
    VL_RAND_RESET_W(70,__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_1);
    VL_RAND_RESET_W(70,__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0_2);
    VL_RAND_RESET_W(70,__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_1);
    VL_RAND_RESET_W(70,__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0_2);
    VL_RAND_RESET_W(72,__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_1);
    VL_RAND_RESET_W(72,__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_1);
    VL_RAND_RESET_W(73,__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M1_0);
    VL_RAND_RESET_W(73,__PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__M2_0);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid0_0 = VL_RAND_RESET_Q(34);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid0_1 = VL_RAND_RESET_Q(34);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid3_0 = VL_RAND_RESET_Q(34);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid3_1 = VL_RAND_RESET_Q(34);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid1_0 = VL_RAND_RESET_Q(36);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid1_1 = VL_RAND_RESET_Q(36);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid2_0 = VL_RAND_RESET_Q(36);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__riscv_mac_ops_i__DOT__mid2_1 = VL_RAND_RESET_Q(36);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_rev = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__operand_a_neg_rev = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_shift = VL_RAND_RESET_I(6);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_valid = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__bmask = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_b_negate = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_a = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_op_b = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_a = VL_RAND_RESET_Q(36);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_in_b = VL_RAND_RESET_Q(36);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result_expanded = VL_RAND_RESET_Q(37);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_use_round = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_arithmetic = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_left = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt_int = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_op_a = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_result = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_right_result = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shift_left_result = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal = VL_RAND_RESET_I(4);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater = VL_RAND_RESET_I(4);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__f_is_greater = VL_RAND_RESET_I(4);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed = VL_RAND_RESET_I(4);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_equal_vec = VL_RAND_RESET_I(4);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__is_greater_vec = VL_RAND_RESET_I(4);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result = VL_RAND_RESET_I(4);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__f_is_nan = VL_RAND_RESET_I(4);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__result_minmax = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__sel_minmax = VL_RAND_RESET_I(4);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__minmax_b = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_byte_sel = VL_RAND_RESET_I(8);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg_sel = VL_RAND_RESET_I(4);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg1_sel = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_reg0_sel = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_through = VL_RAND_RESET_I(4);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1 = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0 = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r1_in = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_r0_in = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_result = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__pack_result = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__ff_input = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cnt_result = VL_RAND_RESET_I(6);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__bitop_result = VL_RAND_RESET_I(6);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__bextins_result = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_op_a_signed = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l1 = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l2 = VL_RAND_RESET_I(24);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l3 = VL_RAND_RESET_I(16);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_popcnt_i__DOT__cnt_l4 = VL_RAND_RESET_I(10);
    VL_RAND_RESET_W(160,__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_lut);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__sel_nodes = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(160,__PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__alu_ff_i__DOT__index_nodes);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DN = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResReg_DP_rev = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AReg_DP = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AReg_DN = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BReg_DP = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BReg_DN = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__RemSel_SN = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__RemSel_SP = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__CompInv_SN = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__CompInv_SP = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResInv_SN = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResInv_SP = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AddMux_D = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__AddTmp_D = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__OutMux_D = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__Cnt_DP = VL_RAND_RESET_I(6);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__Cnt_DN = VL_RAND_RESET_I(6);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ABComp_S = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SP = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_op_a = VL_RAND_RESET_I(17);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_op_b = VL_RAND_RESET_I(17);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_mac = VL_RAND_RESET_Q(34);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_result = VL_RAND_RESET_Q(34);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_subword = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_signed = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__short_shift_arith = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_imm = VL_RAND_RESET_I(5);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_subword = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_signed = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_shift_arith = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_carry_q = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_active = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_save = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_clearcarry = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_ready = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_CS = VL_RAND_RESET_I(3);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_NS = VL_RAND_RESET_I(3);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_a = VL_RAND_RESET_Q(36);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_op_b = VL_RAND_RESET_Q(36);
    VL_RAND_RESET_W(72,__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_char_mul);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_a = VL_RAND_RESET_Q(34);
    __PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_op_b = VL_RAND_RESET_Q(34);
    VL_RAND_RESET_W(68,__PVT__riscv_core_i__DOT__ex_stage_i__DOT__mult_i__DOT__genblk1__DOT__dot_short_mul);
    __PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_addr_con = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_req_ex_i_d = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_addr_int = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_type_q = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_offset_q = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_sign_ext_q = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_we_q = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__load_store_unit_i__DOT__wdata_offset = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__load_store_unit_i__DOT__CS = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__load_store_unit_i__DOT__rdata_q = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__load_store_unit_i__DOT__data_rdata_ext = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_wdata_int = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__csr_we_int = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__frm_q = VL_RAND_RESET_I(3);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__frm_n = VL_RAND_RESET_I(3);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__fflags_q = VL_RAND_RESET_I(5);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__fflags_n = VL_RAND_RESET_I(5);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__fprec_q = VL_RAND_RESET_I(5);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__fprec_n = VL_RAND_RESET_I(5);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__mepc_q = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__mepc_n = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__uepc_q = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__uepc_n = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__exception_pc = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_q = VL_RAND_RESET_I(6);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__mstatus_n = VL_RAND_RESET_I(6);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__mcause_q = VL_RAND_RESET_I(6);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__mcause_n = VL_RAND_RESET_I(6);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__ucause_q = VL_RAND_RESET_I(6);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__ucause_n = VL_RAND_RESET_I(6);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__mtvec_reg_q = VL_RAND_RESET_I(24);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__utvec_n = VL_RAND_RESET_I(24);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__utvec_q = VL_RAND_RESET_I(24);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__priv_lvl_n = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__priv_lvl_q = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__priv_lvl_reg_q = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__id_valid_q = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_in = VL_RAND_RESET_I(12);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc = VL_RAND_RESET_I(12);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_inc_q = VL_RAND_RESET_I(12);
    VL_RAND_RESET_W(384,__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_q);
    VL_RAND_RESET_W(384,__PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCCR_n);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_n = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCMR_q = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_n = VL_RAND_RESET_I(12);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__PCER_q = VL_RAND_RESET_I(12);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__perf_rdata = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_index = VL_RAND_RESET_I(5);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__pccr_all_sel = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pccr = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pcer = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__is_pcmr = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__unnamedblk3__DOT__i = 0;
    __PVT__riscv_core_i__DOT__cs_registers_i__DOT__unnamedblk2__DOT__i = 0;
    riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound1 = VL_RAND_RESET_I(1);
    riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound2 = VL_RAND_RESET_I(32);
    riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound3 = VL_RAND_RESET_I(32);
    riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound4 = VL_RAND_RESET_I(32);
    riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound5 = VL_RAND_RESET_I(32);
    riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound6 = VL_RAND_RESET_I(32);
    riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound7 = VL_RAND_RESET_I(32);
    riscv_core_i__DOT__cs_registers_i__DOT____Vlvbound8 = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__debug_unit_i__DOT__rdata_sel_q = VL_RAND_RESET_I(3);
    __PVT__riscv_core_i__DOT__debug_unit_i__DOT__rdata_sel_n = VL_RAND_RESET_I(3);
    __PVT__riscv_core_i__DOT__debug_unit_i__DOT__state_q = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__debug_unit_i__DOT__state_n = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_q = VL_RAND_RESET_I(6);
    __PVT__riscv_core_i__DOT__debug_unit_i__DOT__settings_n = VL_RAND_RESET_I(6);
    __PVT__riscv_core_i__DOT__debug_unit_i__DOT__addr_q = VL_RAND_RESET_I(15);
    __PVT__riscv_core_i__DOT__debug_unit_i__DOT__wdata_q = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_rreq_q = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_rreq_n = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_sel_q = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_sel_n = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__debug_unit_i__DOT__jump_req_q = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__debug_unit_i__DOT__jump_req_n = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__debug_unit_i__DOT__csr_req_q = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__debug_unit_i__DOT__csr_req_n = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_wreq = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__debug_unit_i__DOT__regfile_fp_wr = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__debug_unit_i__DOT__stall_cs = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__debug_unit_i__DOT__stall_ns = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_rdata = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_resume = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_halt = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_cause_q = VL_RAND_RESET_I(6);
    __PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_cause_n = VL_RAND_RESET_I(6);
    __PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_ssth_q = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__debug_unit_i__DOT__dbg_ssth_n = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__debug_unit_i__DOT__ssth_clear = VL_RAND_RESET_I(1);
    __PVT__riscv_core_i__DOT__debug_unit_i__DOT__pc_tracking_fsm_cs = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__debug_unit_i__DOT__pc_tracking_fsm_ns = VL_RAND_RESET_I(2);
    __PVT__riscv_core_i__DOT__debug_unit_i__DOT__ppc_int = VL_RAND_RESET_I(32);
    __PVT__riscv_core_i__DOT__debug_unit_i__DOT__npc_int = VL_RAND_RESET_I(32);
    __Vtableidx1 = VL_RAND_RESET_I(4);
    __Vtable1___PVT__u0__DOT__y1_l[0] = 1U;
    __Vtable1___PVT__u0__DOT__y1_l[1] = 0x4fU;
    __Vtable1___PVT__u0__DOT__y1_l[2] = 0x12U;
    __Vtable1___PVT__u0__DOT__y1_l[3] = 6U;
    __Vtable1___PVT__u0__DOT__y1_l[4] = 0x4cU;
    __Vtable1___PVT__u0__DOT__y1_l[5] = 0x24U;
    __Vtable1___PVT__u0__DOT__y1_l[6] = 0x20U;
    __Vtable1___PVT__u0__DOT__y1_l[7] = 0xfU;
    __Vtable1___PVT__u0__DOT__y1_l[8] = 0U;
    __Vtable1___PVT__u0__DOT__y1_l[9] = 4U;
    __Vtable1___PVT__u0__DOT__y1_l[10] = 8U;
    __Vtable1___PVT__u0__DOT__y1_l[11] = 0x60U;
    __Vtable1___PVT__u0__DOT__y1_l[12] = 0x31U;
    __Vtable1___PVT__u0__DOT__y1_l[13] = 0x42U;
    __Vtable1___PVT__u0__DOT__y1_l[14] = 0x30U;
    __Vtable1___PVT__u0__DOT__y1_l[15] = 0x38U;
    __Vtableidx2 = VL_RAND_RESET_I(4);
    __Vtable2___PVT__u0__DOT__y1_h[0] = 1U;
    __Vtable2___PVT__u0__DOT__y1_h[1] = 0x4fU;
    __Vtable2___PVT__u0__DOT__y1_h[2] = 0x12U;
    __Vtable2___PVT__u0__DOT__y1_h[3] = 6U;
    __Vtable2___PVT__u0__DOT__y1_h[4] = 0x4cU;
    __Vtable2___PVT__u0__DOT__y1_h[5] = 0x24U;
    __Vtable2___PVT__u0__DOT__y1_h[6] = 0x20U;
    __Vtable2___PVT__u0__DOT__y1_h[7] = 0xfU;
    __Vtable2___PVT__u0__DOT__y1_h[8] = 0U;
    __Vtable2___PVT__u0__DOT__y1_h[9] = 4U;
    __Vtable2___PVT__u0__DOT__y1_h[10] = 8U;
    __Vtable2___PVT__u0__DOT__y1_h[11] = 0x60U;
    __Vtable2___PVT__u0__DOT__y1_h[12] = 0x31U;
    __Vtable2___PVT__u0__DOT__y1_h[13] = 0x42U;
    __Vtable2___PVT__u0__DOT__y1_h[14] = 0x30U;
    __Vtable2___PVT__u0__DOT__y1_h[15] = 0x38U;
    __Vtableidx3 = VL_RAND_RESET_I(4);
    __Vtable3___PVT__u0__DOT__y2_l[0] = 1U;
    __Vtable3___PVT__u0__DOT__y2_l[1] = 0x4fU;
    __Vtable3___PVT__u0__DOT__y2_l[2] = 0x12U;
    __Vtable3___PVT__u0__DOT__y2_l[3] = 6U;
    __Vtable3___PVT__u0__DOT__y2_l[4] = 0x4cU;
    __Vtable3___PVT__u0__DOT__y2_l[5] = 0x24U;
    __Vtable3___PVT__u0__DOT__y2_l[6] = 0x20U;
    __Vtable3___PVT__u0__DOT__y2_l[7] = 0xfU;
    __Vtable3___PVT__u0__DOT__y2_l[8] = 0U;
    __Vtable3___PVT__u0__DOT__y2_l[9] = 4U;
    __Vtable3___PVT__u0__DOT__y2_l[10] = 8U;
    __Vtable3___PVT__u0__DOT__y2_l[11] = 0x60U;
    __Vtable3___PVT__u0__DOT__y2_l[12] = 0x31U;
    __Vtable3___PVT__u0__DOT__y2_l[13] = 0x42U;
    __Vtable3___PVT__u0__DOT__y2_l[14] = 0x30U;
    __Vtable3___PVT__u0__DOT__y2_l[15] = 0x38U;
    __Vtableidx4 = VL_RAND_RESET_I(4);
    __Vtable4___PVT__u0__DOT__y2_h[0] = 1U;
    __Vtable4___PVT__u0__DOT__y2_h[1] = 0x4fU;
    __Vtable4___PVT__u0__DOT__y2_h[2] = 0x12U;
    __Vtable4___PVT__u0__DOT__y2_h[3] = 6U;
    __Vtable4___PVT__u0__DOT__y2_h[4] = 0x4cU;
    __Vtable4___PVT__u0__DOT__y2_h[5] = 0x24U;
    __Vtable4___PVT__u0__DOT__y2_h[6] = 0x20U;
    __Vtable4___PVT__u0__DOT__y2_h[7] = 0xfU;
    __Vtable4___PVT__u0__DOT__y2_h[8] = 0U;
    __Vtable4___PVT__u0__DOT__y2_h[9] = 4U;
    __Vtable4___PVT__u0__DOT__y2_h[10] = 8U;
    __Vtable4___PVT__u0__DOT__y2_h[11] = 0x60U;
    __Vtable4___PVT__u0__DOT__y2_h[12] = 0x31U;
    __Vtable4___PVT__u0__DOT__y2_h[13] = 0x42U;
    __Vtable4___PVT__u0__DOT__y2_h[14] = 0x30U;
    __Vtable4___PVT__u0__DOT__y2_h[15] = 0x38U;
    __Vtableidx5 = VL_RAND_RESET_I(4);
    __Vtable5___PVT__u0__DOT__y3_l[0] = 1U;
    __Vtable5___PVT__u0__DOT__y3_l[1] = 0x4fU;
    __Vtable5___PVT__u0__DOT__y3_l[2] = 0x12U;
    __Vtable5___PVT__u0__DOT__y3_l[3] = 6U;
    __Vtable5___PVT__u0__DOT__y3_l[4] = 0x4cU;
    __Vtable5___PVT__u0__DOT__y3_l[5] = 0x24U;
    __Vtable5___PVT__u0__DOT__y3_l[6] = 0x20U;
    __Vtable5___PVT__u0__DOT__y3_l[7] = 0xfU;
    __Vtable5___PVT__u0__DOT__y3_l[8] = 0U;
    __Vtable5___PVT__u0__DOT__y3_l[9] = 4U;
    __Vtable5___PVT__u0__DOT__y3_l[10] = 8U;
    __Vtable5___PVT__u0__DOT__y3_l[11] = 0x60U;
    __Vtable5___PVT__u0__DOT__y3_l[12] = 0x31U;
    __Vtable5___PVT__u0__DOT__y3_l[13] = 0x42U;
    __Vtable5___PVT__u0__DOT__y3_l[14] = 0x30U;
    __Vtable5___PVT__u0__DOT__y3_l[15] = 0x38U;
    __Vtableidx6 = VL_RAND_RESET_I(4);
    __Vtable6___PVT__u0__DOT__y3_h[0] = 1U;
    __Vtable6___PVT__u0__DOT__y3_h[1] = 0x4fU;
    __Vtable6___PVT__u0__DOT__y3_h[2] = 0x12U;
    __Vtable6___PVT__u0__DOT__y3_h[3] = 6U;
    __Vtable6___PVT__u0__DOT__y3_h[4] = 0x4cU;
    __Vtable6___PVT__u0__DOT__y3_h[5] = 0x24U;
    __Vtable6___PVT__u0__DOT__y3_h[6] = 0x20U;
    __Vtable6___PVT__u0__DOT__y3_h[7] = 0xfU;
    __Vtable6___PVT__u0__DOT__y3_h[8] = 0U;
    __Vtable6___PVT__u0__DOT__y3_h[9] = 4U;
    __Vtable6___PVT__u0__DOT__y3_h[10] = 8U;
    __Vtable6___PVT__u0__DOT__y3_h[11] = 0x60U;
    __Vtable6___PVT__u0__DOT__y3_h[12] = 0x31U;
    __Vtable6___PVT__u0__DOT__y3_h[13] = 0x42U;
    __Vtable6___PVT__u0__DOT__y3_h[14] = 0x30U;
    __Vtable6___PVT__u0__DOT__y3_h[15] = 0x38U;
    __Vtableidx7 = VL_RAND_RESET_I(4);
    __Vtable7___PVT__u0__DOT__y4_l[0] = 1U;
    __Vtable7___PVT__u0__DOT__y4_l[1] = 0x4fU;
    __Vtable7___PVT__u0__DOT__y4_l[2] = 0x12U;
    __Vtable7___PVT__u0__DOT__y4_l[3] = 6U;
    __Vtable7___PVT__u0__DOT__y4_l[4] = 0x4cU;
    __Vtable7___PVT__u0__DOT__y4_l[5] = 0x24U;
    __Vtable7___PVT__u0__DOT__y4_l[6] = 0x20U;
    __Vtable7___PVT__u0__DOT__y4_l[7] = 0xfU;
    __Vtable7___PVT__u0__DOT__y4_l[8] = 0U;
    __Vtable7___PVT__u0__DOT__y4_l[9] = 4U;
    __Vtable7___PVT__u0__DOT__y4_l[10] = 8U;
    __Vtable7___PVT__u0__DOT__y4_l[11] = 0x60U;
    __Vtable7___PVT__u0__DOT__y4_l[12] = 0x31U;
    __Vtable7___PVT__u0__DOT__y4_l[13] = 0x42U;
    __Vtable7___PVT__u0__DOT__y4_l[14] = 0x30U;
    __Vtable7___PVT__u0__DOT__y4_l[15] = 0x38U;
    __Vtableidx8 = VL_RAND_RESET_I(4);
    __Vtable8___PVT__u0__DOT__y4_h[0] = 1U;
    __Vtable8___PVT__u0__DOT__y4_h[1] = 0x4fU;
    __Vtable8___PVT__u0__DOT__y4_h[2] = 0x12U;
    __Vtable8___PVT__u0__DOT__y4_h[3] = 6U;
    __Vtable8___PVT__u0__DOT__y4_h[4] = 0x4cU;
    __Vtable8___PVT__u0__DOT__y4_h[5] = 0x24U;
    __Vtable8___PVT__u0__DOT__y4_h[6] = 0x20U;
    __Vtable8___PVT__u0__DOT__y4_h[7] = 0xfU;
    __Vtable8___PVT__u0__DOT__y4_h[8] = 0U;
    __Vtable8___PVT__u0__DOT__y4_h[9] = 4U;
    __Vtable8___PVT__u0__DOT__y4_h[10] = 8U;
    __Vtable8___PVT__u0__DOT__y4_h[11] = 0x60U;
    __Vtable8___PVT__u0__DOT__y4_h[12] = 0x31U;
    __Vtable8___PVT__u0__DOT__y4_h[13] = 0x42U;
    __Vtable8___PVT__u0__DOT__y4_h[14] = 0x30U;
    __Vtable8___PVT__u0__DOT__y4_h[15] = 0x38U;
    __Vtableidx9 = VL_RAND_RESET_I(5);
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns[0] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns[1] = 1U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns[2] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns[3] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns[4] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns[5] = 1U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns[6] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns[7] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns[8] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns[9] = 1U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns[10] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns[11] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns[12] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns[13] = 1U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns[14] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns[15] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns[16] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns[17] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns[18] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns[19] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns[20] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns[21] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns[22] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns[23] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns[24] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns[25] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns[26] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns[27] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns[28] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns[29] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns[30] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__offset_fsm_ns[31] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready[0] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready[1] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready[2] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready[3] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready[4] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready[5] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready[6] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready[7] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready[8] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready[9] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready[10] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready[11] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready[12] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready[13] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready[14] = 1U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready[15] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready[16] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready[17] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready[18] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready[19] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready[20] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready[21] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready[22] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready[23] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready[24] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready[25] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready[26] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready[27] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready[28] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready[29] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready[30] = 1U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__fetch_ready[31] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req[0] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req[1] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req[2] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req[3] = 1U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req[4] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req[5] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req[6] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req[7] = 1U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req[8] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req[9] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req[10] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req[11] = 1U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req[12] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req[13] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req[14] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req[15] = 1U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req[16] = 1U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req[17] = 1U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req[18] = 1U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req[19] = 1U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req[20] = 1U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req[21] = 1U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req[22] = 1U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req[23] = 1U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req[24] = 1U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req[25] = 1U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req[26] = 1U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req[27] = 1U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req[28] = 1U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req[29] = 1U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req[30] = 1U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__branch_req[31] = 1U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid[0] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid[1] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid[2] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid[3] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid[4] = 1U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid[5] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid[6] = 1U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid[7] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid[8] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid[9] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid[10] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid[11] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid[12] = 1U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid[13] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid[14] = 1U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid[15] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid[16] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid[17] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid[18] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid[19] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid[20] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid[21] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid[22] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid[23] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid[24] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid[25] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid[26] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid[27] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid[28] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid[29] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid[30] = 0U;
    __Vtable9___PVT__riscv_core_i__DOT__if_stage_i__DOT__valid[31] = 0U;
    __Vtableidx10 = VL_RAND_RESET_I(9);
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[0] = 8U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[1] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[2] = 8U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[3] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[4] = 8U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[5] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[6] = 8U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[7] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[8] = 8U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[9] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[10] = 8U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[11] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[12] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[13] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[14] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[15] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[16] = 8U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[17] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[18] = 8U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[19] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[20] = 8U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[21] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[22] = 8U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[23] = 8U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[24] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[25] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[26] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[27] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[28] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[29] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[30] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[31] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[32] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[33] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[34] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[35] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[36] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[37] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[38] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[39] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[40] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[41] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[42] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[43] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[44] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[45] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[46] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[47] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[48] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[49] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[50] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[51] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[52] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[53] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[54] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[55] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[56] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[57] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[58] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[59] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[60] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[61] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[62] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[63] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[64] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[65] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[66] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[67] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[68] = 8U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[69] = 8U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[70] = 8U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[71] = 8U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[72] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[73] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[74] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[75] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[76] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[77] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[78] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[79] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[80] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[81] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[82] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[83] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[84] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[85] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[86] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[87] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[88] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[89] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[90] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[91] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[92] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[93] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[94] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[95] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[96] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[97] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[98] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[99] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[100] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[101] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[102] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[103] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[104] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[105] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[106] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[107] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[108] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[109] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[110] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[111] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[112] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[113] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[114] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[115] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[116] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[117] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[118] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[119] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[120] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[121] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[122] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[123] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[124] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[125] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[126] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[127] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[128] = 8U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[129] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[130] = 8U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[131] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[132] = 8U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[133] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[134] = 8U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[135] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[136] = 8U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[137] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[138] = 8U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[139] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[140] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[141] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[142] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[143] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[144] = 8U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[145] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[146] = 8U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[147] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[148] = 8U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[149] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[150] = 8U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[151] = 8U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[152] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[153] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[154] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[155] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[156] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[157] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[158] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[159] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[160] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[161] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[162] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[163] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[164] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[165] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[166] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[167] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[168] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[169] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[170] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[171] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[172] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[173] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[174] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[175] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[176] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[177] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[178] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[179] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[180] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[181] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[182] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[183] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[184] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[185] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[186] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[187] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[188] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[189] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[190] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[191] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[192] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[193] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[194] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[195] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[196] = 8U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[197] = 8U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[198] = 8U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[199] = 8U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[200] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[201] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[202] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[203] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[204] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[205] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[206] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[207] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[208] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[209] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[210] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[211] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[212] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[213] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[214] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[215] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[216] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[217] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[218] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[219] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[220] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[221] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[222] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[223] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[224] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[225] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[226] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[227] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[228] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[229] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[230] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[231] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[232] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[233] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[234] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[235] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[236] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[237] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[238] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[239] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[240] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[241] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[242] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[243] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[244] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[245] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[246] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[247] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[248] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[249] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[250] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[251] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[252] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[253] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[254] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[255] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[256] = 0xaU;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[257] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[258] = 0xaU;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[259] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[260] = 0xaU;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[261] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[262] = 0xaU;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[263] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[264] = 0xaU;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[265] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[266] = 0xaU;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[267] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[268] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[269] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[270] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[271] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[272] = 0xaU;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[273] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[274] = 0xaU;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[275] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[276] = 0xaU;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[277] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[278] = 0xaU;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[279] = 0xaU;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[280] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[281] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[282] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[283] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[284] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[285] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[286] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[287] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[288] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[289] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[290] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[291] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[292] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[293] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[294] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[295] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[296] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[297] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[298] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[299] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[300] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[301] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[302] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[303] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[304] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[305] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[306] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[307] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[308] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[309] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[310] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[311] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[312] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[313] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[314] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[315] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[316] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[317] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[318] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[319] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[320] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[321] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[322] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[323] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[324] = 0xaU;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[325] = 0xaU;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[326] = 0xaU;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[327] = 0xaU;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[328] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[329] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[330] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[331] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[332] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[333] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[334] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[335] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[336] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[337] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[338] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[339] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[340] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[341] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[342] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[343] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[344] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[345] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[346] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[347] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[348] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[349] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[350] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[351] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[352] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[353] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[354] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[355] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[356] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[357] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[358] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[359] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[360] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[361] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[362] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[363] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[364] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[365] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[366] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[367] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[368] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[369] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[370] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[371] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[372] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[373] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[374] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[375] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[376] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[377] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[378] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[379] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[380] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[381] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[382] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[383] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[384] = 0xfU;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[385] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[386] = 0xfU;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[387] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[388] = 0xfU;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[389] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[390] = 0xfU;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[391] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[392] = 0xfU;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[393] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[394] = 0xfU;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[395] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[396] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[397] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[398] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[399] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[400] = 0xfU;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[401] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[402] = 0xfU;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[403] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[404] = 0xfU;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[405] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[406] = 0xfU;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[407] = 0xfU;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[408] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[409] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[410] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[411] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[412] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[413] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[414] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[415] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[416] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[417] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[418] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[419] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[420] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[421] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[422] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[423] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[424] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[425] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[426] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[427] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[428] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[429] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[430] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[431] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[432] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[433] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[434] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[435] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[436] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[437] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[438] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[439] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[440] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[441] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[442] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[443] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[444] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[445] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[446] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[447] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[448] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[449] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[450] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[451] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[452] = 0xfU;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[453] = 0xfU;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[454] = 0xfU;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[455] = 0xfU;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[456] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[457] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[458] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[459] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[460] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[461] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[462] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[463] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[464] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[465] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[466] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[467] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[468] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[469] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[470] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[471] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[472] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[473] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[474] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[475] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[476] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[477] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[478] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[479] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[480] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[481] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[482] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[483] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[484] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[485] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[486] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[487] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[488] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[489] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[490] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[491] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[492] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[493] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[494] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[495] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[496] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[497] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[498] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[499] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[500] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[501] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[502] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[503] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[504] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[505] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[506] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[507] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[508] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[509] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[510] = 0U;
    __Vtable10___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_signed[511] = 0U;
    __Vtableidx11 = VL_RAND_RESET_I(6);
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[0] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[1] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[2] = 2U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[3] = 3U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[4] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[5] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[6] = 2U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[7] = 3U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[8] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[9] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[10] = 2U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[11] = 3U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[12] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[13] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[14] = 2U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[15] = 3U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[16] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[17] = 2U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[18] = 2U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[19] = 3U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[20] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[21] = 2U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[22] = 2U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[23] = 3U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[24] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[25] = 2U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[26] = 2U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[27] = 3U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[28] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[29] = 2U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[30] = 2U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[31] = 3U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[32] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[33] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[34] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[35] = 3U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[36] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[37] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[38] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[39] = 3U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[40] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[41] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[42] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[43] = 3U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[44] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[45] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[46] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[47] = 3U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[48] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[49] = 2U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[50] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[51] = 3U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[52] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[53] = 2U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[54] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[55] = 3U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[56] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[57] = 2U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[58] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[59] = 3U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[60] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[61] = 2U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[62] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__State_SN[63] = 3U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[0] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[1] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[2] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[3] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[4] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[5] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[6] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[7] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[8] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[9] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[10] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[11] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[12] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[13] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[14] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[15] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[16] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[17] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[18] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[19] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[20] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[21] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[22] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[23] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[24] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[25] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[26] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[27] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[28] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[29] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[30] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[31] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[32] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[33] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[34] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[35] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[36] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[37] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[38] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[39] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[40] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[41] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[42] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[43] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[44] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[45] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[46] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[47] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[48] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[49] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[50] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[51] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[52] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[53] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[54] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[55] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[56] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[57] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[58] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[59] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[60] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[61] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[62] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__div_ready[63] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[0] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[1] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[2] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[3] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[4] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[5] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[6] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[7] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[8] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[9] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[10] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[11] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[12] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[13] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[14] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[15] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[16] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[17] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[18] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[19] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[20] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[21] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[22] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[23] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[24] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[25] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[26] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[27] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[28] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[29] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[30] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[31] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[32] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[33] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[34] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[35] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[36] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[37] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[38] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[39] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[40] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[41] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[42] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[43] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[44] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[45] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[46] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[47] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[48] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[49] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[50] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[51] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[52] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[53] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[54] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[55] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[56] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[57] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[58] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[59] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[60] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[61] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[62] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__LoadEn_S[63] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[0] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[1] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[2] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[3] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[4] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[5] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[6] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[7] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[8] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[9] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[10] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[11] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[12] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[13] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[14] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[15] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[16] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[17] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[18] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[19] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[20] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[21] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[22] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[23] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[24] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[25] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[26] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[27] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[28] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[29] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[30] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[31] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[32] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[33] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[34] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[35] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[36] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[37] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[38] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[39] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[40] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[41] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[42] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[43] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[44] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[45] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[46] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[47] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[48] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[49] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[50] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[51] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[52] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[53] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[54] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[55] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[56] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[57] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[58] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[59] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[60] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[61] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[62] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ARegEn_S[63] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[0] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[1] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[2] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[3] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[4] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[5] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[6] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[7] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[8] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[9] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[10] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[11] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[12] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[13] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[14] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[15] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[16] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[17] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[18] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[19] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[20] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[21] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[22] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[23] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[24] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[25] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[26] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[27] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[28] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[29] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[30] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[31] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[32] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[33] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[34] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[35] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[36] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[37] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[38] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[39] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[40] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[41] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[42] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[43] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[44] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[45] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[46] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[47] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[48] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[49] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[50] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[51] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[52] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[53] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[54] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[55] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[56] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[57] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[58] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[59] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[60] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[61] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[62] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__BRegEn_S[63] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[0] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[1] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[2] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[3] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[4] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[5] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[6] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[7] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[8] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[9] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[10] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[11] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[12] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[13] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[14] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[15] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[16] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[17] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[18] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[19] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[20] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[21] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[22] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[23] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[24] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[25] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[26] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[27] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[28] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[29] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[30] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[31] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[32] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[33] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[34] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[35] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[36] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[37] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[38] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[39] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[40] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[41] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[42] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[43] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[44] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[45] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[46] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[47] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[48] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[49] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[50] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[51] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[52] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[53] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[54] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[55] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[56] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[57] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[58] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[59] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[60] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[61] = 1U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[62] = 0U;
    __Vtable11___PVT__riscv_core_i__DOT__ex_stage_i__DOT__alu_i__DOT__int_div__DOT__div_i__DOT__ResRegEn_S[63] = 0U;
    __Vtableidx12 = VL_RAND_RESET_I(6);
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[0] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[1] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[2] = 2U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[3] = 3U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[4] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[5] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[6] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[7] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[8] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[9] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[10] = 3U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[11] = 3U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[12] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[13] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[14] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[15] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[16] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[17] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[18] = 2U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[19] = 3U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[20] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[21] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[22] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[23] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[24] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[25] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[26] = 3U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[27] = 3U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[28] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[29] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[30] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[31] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[32] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[33] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[34] = 2U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[35] = 3U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[36] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[37] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[38] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[39] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[40] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[41] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[42] = 3U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[43] = 3U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[44] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[45] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[46] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[47] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[48] = 2U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[49] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[50] = 2U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[51] = 3U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[52] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[53] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[54] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[55] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[56] = 2U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[57] = 2U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[58] = 3U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[59] = 3U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[60] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[61] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[62] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__load_store_unit_i__DOT__NS[63] = 0U;
    __Vtable12___PVT__data_req[0] = 0U;
    __Vtable12___PVT__data_req[1] = 0U;
    __Vtable12___PVT__data_req[2] = 0U;
    __Vtable12___PVT__data_req[3] = 0U;
    __Vtable12___PVT__data_req[4] = 0U;
    __Vtable12___PVT__data_req[5] = 0U;
    __Vtable12___PVT__data_req[6] = 0U;
    __Vtable12___PVT__data_req[7] = 0U;
    __Vtable12___PVT__data_req[8] = 0U;
    __Vtable12___PVT__data_req[9] = 0U;
    __Vtable12___PVT__data_req[10] = 0U;
    __Vtable12___PVT__data_req[11] = 0U;
    __Vtable12___PVT__data_req[12] = 0U;
    __Vtable12___PVT__data_req[13] = 0U;
    __Vtable12___PVT__data_req[14] = 0U;
    __Vtable12___PVT__data_req[15] = 0U;
    __Vtable12___PVT__data_req[16] = 1U;
    __Vtable12___PVT__data_req[17] = 0U;
    __Vtable12___PVT__data_req[18] = 0U;
    __Vtable12___PVT__data_req[19] = 0U;
    __Vtable12___PVT__data_req[20] = 1U;
    __Vtable12___PVT__data_req[21] = 0U;
    __Vtable12___PVT__data_req[22] = 0U;
    __Vtable12___PVT__data_req[23] = 0U;
    __Vtable12___PVT__data_req[24] = 1U;
    __Vtable12___PVT__data_req[25] = 1U;
    __Vtable12___PVT__data_req[26] = 0U;
    __Vtable12___PVT__data_req[27] = 0U;
    __Vtable12___PVT__data_req[28] = 1U;
    __Vtable12___PVT__data_req[29] = 1U;
    __Vtable12___PVT__data_req[30] = 0U;
    __Vtable12___PVT__data_req[31] = 0U;
    __Vtable12___PVT__data_req[32] = 0U;
    __Vtable12___PVT__data_req[33] = 0U;
    __Vtable12___PVT__data_req[34] = 0U;
    __Vtable12___PVT__data_req[35] = 0U;
    __Vtable12___PVT__data_req[36] = 0U;
    __Vtable12___PVT__data_req[37] = 0U;
    __Vtable12___PVT__data_req[38] = 0U;
    __Vtable12___PVT__data_req[39] = 0U;
    __Vtable12___PVT__data_req[40] = 0U;
    __Vtable12___PVT__data_req[41] = 0U;
    __Vtable12___PVT__data_req[42] = 0U;
    __Vtable12___PVT__data_req[43] = 0U;
    __Vtable12___PVT__data_req[44] = 0U;
    __Vtable12___PVT__data_req[45] = 0U;
    __Vtable12___PVT__data_req[46] = 0U;
    __Vtable12___PVT__data_req[47] = 0U;
    __Vtable12___PVT__data_req[48] = 1U;
    __Vtable12___PVT__data_req[49] = 0U;
    __Vtable12___PVT__data_req[50] = 0U;
    __Vtable12___PVT__data_req[51] = 0U;
    __Vtable12___PVT__data_req[52] = 1U;
    __Vtable12___PVT__data_req[53] = 0U;
    __Vtable12___PVT__data_req[54] = 0U;
    __Vtable12___PVT__data_req[55] = 0U;
    __Vtable12___PVT__data_req[56] = 1U;
    __Vtable12___PVT__data_req[57] = 1U;
    __Vtable12___PVT__data_req[58] = 0U;
    __Vtable12___PVT__data_req[59] = 0U;
    __Vtable12___PVT__data_req[60] = 1U;
    __Vtable12___PVT__data_req[61] = 1U;
    __Vtable12___PVT__data_req[62] = 0U;
    __Vtable12___PVT__data_req[63] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[0] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[1] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[2] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[3] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[4] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[5] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[6] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[7] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[8] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[9] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[10] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[11] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[12] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[13] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[14] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[15] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[16] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[17] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[18] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[19] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[20] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[21] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[22] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[23] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[24] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[25] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[26] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[27] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[28] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[29] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[30] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[31] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[32] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[33] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[34] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[35] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[36] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[37] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[38] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[39] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[40] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[41] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[42] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[43] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[44] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[45] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[46] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[47] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[48] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[49] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[50] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[51] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[52] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[53] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[54] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[55] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[56] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[57] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[58] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[59] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[60] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[61] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[62] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_ex[63] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[0] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[1] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[2] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[3] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[4] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[5] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[6] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[7] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[8] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[9] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[10] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[11] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[12] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[13] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[14] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[15] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[16] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[17] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[18] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[19] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[20] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[21] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[22] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[23] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[24] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[25] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[26] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[27] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[28] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[29] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[30] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[31] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[32] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[33] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[34] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[35] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[36] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[37] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[38] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[39] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[40] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[41] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[42] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[43] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[44] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[45] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[46] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[47] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[48] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[49] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[50] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[51] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[52] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[53] = 0U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[54] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[55] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[56] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[57] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[58] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[59] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[60] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[61] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[62] = 1U;
    __Vtable12___PVT__riscv_core_i__DOT__lsu_ready_wb[63] = 1U;
    __Vdly__riscv_core_i__DOT__useincr_addr_ex = VL_RAND_RESET_I(1);
    __Vdly__riscv_core_i__DOT__csr_access_ex = VL_RAND_RESET_I(1);
    __Vdlyvset__riscv_core_i__DOT____Vcellout__id_stage_i__apu_operands_ex_o__v0 = VL_RAND_RESET_I(1);
    __Vdlyvset__riscv_core_i__DOT____Vcellout__id_stage_i__apu_operands_ex_o__v1 = VL_RAND_RESET_I(1);
    __Vdly__riscv_core_i__DOT__load_store_unit_i__DOT__data_addr_con = VL_RAND_RESET_I(32);
}
