{
  "module_name": "pcie-rcar.h",
  "hash_id": "afbec52734792efd84055ac3b97fd13afdf48163bc75f964689e3a153875ec95",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pci/controller/pcie-rcar.h",
  "human_readable_source": " \n \n\n#ifndef _PCIE_RCAR_H\n#define _PCIE_RCAR_H\n\n#define PCIECAR\t\t\t0x000010\n#define PCIECCTLR\t\t0x000018\n#define  PCIECCTLR_CCIE\t\tBIT(31)\n#define  TYPE0\t\t\t(0 << 8)\n#define  TYPE1\t\t\tBIT(8)\n#define PCIECDR\t\t\t0x000020\n#define PCIEMSR\t\t\t0x000028\n#define PCIEINTXR\t\t0x000400\n#define  ASTINTX\t\tBIT(16)\n#define PCIEPHYSR\t\t0x0007f0\n#define  PHYRDY\t\t\tBIT(0)\n#define PCIEMSITXR\t\t0x000840\n\n \n#define PCIETCTLR\t\t0x02000\n#define  DL_DOWN\t\tBIT(3)\n#define  CFINIT\t\t\tBIT(0)\n#define PCIETSTR\t\t0x02004\n#define  DATA_LINK_ACTIVE\tBIT(0)\n#define PCIEERRFR\t\t0x02020\n#define  UNSUPPORTED_REQUEST\tBIT(4)\n#define PCIEMSIFR\t\t0x02044\n#define PCIEMSIALR\t\t0x02048\n#define  MSIFE\t\t\tBIT(0)\n#define PCIEMSIAUR\t\t0x0204c\n#define PCIEMSIIER\t\t0x02050\n\n \n#define PCIEPRAR(x)\t\t(0x02080 + ((x) * 0x4))\n\n \n#define PCIELAR(x)\t\t(0x02200 + ((x) * 0x20))\n#define PCIELAMR(x)\t\t(0x02208 + ((x) * 0x20))\n#define  LAM_PREFETCH\t\tBIT(3)\n#define  LAM_64BIT\t\tBIT(2)\n#define  LAR_ENABLE\t\tBIT(1)\n\n \n#define PCIEPALR(x)\t\t(0x03400 + ((x) * 0x20))\n#define PCIEPAUR(x)\t\t(0x03404 + ((x) * 0x20))\n#define PCIEPAMR(x)\t\t(0x03408 + ((x) * 0x20))\n#define PCIEPTCTLR(x)\t\t(0x0340c + ((x) * 0x20))\n#define  PAR_ENABLE\t\tBIT(31)\n#define  IO_SPACE\t\tBIT(8)\n\n \n#define PCICONF(x)\t\t(0x010000 + ((x) * 0x4))\n#define  INTDIS\t\t\tBIT(10)\n#define PMCAP(x)\t\t(0x010040 + ((x) * 0x4))\n#define MSICAP(x)\t\t(0x010050 + ((x) * 0x4))\n#define  MSICAP0_MSIE\t\tBIT(16)\n#define  MSICAP0_MMESCAP_OFFSET\t17\n#define  MSICAP0_MMESE_OFFSET\t20\n#define  MSICAP0_MMESE_MASK\tGENMASK(22, 20)\n#define EXPCAP(x)\t\t(0x010070 + ((x) * 0x4))\n#define VCCAP(x)\t\t(0x010100 + ((x) * 0x4))\n\n \n#define IDSETR0\t\t\t0x011000\n#define IDSETR1\t\t\t0x011004\n#define SUBIDSETR\t\t0x011024\n#define TLCTLR\t\t\t0x011048\n#define MACSR\t\t\t0x011054\n#define  SPCHGFIN\t\tBIT(4)\n#define  SPCHGFAIL\t\tBIT(6)\n#define  SPCHGSUC\t\tBIT(7)\n#define  LINK_SPEED\t\t(0xf << 16)\n#define  LINK_SPEED_2_5GTS\t(1 << 16)\n#define  LINK_SPEED_5_0GTS\t(2 << 16)\n#define MACCTLR\t\t\t0x011058\n#define  MACCTLR_NFTS_MASK\tGENMASK(23, 16)\t \n#define  SPEED_CHANGE\t\tBIT(24)\n#define  SCRAMBLE_DISABLE\tBIT(27)\n#define  LTSMDIS\t\tBIT(31)\n#define  MACCTLR_INIT_VAL\t(LTSMDIS | MACCTLR_NFTS_MASK)\n#define PMSR\t\t\t0x01105c\n#define  L1FAEG\t\t\tBIT(31)\n#define  PMEL1RX\t\tBIT(23)\n#define  PMSTATE\t\tGENMASK(18, 16)\n#define  PMSTATE_L1\t\t(3 << 16)\n#define PMCTLR\t\t\t0x011060\n#define  L1IATN\t\t\tBIT(31)\n\n#define MACS2R\t\t\t0x011078\n#define MACCGSPSETR\t\t0x011084\n#define  SPCNGRSN\t\tBIT(31)\n\n \n#define H1_PCIEPHYADRR\t\t0x04000c\n#define  WRITE_CMD\t\tBIT(16)\n#define  PHY_ACK\t\tBIT(24)\n#define  RATE_POS\t\t12\n#define  LANE_POS\t\t8\n#define  ADR_POS\t\t0\n#define H1_PCIEPHYDOUTR\t\t0x040014\n\n \n#define GEN2_PCIEPHYADDR\t0x780\n#define GEN2_PCIEPHYDATA\t0x784\n#define GEN2_PCIEPHYCTRL\t0x78c\n\n#define INT_PCI_MSI_NR\t\t32\n\n#define RCONF(x)\t\t(PCICONF(0) + (x))\n#define RPMCAP(x)\t\t(PMCAP(0) + (x))\n#define REXPCAP(x)\t\t(EXPCAP(0) + (x))\n#define RVCCAP(x)\t\t(VCCAP(0) + (x))\n\n#define PCIE_CONF_BUS(b)\t(((b) & 0xff) << 24)\n#define PCIE_CONF_DEV(d)\t(((d) & 0x1f) << 19)\n#define PCIE_CONF_FUNC(f)\t(((f) & 0x7) << 16)\n\n#define RCAR_PCI_MAX_RESOURCES\t4\n#define MAX_NR_INBOUND_MAPS\t6\n\nstruct rcar_pcie {\n\tstruct device\t\t*dev;\n\tvoid __iomem\t\t*base;\n};\n\nenum {\n\tRCAR_PCI_ACCESS_READ,\n\tRCAR_PCI_ACCESS_WRITE,\n};\n\nvoid rcar_pci_write_reg(struct rcar_pcie *pcie, u32 val, unsigned int reg);\nu32 rcar_pci_read_reg(struct rcar_pcie *pcie, unsigned int reg);\nvoid rcar_rmw32(struct rcar_pcie *pcie, int where, u32 mask, u32 data);\nint rcar_pcie_wait_for_phyrdy(struct rcar_pcie *pcie);\nint rcar_pcie_wait_for_dl(struct rcar_pcie *pcie);\nvoid rcar_pcie_set_outbound(struct rcar_pcie *pcie, int win,\n\t\t\t    struct resource_entry *window);\nvoid rcar_pcie_set_inbound(struct rcar_pcie *pcie, u64 cpu_addr,\n\t\t\t   u64 pci_addr, u64 flags, int idx, bool host);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}