## This sub-folder contains systemverilog design of Single Port RAM

To view and run this design use the following link [Single Port RAM](https://edaplayground.com/x/ieyx).
