{"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["macOS"],"tokens":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"text":"UART","kind":"identifier"}],"languages":["swift"]}]}],"kind":"symbol","metadata":{"fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"text":"UART","kind":"identifier"}],"role":"symbol","roleHeading":"Enumeration","title":"UART","externalID":"s:7CoreAVR4UARTO","symbolKind":"enum","navigatorTitle":[{"text":"UART","kind":"identifier"}],"modules":[{"name":"CoreAVR"}]},"identifier":{"url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART","interfaceLanguage":"swift"},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/coreavr\/uart"]}],"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR"]]},"sections":[],"schemaVersion":{"major":0,"minor":3,"patch":0},"topicSections":[{"identifiers":["doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/AsynchronousDoubleSpeedMode","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/ClockPolarity","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/DRECompleteInterruptEnable","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/NumberOfDataBits","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/NumberOfStopBits","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/ParityMode","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/RXCompleteInterruptEnable","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/ReceiverEnable","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/TXCompleteInterruptEnable","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/TransmitterEnable"],"title":"Enumerations"}],"references":{"doc://CoreAVR/documentation/CoreAVR/UART/ReceiverEnable":{"fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"ReceiverEnable"}],"navigatorTitle":[{"kind":"identifier","text":"ReceiverEnable"}],"kind":"symbol","title":"UART.ReceiverEnable","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/ReceiverEnable","abstract":[{"text":"See ATMega328p Datasheet Section 20.11.3","type":"text"}],"role":"symbol","url":"\/documentation\/coreavr\/uart\/receiverenable","type":"topic"},"doc://CoreAVR/documentation/CoreAVR/UART/AsynchronousDoubleSpeedMode":{"type":"topic","kind":"symbol","abstract":[{"type":"text","text":"See ATMega328p Datasheet Section 20.11.2"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/AsynchronousDoubleSpeedMode","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"AsynchronousDoubleSpeedMode","kind":"identifier"}],"navigatorTitle":[{"kind":"identifier","text":"AsynchronousDoubleSpeedMode"}],"role":"symbol","url":"\/documentation\/coreavr\/uart\/asynchronousdoublespeedmode","title":"UART.AsynchronousDoubleSpeedMode"},"doc://CoreAVR/documentation/CoreAVR/UART/RXCompleteInterruptEnable":{"type":"topic","abstract":[{"type":"text","text":"See ATMega328p Datasheet Section 20.11.3"}],"role":"symbol","fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"text":"RXCompleteInterruptEnable","kind":"identifier"}],"url":"\/documentation\/coreavr\/uart\/rxcompleteinterruptenable","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/RXCompleteInterruptEnable","navigatorTitle":[{"kind":"identifier","text":"RXCompleteInterruptEnable"}],"title":"UART.RXCompleteInterruptEnable","kind":"symbol"},"doc://CoreAVR/documentation/CoreAVR/UART/ClockPolarity":{"fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"ClockPolarity"}],"title":"UART.ClockPolarity","url":"\/documentation\/coreavr\/uart\/clockpolarity","navigatorTitle":[{"text":"ClockPolarity","kind":"identifier"}],"type":"topic","abstract":[{"text":"See ATMega328p Datasheet Table 20-12.","type":"text"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/ClockPolarity","role":"symbol","kind":"symbol"},"doc://CoreAVR/documentation/CoreAVR/UART":{"url":"\/documentation\/coreavr\/uart","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART","fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"text":"UART","kind":"identifier"}],"title":"UART","navigatorTitle":[{"text":"UART","kind":"identifier"}],"role":"symbol","abstract":[],"type":"topic","kind":"symbol"},"doc://CoreAVR/documentation/CoreAVR/UART/NumberOfDataBits":{"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/NumberOfDataBits","url":"\/documentation\/coreavr\/uart\/numberofdatabits","abstract":[{"type":"text","text":"See ATMega328p Datasheet Section 20.4 and Table 20-11."}],"title":"UART.NumberOfDataBits","role":"symbol","kind":"symbol","navigatorTitle":[{"text":"NumberOfDataBits","kind":"identifier"}],"type":"topic","fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"text":"NumberOfDataBits","kind":"identifier"}]},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"},"doc://CoreAVR/documentation/CoreAVR/UART/TXCompleteInterruptEnable":{"abstract":[{"text":"See ATMega328p Datasheet Section 20.11.3","type":"text"}],"type":"topic","role":"symbol","title":"UART.TXCompleteInterruptEnable","fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"TXCompleteInterruptEnable"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/TXCompleteInterruptEnable","navigatorTitle":[{"text":"TXCompleteInterruptEnable","kind":"identifier"}],"url":"\/documentation\/coreavr\/uart\/txcompleteinterruptenable","kind":"symbol"},"doc://CoreAVR/documentation/CoreAVR/UART/NumberOfStopBits":{"navigatorTitle":[{"text":"NumberOfStopBits","kind":"identifier"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/NumberOfStopBits","url":"\/documentation\/coreavr\/uart\/numberofstopbits","abstract":[{"text":"See ATMega328p Datasheet Table 20-10.","type":"text"}],"type":"topic","role":"symbol","title":"UART.NumberOfStopBits","kind":"symbol","fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"NumberOfStopBits"}]},"doc://CoreAVR/documentation/CoreAVR/UART/DRECompleteInterruptEnable":{"abstract":[{"type":"text","text":"See ATMega328p Datasheet Section 20.11.3"}],"kind":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/DRECompleteInterruptEnable","fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"text":"DRECompleteInterruptEnable","kind":"identifier"}],"navigatorTitle":[{"text":"DRECompleteInterruptEnable","kind":"identifier"}],"type":"topic","role":"symbol","title":"UART.DRECompleteInterruptEnable","url":"\/documentation\/coreavr\/uart\/drecompleteinterruptenable"},"doc://CoreAVR/documentation/CoreAVR/UART/TransmitterEnable":{"role":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/TransmitterEnable","kind":"symbol","title":"UART.TransmitterEnable","type":"topic","url":"\/documentation\/coreavr\/uart\/transmitterenable","abstract":[{"text":"See ATMega328p Datasheet Section 20.11.3","type":"text"}],"fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"TransmitterEnable","kind":"identifier"}],"navigatorTitle":[{"text":"TransmitterEnable","kind":"identifier"}]},"doc://CoreAVR/documentation/CoreAVR/UART/ParityMode":{"fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"ParityMode"}],"url":"\/documentation\/coreavr\/uart\/paritymode","abstract":[{"type":"text","text":"See ATMega328p Datasheet Section 20.4.1 and Table 20-9."}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART\/ParityMode","title":"UART.ParityMode","navigatorTitle":[{"kind":"identifier","text":"ParityMode"}],"kind":"symbol","role":"symbol","type":"topic"}}}