
---------- Begin Simulation Statistics ----------
final_tick                                87344238500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55093                       # Simulator instruction rate (inst/s)
host_mem_usage                                 970856                       # Number of bytes of host memory used
host_op_rate                                   110847                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1815.12                       # Real time elapsed on the host
host_tick_rate                               48120320                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     201200649                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.087344                       # Number of seconds simulated
sim_ticks                                 87344238500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 106385393                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 62893095                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     201200649                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.746885                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.746885                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   3433615                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1695546                       # number of floating regfile writes
system.cpu.idleCycles                        11069077                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              3460953                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 25080941                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.467591                       # Inst execution rate
system.cpu.iew.exec_refs                     56188725                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   20483722                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                10467803                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              39454919                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               4027                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            196580                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             22765338                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           282764683                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              35705003                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           4840761                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             256371220                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  43907                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1952790                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                3008967                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2009058                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          31335                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      2701269                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         759684                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 274808726                       # num instructions consuming a value
system.cpu.iew.wb_count                     253783904                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.641205                       # average fanout of values written-back
system.cpu.iew.wb_producers                 176208781                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.452780                       # insts written-back per cycle
system.cpu.iew.wb_sent                      254827417                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                388036686                       # number of integer regfile reads
system.cpu.int_regfile_writes               204457158                       # number of integer regfile writes
system.cpu.ipc                               0.572448                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.572448                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3931412      1.51%      1.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             197961561     75.79%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               284941      0.11%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                153817      0.06%     77.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              127128      0.05%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  1      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                24816      0.01%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               409455      0.16%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   78      0.00%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               127638      0.05%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              377066      0.14%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              14698      0.01%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              14      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               6      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             111      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             54      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             36015593     13.79%     91.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            19587032      7.50%     99.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          739902      0.28%     99.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1456565      0.56%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              261211985                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 3557864                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             6974402                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      3166380                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            4960085                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3499628                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013398                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2993169     85.53%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      8      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  28681      0.82%     86.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    568      0.02%     86.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   958      0.03%     86.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  364      0.01%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     86.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 198664      5.68%     92.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                121875      3.48%     95.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             54161      1.55%     97.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           101180      2.89%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              257222337                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          682972357                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    250617524                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         359398599                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  282743087                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 261211985                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               21596                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        81564004                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            403764                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          13769                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     91373822                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     163619401                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.596461                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.247193                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            92619564     56.61%     56.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            11761844      7.19%     63.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12541157      7.66%     71.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11644147      7.12%     78.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10634096      6.50%     85.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8871747      5.42%     90.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8564256      5.23%     95.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4705989      2.88%     98.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2276601      1.39%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       163619401                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.495302                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1141840                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1942368                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             39454919                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            22765338                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               111464360                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        174688478                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1599970                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   111                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       190225                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        388630                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        61085                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          172                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5151758                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2861                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10305178                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3033                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                33654159                       # Number of BP lookups
system.cpu.branchPred.condPredicted          23291425                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3533756                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             14514522                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                11337265                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             78.109806                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2928732                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              39812                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1452688                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             482492                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           970196                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       399055                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        81163145                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            7827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2970831                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    151534456                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.327755                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.295593                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        95720490     63.17%     63.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        13525545      8.93%     72.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8812682      5.82%     77.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        13461695      8.88%     86.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         4418758      2.92%     89.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2381036      1.57%     91.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2133711      1.41%     92.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1362135      0.90%     93.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9718404      6.41%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    151534456                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              201200649                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    44727849                       # Number of memory references committed
system.cpu.commit.loads                      28062285                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        4584                       # Number of memory barriers committed
system.cpu.commit.branches                   20806579                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2470067                       # Number of committed floating point instructions.
system.cpu.commit.integer                   198196507                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               2041639                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      2134652      1.06%      1.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    152981825     76.03%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       267686      0.13%     77.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       142996      0.07%     77.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       105110      0.05%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        20062      0.01%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       354750      0.18%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       109018      0.05%     77.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       350255      0.17%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         6127      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     27651913     13.74%     91.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     15638360      7.77%     99.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       410372      0.20%     99.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1027204      0.51%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    201200649                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9718404                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     48039005                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         48039005                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     48079275                       # number of overall hits
system.cpu.dcache.overall_hits::total        48079275                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1487643                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1487643                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1490507                       # number of overall misses
system.cpu.dcache.overall_misses::total       1490507                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  36369690976                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36369690976                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  36369690976                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36369690976                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     49526648                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     49526648                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     49569782                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     49569782                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030037                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030037                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030069                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030069                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 24447.862139                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24447.862139                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24400.885723                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24400.885723                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       230138                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          500                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8910                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.829181                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          100                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       550466                       # number of writebacks
system.cpu.dcache.writebacks::total            550466                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       508723                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       508723                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       508723                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       508723                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       978920                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       978920                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       980310                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       980310                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22169190980                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22169190980                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22228120980                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22228120980                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019766                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019766                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019776                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019776                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22646.580905                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22646.580905                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22674.583530                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22674.583530                       # average overall mshr miss latency
system.cpu.dcache.replacements                 979302                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     31620196                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        31620196                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1236567                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1236567                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  27101894000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  27101894000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     32856763                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     32856763                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037635                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037635                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21917.044527                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21917.044527                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       506164                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       506164                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       730403                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       730403                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13211869000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13211869000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022230                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022230                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18088.464861                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18088.464861                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16418809                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16418809                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       251076                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       251076                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9267796976                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9267796976                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015062                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015062                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 36912.317290                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 36912.317290                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2559                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2559                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       248517                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       248517                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8957321980                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8957321980                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014908                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014908                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 36043.095563                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36043.095563                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        40270                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         40270                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         2864                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2864                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        43134                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        43134                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.066398                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.066398                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1390                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1390                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     58930000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     58930000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.032225                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.032225                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 42395.683453                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 42395.683453                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  87344238500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.813010                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            49059736                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            979814                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.070458                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.813010                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999635                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999635                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          294                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         100119378                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        100119378                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  87344238500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 92142221                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              21922499                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  44301356                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2244358                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                3008967                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             11328629                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                583731                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              304844431                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2606045                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    35706860                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    20488508                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        352515                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         50391                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  87344238500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  87344238500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  87344238500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           97739590                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      159340153                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    33654159                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           14748489                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      62237152                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 7155478                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        537                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 7595                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         55550                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           46                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         1192                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  24987955                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               2134297                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          163619401                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.951576                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.203325                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                113775039     69.54%     69.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2535536      1.55%     71.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2775066      1.70%     72.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2395790      1.46%     74.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  3177863      1.94%     76.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  3553260      2.17%     78.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3275093      2.00%     80.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  3139705      1.92%     82.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 28992049     17.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            163619401                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.192652                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.912139                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     20360850                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         20360850                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     20360850                       # number of overall hits
system.cpu.icache.overall_hits::total        20360850                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4627091                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4627091                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4627091                       # number of overall misses
system.cpu.icache.overall_misses::total       4627091                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  60862011944                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  60862011944                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  60862011944                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  60862011944                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     24987941                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24987941                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     24987941                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24987941                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.185173                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.185173                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.185173                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.185173                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13153.407172                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13153.407172                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13153.407172                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13153.407172                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        18821                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1479                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.725490                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4172268                       # number of writebacks
system.cpu.icache.writebacks::total           4172268                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       453795                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       453795                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       453795                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       453795                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      4173296                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4173296                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4173296                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4173296                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  53338504954                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  53338504954                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  53338504954                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  53338504954                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.167012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.167012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.167012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.167012                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12780.906256                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12780.906256                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12780.906256                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12780.906256                       # average overall mshr miss latency
system.cpu.icache.replacements                4172268                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     20360850                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        20360850                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4627091                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4627091                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  60862011944                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  60862011944                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     24987941                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24987941                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.185173                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.185173                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13153.407172                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13153.407172                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       453795                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       453795                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4173296                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4173296                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  53338504954                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  53338504954                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.167012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.167012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12780.906256                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12780.906256                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  87344238500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.642388                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24534146                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4173296                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.878842                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.642388                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999302                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999302                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          297                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          212                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          54149178                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         54149178                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  87344238500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    24998265                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        453557                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  87344238500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  87344238500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  87344238500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2709761                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                11392631                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                25589                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               31335                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                6099774                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                61556                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   6582                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  87344238500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                3008967                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 93897029                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                14351243                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4466                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  44620322                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               7737374                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              297474260                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                116913                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 628461                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 313887                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                6528582                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              14                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           316561784                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   733477931                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                463232694                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   4162504                       # Number of floating rename lookups
system.cpu.rename.committedMaps             214580217                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                101981506                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      98                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  79                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4811075                       # count of insts added to the skid buffer
system.cpu.rob.reads                        424007011                       # The number of ROB reads
system.cpu.rob.writes                       576907396                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  201200649                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              4129799                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               824131                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4953930                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             4129799                       # number of overall hits
system.l2.overall_hits::.cpu.data              824131                       # number of overall hits
system.l2.overall_hits::total                 4953930                       # number of overall hits
system.l2.demand_misses::.cpu.inst              42750                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             155683                       # number of demand (read+write) misses
system.l2.demand_misses::total                 198433                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             42750                       # number of overall misses
system.l2.overall_misses::.cpu.data            155683                       # number of overall misses
system.l2.overall_misses::total                198433                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   3328671000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11879864500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15208535500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   3328671000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11879864500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15208535500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          4172549                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           979814                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5152363                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         4172549                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          979814                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5152363                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.010246                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.158890                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.038513                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.010246                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.158890                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.038513                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77863.649123                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76308.039413                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76643.176790                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77863.649123                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76308.039413                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76643.176790                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              108205                       # number of writebacks
system.l2.writebacks::total                    108205                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  20                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 20                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         42730                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        155683                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            198413                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        42730                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       155683                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           198413                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2892185000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10296801750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13188986750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2892185000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10296801750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13188986750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.010241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.158890                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.038509                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.010241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.158890                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.038509                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67685.115844                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66139.538357                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66472.392182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67685.115844                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66139.538357                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66472.392182                       # average overall mshr miss latency
system.l2.replacements                         192231                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       550466                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           550466                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       550466                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       550466                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      4169782                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4169782                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      4169782                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4169782                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          662                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           662                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              495                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  495                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data          499                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              499                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.008016                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.008016                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        54000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        54000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.008016                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.008016                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            155471                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                155471                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           93025                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               93025                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6854593500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6854593500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        248496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            248496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.374352                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.374352                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73685.498522                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73685.498522                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        93025                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          93025                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   5907229500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5907229500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.374352                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.374352                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63501.526471                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63501.526471                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        4129799                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            4129799                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        42750                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            42750                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   3328671000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3328671000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      4172549                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        4172549                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.010246                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010246                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77863.649123                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77863.649123                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        42730                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        42730                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2892185000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2892185000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.010241                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010241                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67685.115844                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67685.115844                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        668660                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            668660                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        62658                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           62658                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5025271000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5025271000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       731318                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        731318                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.085678                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.085678                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80201.586390                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80201.586390                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        62658                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        62658                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4389572250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4389572250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.085678                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.085678                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70056.054295                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70056.054295                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  87344238500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8174.786903                       # Cycle average of tags in use
system.l2.tags.total_refs                    10298557                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    200423                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     51.384108                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     201.926258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3161.569401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4811.291244                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024649                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.385934                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.587316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997899                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1083                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3673                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3328                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  82594367                       # Number of tag accesses
system.l2.tags.data_accesses                 82594367                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  87344238500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    108204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     42730.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    155312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000435263750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6375                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6375                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              517585                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101886                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      198413                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     108205                       # Number of write requests accepted
system.mem_ctrls.readBursts                    198413                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   108205                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    371                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.69                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                198413                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               108205                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  166562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   23273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6375                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.062745                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.877430                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     95.807526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6373     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6375                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.969255                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.936923                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.053479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3365     52.78%     52.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               79      1.24%     54.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2722     42.70%     96.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              185      2.90%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.31%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6375                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   23744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12698432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6925120                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    145.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     79.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   87343782000                       # Total gap between requests
system.mem_ctrls.avgGap                     284861.89                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2734720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      9939968                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6923456                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 31309678.199323929846                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 113802217.189173847437                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 79266315.888711988926                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        42730                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       155683                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       108205                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1482046000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5162587250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2069857011750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34683.97                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33160.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  19129032.96                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2734720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      9963712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12698432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2734720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2734720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6925120                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6925120                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        42730                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       155683                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         198413                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       108205                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        108205                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     31309678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    114074061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        145383739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     31309678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     31309678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     79285367                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        79285367                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     79285367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     31309678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    114074061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       224669106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               198042                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              108179                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13339                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11717                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12111                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11985                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11431                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12071                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12798                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        15421                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        14158                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11625                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11461                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11638                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        10408                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        10968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13639                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6913                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6875                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6179                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6676                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6127                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6580                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6453                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7437                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7660                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7152                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6414                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6515                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6159                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6501                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6766                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7772                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2931345750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             990210000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6644633250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14801.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33551.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              110579                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              55917                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            55.84                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.69                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       139722                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   140.263895                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   103.386743                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   160.196772                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        81055     58.01%     58.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        39750     28.45%     86.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10100      7.23%     93.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3499      2.50%     96.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1470      1.05%     97.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          787      0.56%     97.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          494      0.35%     98.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          315      0.23%     98.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2252      1.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       139722                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12674688                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6923456                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              145.111895                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               79.266316                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.75                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               54.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  87344238500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       504512400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       268154700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      720233220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     277912800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6894416880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  29147031510                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   8995319040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   46807580550                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   535.897746                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  23102186000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2916420000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  61325632500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       493124100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       262090290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      693786660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     286781580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6894416880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  29042686740                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   9083188320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   46756074570                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   535.308057                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  23327336000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2916420000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  61100482500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  87344238500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             105388                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       108205                       # Transaction distribution
system.membus.trans_dist::CleanEvict            82008                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq             93025                       # Transaction distribution
system.membus.trans_dist::ReadExResp            93025                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        105388                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       587043                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       587043                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 587043                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     19623552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     19623552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                19623552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            198417                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  198417    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              198417                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  87344238500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           205362500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          248016250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4904614                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       658671                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4172267                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          512862                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             499                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            499                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           248496                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          248496                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       4173296                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       731318                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     12518112                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2939928                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              15458040                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    534068224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     97937920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              632006144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          192978                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6972928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5345840                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012038                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.109351                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5281658     98.80%     98.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  64010      1.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    172      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5345840                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  87344238500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         9875322000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        6262222434                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1471041853                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
