--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: detector_sdft_timesim.vhd
-- /___/   /\     Timestamp: Sat Jan 28 17:29:27 2017
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -s 4 -pcf detector_sdft.pcf -rpw 100 -tpw 0 -ar Structure -tm detector_sdft -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim detector_sdft.ncd detector_sdft_timesim.vhd 
-- Device	: 3s500efg320-4 (PRODUCTION 1.27 2013-10-13)
-- Input file	: detector_sdft.ncd
-- Output file	: C:\Users\User\Desktop\Politechnika\FrequencyDetector\FrequencyDetector\netgen\par\detector_sdft_timesim.vhd
-- # of Entities	: 1
-- Design Name	: detector_sdft
-- Xilinx	: C:\Xilinx\14.7\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity detector_sdft is
  port (
    clk : in STD_LOGIC := 'X'; 
    locked_out : out STD_LOGIC; 
    done : out STD_LOGIC; 
    enable : in STD_LOGIC := 'X'; 
    output_value_re : out STD_LOGIC_VECTOR ( 15 downto 0 ); 
    data : in STD_LOGIC_VECTOR ( 15 downto 0 ) 
  );
end detector_sdft;

architecture Structure of detector_sdft is
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_0 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_0 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_1 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_1 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_2 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_2 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_3 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_3 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_4 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_4 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_5 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_5 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_6 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_6 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_7 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_7 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_8 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_8 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_9 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_9 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_10 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_10 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_11 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_11 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_12 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_12 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_13 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_13 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_14 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_14 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_15 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_15 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_15_Q : STD_LOGIC; 
  signal enable_IBUF1 : STD_LOGIC; 
  signal clk_dcm : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_16 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_16 : STD_LOGIC; 
  signal sdft_s1_im_0_3916 : STD_LOGIC; 
  signal sdft_s1_im_1_3917 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_17_Q : STD_LOGIC; 
  signal sdft_s1_im_2_3923 : STD_LOGIC; 
  signal sdft_s1_im_3_3924 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_19_Q : STD_LOGIC; 
  signal sdft_s1_im_4_3930 : STD_LOGIC; 
  signal sdft_s1_im_5_3931 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_21_Q : STD_LOGIC; 
  signal sdft_s1_im_6_3937 : STD_LOGIC; 
  signal sdft_s1_im_7_3938 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_23_Q : STD_LOGIC; 
  signal sdft_s1_im_8_3944 : STD_LOGIC; 
  signal sdft_s1_im_9_3945 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_25_Q : STD_LOGIC; 
  signal sdft_s1_im_10_3951 : STD_LOGIC; 
  signal sdft_s1_im_11_3952 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_27_Q : STD_LOGIC; 
  signal sdft_s1_im_12_3958 : STD_LOGIC; 
  signal sdft_s1_im_13_3959 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_29_Q : STD_LOGIC; 
  signal sdft_s1_im_14_3965 : STD_LOGIC; 
  signal sdft_s1_im_15_3966 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_31_Q : STD_LOGIC; 
  signal sdft_s1_im_16_3972 : STD_LOGIC; 
  signal sdft_s1_im_17_3973 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_33_Q : STD_LOGIC; 
  signal sdft_s1_im_18_3979 : STD_LOGIC; 
  signal sdft_s1_im_19_3980 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_35_Q : STD_LOGIC; 
  signal sdft_s1_im_20_3986 : STD_LOGIC; 
  signal sdft_s1_im_21_3987 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_37_Q : STD_LOGIC; 
  signal sdft_s1_im_22_3993 : STD_LOGIC; 
  signal sdft_s1_im_23_3994 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_39_Q : STD_LOGIC; 
  signal sdft_s1_im_24_4000 : STD_LOGIC; 
  signal sdft_s1_im_25_4001 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_41_Q : STD_LOGIC; 
  signal sdft_s1_im_26_4007 : STD_LOGIC; 
  signal sdft_s1_im_27_4008 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_43_Q : STD_LOGIC; 
  signal sdft_s1_im_28_4014 : STD_LOGIC; 
  signal sdft_s1_im_29_4015 : STD_LOGIC; 
  signal sdft_s1_im_30_4021 : STD_LOGIC; 
  signal sdft_s1_im_31_4022 : STD_LOGIC; 
  signal data_0_IBUF_4023 : STD_LOGIC; 
  signal data_1_IBUF_4025 : STD_LOGIC; 
  signal sdft_s1_re_16_4027 : STD_LOGIC; 
  signal sdft_s1_re_17_4028 : STD_LOGIC; 
  signal sdft_Madd_s1_re_add0000_cy_17_Q : STD_LOGIC; 
  signal data_2_IBUF_4030 : STD_LOGIC; 
  signal data_3_IBUF_4032 : STD_LOGIC; 
  signal sdft_s1_re_18_4034 : STD_LOGIC; 
  signal sdft_s1_re_19_4035 : STD_LOGIC; 
  signal sdft_Madd_s1_re_add0000_cy_19_Q : STD_LOGIC; 
  signal data_4_IBUF_4037 : STD_LOGIC; 
  signal data_5_IBUF_4039 : STD_LOGIC; 
  signal sdft_s1_re_20_4041 : STD_LOGIC; 
  signal sdft_s1_re_21_4042 : STD_LOGIC; 
  signal sdft_Madd_s1_re_add0000_cy_21_Q : STD_LOGIC; 
  signal data_6_IBUF_4044 : STD_LOGIC; 
  signal data_7_IBUF_4046 : STD_LOGIC; 
  signal sdft_s1_re_22_4048 : STD_LOGIC; 
  signal sdft_s1_re_23_4049 : STD_LOGIC; 
  signal sdft_Madd_s1_re_add0000_cy_23_Q : STD_LOGIC; 
  signal data_8_IBUF_4051 : STD_LOGIC; 
  signal data_9_IBUF_4053 : STD_LOGIC; 
  signal sdft_s1_re_24_4055 : STD_LOGIC; 
  signal sdft_s1_re_25_4056 : STD_LOGIC; 
  signal sdft_Madd_s1_re_add0000_cy_25_Q : STD_LOGIC; 
  signal data_10_IBUF_4058 : STD_LOGIC; 
  signal data_11_IBUF_4060 : STD_LOGIC; 
  signal sdft_s1_re_26_4062 : STD_LOGIC; 
  signal sdft_s1_re_27_4063 : STD_LOGIC; 
  signal sdft_Madd_s1_re_add0000_cy_27_Q : STD_LOGIC; 
  signal data_12_IBUF_4065 : STD_LOGIC; 
  signal data_13_IBUF_4067 : STD_LOGIC; 
  signal sdft_s1_re_28_4069 : STD_LOGIC; 
  signal sdft_s1_re_29_4070 : STD_LOGIC; 
  signal data_14_IBUF_4072 : STD_LOGIC; 
  signal data_15_IBUF_4074 : STD_LOGIC; 
  signal sdft_s1_re_30_4076 : STD_LOGIC; 
  signal sdft_s1_re_31_4077 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_0 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_17 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_1 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_18 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_17 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_18 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_10_Madd_cy_18_Q : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_2 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_19 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_3 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_20 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_19 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_20 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_10_Madd_cy_20_Q : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_4 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_21 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_5 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_22 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_21 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_22 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_10_Madd_cy_22_Q : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_6 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_23 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_7 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_24 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_23 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_24 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_10_Madd_cy_24_Q : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_8 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_25 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_9 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_26 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_25 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_26 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_10_Madd_cy_26_Q : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_10 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_27 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_11 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_28 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_27 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_28 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_12 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_29 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_13 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_30 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_29 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_30 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_0 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_17 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_1 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_18 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_17 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_18 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_10_Madd_cy_18_Q : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_2 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_19 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_3 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_20 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_19 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_20 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_10_Madd_cy_20_Q : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_4 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_21 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_5 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_22 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_21 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_22 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_10_Madd_cy_22_Q : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_6 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_23 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_7 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_24 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_23 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_24 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_10_Madd_cy_24_Q : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_8 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_25 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_9 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_26 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_25 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_26 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_10_Madd_cy_26_Q : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_10 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_27 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_11 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_28 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_27 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_28 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_12 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_29 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_13 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_30 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_29 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_30 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_0 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_17 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_1 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_18 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_2 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_19 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_3 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_20 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_4 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_21 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_5 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_22 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_6 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_23 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_7 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_24 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_8 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_25 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_9 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_26 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_10 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_27 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_11 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_28 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_12 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_29 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_13 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_30 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_14 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_31 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_15 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_32 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_16 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_33 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_34 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_35 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_36 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_37 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_38 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_39 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_40 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_41 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_42 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_43 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_44 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_45 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_46 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_47 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_0 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_0 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_1 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_1 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_2 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_2 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_3 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_3 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_4 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_4 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_5 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_5 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_6 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_6 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_7 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_7 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_8 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_8 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_9 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_9 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_10 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_10 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_11 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_11 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_12 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_12 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_13 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_13 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_14 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_14 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_15 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_15 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_15_Q : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_16 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_16 : STD_LOGIC; 
  signal sdft_s1_re_0_4312 : STD_LOGIC; 
  signal sdft_s1_re_1_4313 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_17_Q : STD_LOGIC; 
  signal sdft_s1_re_2_4317 : STD_LOGIC; 
  signal sdft_s1_re_3_4318 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_19_Q : STD_LOGIC; 
  signal sdft_s1_re_4_4322 : STD_LOGIC; 
  signal sdft_s1_re_5_4323 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_21_Q : STD_LOGIC; 
  signal sdft_s1_re_6_4327 : STD_LOGIC; 
  signal sdft_s1_re_7_4328 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_23_Q : STD_LOGIC; 
  signal sdft_s1_re_8_4332 : STD_LOGIC; 
  signal sdft_s1_re_9_4333 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_25_Q : STD_LOGIC; 
  signal sdft_s1_re_10_4337 : STD_LOGIC; 
  signal sdft_s1_re_11_4338 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_27_Q : STD_LOGIC; 
  signal sdft_s1_re_12_4342 : STD_LOGIC; 
  signal sdft_s1_re_13_4343 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_29_Q : STD_LOGIC; 
  signal sdft_s1_re_14_4347 : STD_LOGIC; 
  signal sdft_s1_re_15_4348 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_31_Q : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_33_Q : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_35_Q : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_37_Q : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_39_Q : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_41_Q : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_43_Q : STD_LOGIC; 
  signal sdft_counter_or0000_0 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_0 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_17 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_1 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_18 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_17 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_18 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_2 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_19 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_3 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_20 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_19 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_20 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_4 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_21 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_5 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_22 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_21 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_22 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_6 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_23 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_7 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_24 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_23 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_24 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_8 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_25 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_9 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_26 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_25 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_26 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_10 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_27 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_11 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_28 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_27 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_28 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_12 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_29 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_13 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_30 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_29 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_30 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_14 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_31 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_15 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_32 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_31 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_32 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_16 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_33 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_17 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_34 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_33 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_34 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_18 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_35 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_19 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_35 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_36 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_20 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_21 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_37 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_38 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_22 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_23 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_39 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_40 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_24 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_25 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_41 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_42 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_26 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_27 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_43 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_44 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_28 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_29 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_45 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_46 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_30 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_47 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_0 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_17 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_1 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_18 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_2 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_19 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_3 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_20 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_4 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_21 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_5 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_22 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_6 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_23 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_7 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_24 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_8 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_25 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_9 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_26 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_10 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_27 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_11 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_28 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_12 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_29 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_13 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_30 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_14 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_31 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_15 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_32 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_16 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_33 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_17 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_34 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_18 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_35 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_19 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_20 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_21 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_22 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_23 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_24 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_25 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_26 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_27 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_28 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_29 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_30 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_0 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_17 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_1 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_18 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_17 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_18 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_10_Madd_cy_18_Q : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_2 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_19 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_3 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_20 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_19 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_20 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_10_Madd_cy_20_Q : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_4 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_21 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_5 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_22 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_21 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_22 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_10_Madd_cy_22_Q : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_6 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_23 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_7 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_24 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_23 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_24 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_10_Madd_cy_24_Q : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_8 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_25 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_9 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_26 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_25 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_26 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_10_Madd_cy_26_Q : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_10 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_27 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_11 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_28 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_27 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_28 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_12 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_29 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_13 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_30 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_29 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_30 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_0 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_17 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_1 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_18 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_17 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_18 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_10_Madd_cy_18_Q : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_2 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_19 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_3 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_20 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_19 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_20 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_10_Madd_cy_20_Q : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_4 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_21 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_5 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_22 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_21 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_22 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_10_Madd_cy_22_Q : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_6 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_23 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_7 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_24 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_23 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_24 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_10_Madd_cy_24_Q : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_8 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_25 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_9 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_26 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_25 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_26 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_10_Madd_cy_26_Q : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_10 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_27 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_11 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_28 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_27 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_28 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_12 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_29 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_13 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_30 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_29 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_30 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_0 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_17 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_1 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_18 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_2 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_19 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_3 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_20 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_4 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_21 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_5 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_22 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_6 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_23 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_7 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_24 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_8 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_25 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_9 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_26 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_10 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_27 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_11 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_28 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_12 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_29 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_13 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_30 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_14 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_31 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_15 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_32 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_16 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_33 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_34 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_35 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_36 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_37 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_38 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_39 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_40 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_41 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_42 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_43 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_44 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_45 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_46 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_47 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_0 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_17 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_1 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_18 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_2 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_19 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_3 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_20 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_4 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_21 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_5 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_22 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_6 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_23 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_7 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_24 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_8 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_25 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_9 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_26 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_10 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_27 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_11 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_28 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_12 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_29 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_13 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_30 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_14 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_31 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_15 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_32 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_16 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_33 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_17 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_34 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_18 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_35 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_19 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_20 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_21 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_22 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_23 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_24 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_25 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_26 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_27 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_28 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_29 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_30 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_0 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_17 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_1 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_18 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_17 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_18 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_2 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_19 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_3 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_20 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_19 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_20 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_4 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_21 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_5 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_22 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_21 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_22 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_6 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_23 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_7 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_24 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_23 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_24 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_8 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_25 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_9 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_26 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_25 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_26 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_10 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_27 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_11 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_28 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_27 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_28 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_12 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_29 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_13 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_30 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_29 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_30 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_14 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_31 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_15 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_32 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_31 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_32 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_16 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_33 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_17 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_34 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_33 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_34 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_18 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_35 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_19 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_35 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_36 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_20 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_21 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_37 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_38 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_22 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_23 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_39 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_40 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_24 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_25 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_41 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_42 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_26 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_27 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_43 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_44 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_28 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_29 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_45 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_46 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_30 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_47 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_0 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_1 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_2 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_3 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_4 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_5 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_6 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_7 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_8 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_9 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_10 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_11 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_12 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_13 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_14 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_15 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_16 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_0 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_1 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_2 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_3 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_4 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_5 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_6 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_7 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_8 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_9 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_10 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_11 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_12 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_13 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_14 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_15 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_16 : STD_LOGIC; 
  signal sdft_done_4933 : STD_LOGIC; 
  signal locked_out_OBUF_4934 : STD_LOGIC; 
  signal enable_IBUF_4935 : STD_LOGIC; 
  signal Inst_dcm_CLK0_BUF : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_17 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_16 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_15 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_14 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_13 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_12 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_11 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_10 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_9 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_8 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_7 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_6 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_5 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_4 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_3 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_2 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_1 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_0 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_17 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_16 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_15 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_14 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_13 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_12 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_11 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_10 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_9 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_8 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_7 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_6 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_5 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_4 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_3 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_2 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_1 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_0 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_17 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_16 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_15 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_14 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_13 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_12 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_11 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_10 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_9 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_8 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_7 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_6 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_5 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_4 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_3 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_2 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_1 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_0 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_17 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_16 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_15 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_14 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_13 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_12 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_11 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_10 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_9 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_8 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_7 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_6 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_5 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_4 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_3 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_2 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_1 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_0 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_17 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_16 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_15 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_14 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_13 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_12 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_11 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_10 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_9 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_8 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_7 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_6 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_5 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_4 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_3 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_2 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_1 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_0 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_17 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_16 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_15 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_14 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_13 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_12 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_11 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_10 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_9 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_8 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_7 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_6 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_5 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_4 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_3 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_2 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_1 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_0 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_17 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_16 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_15 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_14 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_13 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_12 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_11 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_10 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_9 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_8 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_7 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_6 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_5 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_4 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_3 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_2 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_1 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_0 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_17 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_16 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_15 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_14 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_13 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_12 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_11 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_10 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_9 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_8 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_7 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_6 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_5 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_4 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_3 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_2 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_1 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_0 : STD_LOGIC; 
  signal sdft_counter_cmp_eq000011 : STD_LOGIC; 
  signal sdft_counter_cmp_eq00004_5082 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_11_CY0F_5268 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_11_CYSELF_5259 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_11_CYMUXFAST_5258 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_11_CYAND_5257 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_11_FASTCARRY_5256 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_11_CYMUXG2_5255 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_11_CYMUXF2_5254 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_11_CY0G_5253 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_11_CYSELG_5245 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_1_CYINIT_5113 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_1_CY0F_5112 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_1_CYSELF_5104 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_1_BXINV_5102 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_1_CYMUXG_5101 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_0_Q : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_1_CY0G_5099 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_1_CYSELG_5091 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_9_CY0F_5237 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_9_CYSELF_5228 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_9_CYMUXFAST_5227 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_9_CYAND_5226 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_9_FASTCARRY_5225 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_9_CYMUXG2_5224 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_9_CYMUXF2_5223 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_9_CY0G_5222 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_9_CYSELG_5214 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_13_CY0F_5299 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_13_CYSELF_5290 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_13_CYMUXFAST_5289 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_13_CYAND_5288 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_13_FASTCARRY_5287 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_13_CYMUXG2_5286 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_13_CYMUXF2_5285 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_13_CY0G_5284 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_13_CYSELG_5276 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_5_CY0F_5175 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_5_CYSELF_5166 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_5_CYMUXFAST_5165 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_5_CYAND_5164 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_5_FASTCARRY_5163 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_5_CYMUXG2_5162 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_5_CYMUXF2_5161 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_5_CY0G_5160 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_5_CYSELG_5152 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_3_CY0F_5144 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_3_CYSELF_5135 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_3_CYMUXFAST_5134 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_3_CYAND_5133 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_3_FASTCARRY_5132 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_3_CYMUXG2_5131 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_3_CYMUXF2_5130 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_3_CY0G_5129 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_3_CYSELG_5121 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_7_CY0F_5206 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_7_CYSELF_5197 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_7_CYMUXFAST_5196 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_7_CYAND_5195 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_7_FASTCARRY_5194 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_7_CYMUXG2_5193 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_7_CYMUXF2_5192 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_7_CY0G_5191 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_7_CYSELG_5183 : STD_LOGIC; 
  signal sdft_s1_im_4_DXMUX_5485 : STD_LOGIC; 
  signal sdft_s1_im_4_XORF_5483 : STD_LOGIC; 
  signal sdft_s1_im_4_CYINIT_5482 : STD_LOGIC; 
  signal sdft_s1_im_4_CY0F_5481 : STD_LOGIC; 
  signal sdft_s1_im_4_DYMUX_5468 : STD_LOGIC; 
  signal sdft_s1_im_4_XORG_5466 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_20_Q : STD_LOGIC; 
  signal sdft_s1_im_4_CYSELF_5464 : STD_LOGIC; 
  signal sdft_s1_im_4_CYMUXFAST_5463 : STD_LOGIC; 
  signal sdft_s1_im_4_CYAND_5462 : STD_LOGIC; 
  signal sdft_s1_im_4_FASTCARRY_5461 : STD_LOGIC; 
  signal sdft_s1_im_4_CYMUXG2_5460 : STD_LOGIC; 
  signal sdft_s1_im_4_CYMUXF2_5459 : STD_LOGIC; 
  signal sdft_s1_im_4_CY0G_5458 : STD_LOGIC; 
  signal sdft_s1_im_4_CYSELG_5450 : STD_LOGIC; 
  signal sdft_s1_im_4_CLKINV_5448 : STD_LOGIC; 
  signal sdft_s1_im_4_CEINV_5447 : STD_LOGIC; 
  signal sdft_s1_im_2_DXMUX_5432 : STD_LOGIC; 
  signal sdft_s1_im_2_XORF_5430 : STD_LOGIC; 
  signal sdft_s1_im_2_CYINIT_5429 : STD_LOGIC; 
  signal sdft_s1_im_2_CY0F_5428 : STD_LOGIC; 
  signal sdft_s1_im_2_DYMUX_5415 : STD_LOGIC; 
  signal sdft_s1_im_2_XORG_5413 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_18_Q : STD_LOGIC; 
  signal sdft_s1_im_2_CYSELF_5411 : STD_LOGIC; 
  signal sdft_s1_im_2_CYMUXFAST_5410 : STD_LOGIC; 
  signal sdft_s1_im_2_CYAND_5409 : STD_LOGIC; 
  signal sdft_s1_im_2_FASTCARRY_5408 : STD_LOGIC; 
  signal sdft_s1_im_2_CYMUXG2_5407 : STD_LOGIC; 
  signal sdft_s1_im_2_CYMUXF2_5406 : STD_LOGIC; 
  signal sdft_s1_im_2_CY0G_5405 : STD_LOGIC; 
  signal sdft_s1_im_2_CYSELG_5397 : STD_LOGIC; 
  signal sdft_s1_im_2_CLKINV_5395 : STD_LOGIC; 
  signal sdft_s1_im_2_CEINV_5394 : STD_LOGIC; 
  signal sdft_s1_im_0_DXMUX_5379 : STD_LOGIC; 
  signal sdft_s1_im_0_XORF_5377 : STD_LOGIC; 
  signal sdft_s1_im_0_CYINIT_5376 : STD_LOGIC; 
  signal sdft_s1_im_0_CY0F_5375 : STD_LOGIC; 
  signal sdft_s1_im_0_DYMUX_5362 : STD_LOGIC; 
  signal sdft_s1_im_0_XORG_5360 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_16_Q : STD_LOGIC; 
  signal sdft_s1_im_0_CYSELF_5358 : STD_LOGIC; 
  signal sdft_s1_im_0_CYMUXFAST_5357 : STD_LOGIC; 
  signal sdft_s1_im_0_CYAND_5356 : STD_LOGIC; 
  signal sdft_s1_im_0_FASTCARRY_5355 : STD_LOGIC; 
  signal sdft_s1_im_0_CYMUXG2_5354 : STD_LOGIC; 
  signal sdft_s1_im_0_CYMUXF2_5353 : STD_LOGIC; 
  signal sdft_s1_im_0_CY0G_5352 : STD_LOGIC; 
  signal sdft_s1_im_0_CYSELG_5344 : STD_LOGIC; 
  signal sdft_s1_im_0_CLKINV_5342 : STD_LOGIC; 
  signal sdft_s1_im_0_CEINV_5341 : STD_LOGIC; 
  signal sdft_s1_im_6_DXMUX_5538 : STD_LOGIC; 
  signal sdft_s1_im_6_XORF_5536 : STD_LOGIC; 
  signal sdft_s1_im_6_CYINIT_5535 : STD_LOGIC; 
  signal sdft_s1_im_6_CY0F_5534 : STD_LOGIC; 
  signal sdft_s1_im_6_DYMUX_5521 : STD_LOGIC; 
  signal sdft_s1_im_6_XORG_5519 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_22_Q : STD_LOGIC; 
  signal sdft_s1_im_6_CYSELF_5517 : STD_LOGIC; 
  signal sdft_s1_im_6_CYMUXFAST_5516 : STD_LOGIC; 
  signal sdft_s1_im_6_CYAND_5515 : STD_LOGIC; 
  signal sdft_s1_im_6_FASTCARRY_5514 : STD_LOGIC; 
  signal sdft_s1_im_6_CYMUXG2_5513 : STD_LOGIC; 
  signal sdft_s1_im_6_CYMUXF2_5512 : STD_LOGIC; 
  signal sdft_s1_im_6_CY0G_5511 : STD_LOGIC; 
  signal sdft_s1_im_6_CYSELG_5503 : STD_LOGIC; 
  signal sdft_s1_im_6_CLKINV_5501 : STD_LOGIC; 
  signal sdft_s1_im_6_CEINV_5500 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_15_CY0F_5330 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_15_CYSELF_5321 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_15_CYMUXFAST_5320 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_15_CYAND_5319 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_15_FASTCARRY_5318 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_15_CYMUXG2_5317 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_15_CYMUXF2_5316 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_15_CY0G_5315 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_15_CYSELG_5307 : STD_LOGIC; 
  signal sdft_s1_im_10_DXMUX_5644 : STD_LOGIC; 
  signal sdft_s1_im_10_XORF_5642 : STD_LOGIC; 
  signal sdft_s1_im_10_CYINIT_5641 : STD_LOGIC; 
  signal sdft_s1_im_10_CY0F_5640 : STD_LOGIC; 
  signal sdft_s1_im_10_DYMUX_5627 : STD_LOGIC; 
  signal sdft_s1_im_10_XORG_5625 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_26_Q : STD_LOGIC; 
  signal sdft_s1_im_10_CYSELF_5623 : STD_LOGIC; 
  signal sdft_s1_im_10_CYMUXFAST_5622 : STD_LOGIC; 
  signal sdft_s1_im_10_CYAND_5621 : STD_LOGIC; 
  signal sdft_s1_im_10_FASTCARRY_5620 : STD_LOGIC; 
  signal sdft_s1_im_10_CYMUXG2_5619 : STD_LOGIC; 
  signal sdft_s1_im_10_CYMUXF2_5618 : STD_LOGIC; 
  signal sdft_s1_im_10_CY0G_5617 : STD_LOGIC; 
  signal sdft_s1_im_10_CYSELG_5609 : STD_LOGIC; 
  signal sdft_s1_im_10_CLKINV_5607 : STD_LOGIC; 
  signal sdft_s1_im_10_CEINV_5606 : STD_LOGIC; 
  signal sdft_s1_im_8_DXMUX_5591 : STD_LOGIC; 
  signal sdft_s1_im_8_XORF_5589 : STD_LOGIC; 
  signal sdft_s1_im_8_CYINIT_5588 : STD_LOGIC; 
  signal sdft_s1_im_8_CY0F_5587 : STD_LOGIC; 
  signal sdft_s1_im_8_DYMUX_5574 : STD_LOGIC; 
  signal sdft_s1_im_8_XORG_5572 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_24_Q : STD_LOGIC; 
  signal sdft_s1_im_8_CYSELF_5570 : STD_LOGIC; 
  signal sdft_s1_im_8_CYMUXFAST_5569 : STD_LOGIC; 
  signal sdft_s1_im_8_CYAND_5568 : STD_LOGIC; 
  signal sdft_s1_im_8_FASTCARRY_5567 : STD_LOGIC; 
  signal sdft_s1_im_8_CYMUXG2_5566 : STD_LOGIC; 
  signal sdft_s1_im_8_CYMUXF2_5565 : STD_LOGIC; 
  signal sdft_s1_im_8_CY0G_5564 : STD_LOGIC; 
  signal sdft_s1_im_8_CYSELG_5556 : STD_LOGIC; 
  signal sdft_s1_im_8_CLKINV_5554 : STD_LOGIC; 
  signal sdft_s1_im_8_CEINV_5553 : STD_LOGIC; 
  signal sdft_s1_im_12_DXMUX_5697 : STD_LOGIC; 
  signal sdft_s1_im_12_XORF_5695 : STD_LOGIC; 
  signal sdft_s1_im_12_CYINIT_5694 : STD_LOGIC; 
  signal sdft_s1_im_12_CY0F_5693 : STD_LOGIC; 
  signal sdft_s1_im_12_DYMUX_5680 : STD_LOGIC; 
  signal sdft_s1_im_12_XORG_5678 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_28_Q : STD_LOGIC; 
  signal sdft_s1_im_12_CYSELF_5676 : STD_LOGIC; 
  signal sdft_s1_im_12_CYMUXFAST_5675 : STD_LOGIC; 
  signal sdft_s1_im_12_CYAND_5674 : STD_LOGIC; 
  signal sdft_s1_im_12_FASTCARRY_5673 : STD_LOGIC; 
  signal sdft_s1_im_12_CYMUXG2_5672 : STD_LOGIC; 
  signal sdft_s1_im_12_CYMUXF2_5671 : STD_LOGIC; 
  signal sdft_s1_im_12_CY0G_5670 : STD_LOGIC; 
  signal sdft_s1_im_12_CYSELG_5662 : STD_LOGIC; 
  signal sdft_s1_im_12_CLKINV_5660 : STD_LOGIC; 
  signal sdft_s1_im_12_CEINV_5659 : STD_LOGIC; 
  signal sdft_re64_mult0000_29_XORF_7376 : STD_LOGIC; 
  signal sdft_re64_mult0000_29_CYINIT_7375 : STD_LOGIC; 
  signal sdft_re64_mult0000_29_CY0F_7374 : STD_LOGIC; 
  signal sdft_re64_mult0000_29_XORG_7364 : STD_LOGIC; 
  signal sdft_re64_mult0000_29_CYSELF_7362 : STD_LOGIC; 
  signal sdft_re64_mult0000_29_CYMUXFAST_7361 : STD_LOGIC; 
  signal sdft_re64_mult0000_29_CYAND_7360 : STD_LOGIC; 
  signal sdft_re64_mult0000_29_FASTCARRY_7359 : STD_LOGIC; 
  signal sdft_re64_mult0000_29_CYMUXG2_7358 : STD_LOGIC; 
  signal sdft_re64_mult0000_29_CYMUXF2_7357 : STD_LOGIC; 
  signal sdft_re64_mult0000_29_CY0G_7356 : STD_LOGIC; 
  signal sdft_re64_mult0000_29_CYSELG_7348 : STD_LOGIC; 
  signal sdft_re64_mult0000_21_XORF_7220 : STD_LOGIC; 
  signal sdft_re64_mult0000_21_CYINIT_7219 : STD_LOGIC; 
  signal sdft_re64_mult0000_21_CY0F_7218 : STD_LOGIC; 
  signal sdft_re64_mult0000_21_XORG_7208 : STD_LOGIC; 
  signal sdft_re64_mult0000_21_CYSELF_7206 : STD_LOGIC; 
  signal sdft_re64_mult0000_21_CYMUXFAST_7205 : STD_LOGIC; 
  signal sdft_re64_mult0000_21_CYAND_7204 : STD_LOGIC; 
  signal sdft_re64_mult0000_21_FASTCARRY_7203 : STD_LOGIC; 
  signal sdft_re64_mult0000_21_CYMUXG2_7202 : STD_LOGIC; 
  signal sdft_re64_mult0000_21_CYMUXF2_7201 : STD_LOGIC; 
  signal sdft_re64_mult0000_21_CY0G_7200 : STD_LOGIC; 
  signal sdft_re64_mult0000_21_CYSELG_7192 : STD_LOGIC; 
  signal sdft_re64_mult0000_23_XORF_7259 : STD_LOGIC; 
  signal sdft_re64_mult0000_23_CYINIT_7258 : STD_LOGIC; 
  signal sdft_re64_mult0000_23_CY0F_7257 : STD_LOGIC; 
  signal sdft_re64_mult0000_23_XORG_7247 : STD_LOGIC; 
  signal sdft_re64_mult0000_23_CYSELF_7245 : STD_LOGIC; 
  signal sdft_re64_mult0000_23_CYMUXFAST_7244 : STD_LOGIC; 
  signal sdft_re64_mult0000_23_CYAND_7243 : STD_LOGIC; 
  signal sdft_re64_mult0000_23_FASTCARRY_7242 : STD_LOGIC; 
  signal sdft_re64_mult0000_23_CYMUXG2_7241 : STD_LOGIC; 
  signal sdft_re64_mult0000_23_CYMUXF2_7240 : STD_LOGIC; 
  signal sdft_re64_mult0000_23_CY0G_7239 : STD_LOGIC; 
  signal sdft_re64_mult0000_23_CYSELG_7231 : STD_LOGIC; 
  signal sdft_re64_mult0000_25_XORF_7298 : STD_LOGIC; 
  signal sdft_re64_mult0000_25_CYINIT_7297 : STD_LOGIC; 
  signal sdft_re64_mult0000_25_CY0F_7296 : STD_LOGIC; 
  signal sdft_re64_mult0000_25_XORG_7286 : STD_LOGIC; 
  signal sdft_re64_mult0000_25_CYSELF_7284 : STD_LOGIC; 
  signal sdft_re64_mult0000_25_CYMUXFAST_7283 : STD_LOGIC; 
  signal sdft_re64_mult0000_25_CYAND_7282 : STD_LOGIC; 
  signal sdft_re64_mult0000_25_FASTCARRY_7281 : STD_LOGIC; 
  signal sdft_re64_mult0000_25_CYMUXG2_7280 : STD_LOGIC; 
  signal sdft_re64_mult0000_25_CYMUXF2_7279 : STD_LOGIC; 
  signal sdft_re64_mult0000_25_CY0G_7278 : STD_LOGIC; 
  signal sdft_re64_mult0000_25_CYSELG_7270 : STD_LOGIC; 
  signal sdft_re64_mult0000_19_XORF_7181 : STD_LOGIC; 
  signal sdft_re64_mult0000_19_CYINIT_7180 : STD_LOGIC; 
  signal sdft_re64_mult0000_19_CY0F_7179 : STD_LOGIC; 
  signal sdft_re64_mult0000_19_XORG_7169 : STD_LOGIC; 
  signal sdft_re64_mult0000_19_CYSELF_7167 : STD_LOGIC; 
  signal sdft_re64_mult0000_19_CYMUXFAST_7166 : STD_LOGIC; 
  signal sdft_re64_mult0000_19_CYAND_7165 : STD_LOGIC; 
  signal sdft_re64_mult0000_19_FASTCARRY_7164 : STD_LOGIC; 
  signal sdft_re64_mult0000_19_CYMUXG2_7163 : STD_LOGIC; 
  signal sdft_re64_mult0000_19_CYMUXF2_7162 : STD_LOGIC; 
  signal sdft_re64_mult0000_19_CY0G_7161 : STD_LOGIC; 
  signal sdft_re64_mult0000_19_CYSELG_7153 : STD_LOGIC; 
  signal sdft_re64_mult0000_35_XORF_7493 : STD_LOGIC; 
  signal sdft_re64_mult0000_35_CYINIT_7492 : STD_LOGIC; 
  signal sdft_re64_mult0000_35_CY0F_7491 : STD_LOGIC; 
  signal sdft_re64_mult0000_35_XORG_7481 : STD_LOGIC; 
  signal sdft_re64_mult0000_35_CYSELF_7479 : STD_LOGIC; 
  signal sdft_re64_mult0000_35_CYMUXFAST_7478 : STD_LOGIC; 
  signal sdft_re64_mult0000_35_CYAND_7477 : STD_LOGIC; 
  signal sdft_re64_mult0000_35_FASTCARRY_7476 : STD_LOGIC; 
  signal sdft_re64_mult0000_35_CYMUXG2_7475 : STD_LOGIC; 
  signal sdft_re64_mult0000_35_CYMUXF2_7474 : STD_LOGIC; 
  signal sdft_re64_mult0000_35_CY0G_7473 : STD_LOGIC; 
  signal sdft_re64_mult0000_35_CYSELG_7465 : STD_LOGIC; 
  signal sdft_re64_mult0000_31_XORF_7415 : STD_LOGIC; 
  signal sdft_re64_mult0000_31_CYINIT_7414 : STD_LOGIC; 
  signal sdft_re64_mult0000_31_CY0F_7413 : STD_LOGIC; 
  signal sdft_re64_mult0000_31_XORG_7403 : STD_LOGIC; 
  signal sdft_re64_mult0000_31_CYSELF_7401 : STD_LOGIC; 
  signal sdft_re64_mult0000_31_CYMUXFAST_7400 : STD_LOGIC; 
  signal sdft_re64_mult0000_31_CYAND_7399 : STD_LOGIC; 
  signal sdft_re64_mult0000_31_FASTCARRY_7398 : STD_LOGIC; 
  signal sdft_re64_mult0000_31_CYMUXG2_7397 : STD_LOGIC; 
  signal sdft_re64_mult0000_31_CYMUXF2_7396 : STD_LOGIC; 
  signal sdft_re64_mult0000_31_CY0G_7395 : STD_LOGIC; 
  signal sdft_re64_mult0000_31_CYSELG_7387 : STD_LOGIC; 
  signal sdft_re64_mult0000_33_XORF_7454 : STD_LOGIC; 
  signal sdft_re64_mult0000_33_CYINIT_7453 : STD_LOGIC; 
  signal sdft_re64_mult0000_33_CY0F_7452 : STD_LOGIC; 
  signal sdft_re64_mult0000_33_XORG_7442 : STD_LOGIC; 
  signal sdft_re64_mult0000_33_CYSELF_7440 : STD_LOGIC; 
  signal sdft_re64_mult0000_33_CYMUXFAST_7439 : STD_LOGIC; 
  signal sdft_re64_mult0000_33_CYAND_7438 : STD_LOGIC; 
  signal sdft_re64_mult0000_33_FASTCARRY_7437 : STD_LOGIC; 
  signal sdft_re64_mult0000_33_CYMUXG2_7436 : STD_LOGIC; 
  signal sdft_re64_mult0000_33_CYMUXF2_7435 : STD_LOGIC; 
  signal sdft_re64_mult0000_33_CY0G_7434 : STD_LOGIC; 
  signal sdft_re64_mult0000_33_CYSELG_7426 : STD_LOGIC; 
  signal sdft_re64_mult0000_27_XORF_7337 : STD_LOGIC; 
  signal sdft_re64_mult0000_27_CYINIT_7336 : STD_LOGIC; 
  signal sdft_re64_mult0000_27_CY0F_7335 : STD_LOGIC; 
  signal sdft_re64_mult0000_27_XORG_7325 : STD_LOGIC; 
  signal sdft_re64_mult0000_27_CYSELF_7323 : STD_LOGIC; 
  signal sdft_re64_mult0000_27_CYMUXFAST_7322 : STD_LOGIC; 
  signal sdft_re64_mult0000_27_CYAND_7321 : STD_LOGIC; 
  signal sdft_re64_mult0000_27_FASTCARRY_7320 : STD_LOGIC; 
  signal sdft_re64_mult0000_27_CYMUXG2_7319 : STD_LOGIC; 
  signal sdft_re64_mult0000_27_CYMUXF2_7318 : STD_LOGIC; 
  signal sdft_re64_mult0000_27_CY0G_7317 : STD_LOGIC; 
  signal sdft_re64_mult0000_27_CYSELG_7309 : STD_LOGIC; 
  signal sdft_re64_mult0000_37_XORF_7532 : STD_LOGIC; 
  signal sdft_re64_mult0000_37_CYINIT_7531 : STD_LOGIC; 
  signal sdft_re64_mult0000_37_CY0F_7530 : STD_LOGIC; 
  signal sdft_re64_mult0000_37_XORG_7520 : STD_LOGIC; 
  signal sdft_re64_mult0000_37_CYSELF_7518 : STD_LOGIC; 
  signal sdft_re64_mult0000_37_CYMUXFAST_7517 : STD_LOGIC; 
  signal sdft_re64_mult0000_37_CYAND_7516 : STD_LOGIC; 
  signal sdft_re64_mult0000_37_FASTCARRY_7515 : STD_LOGIC; 
  signal sdft_re64_mult0000_37_CYMUXG2_7514 : STD_LOGIC; 
  signal sdft_re64_mult0000_37_CYMUXF2_7513 : STD_LOGIC; 
  signal sdft_re64_mult0000_37_CY0G_7512 : STD_LOGIC; 
  signal sdft_re64_mult0000_37_CYSELG_7504 : STD_LOGIC; 
  signal sdft_re64_sub0000_32_XORF_8413 : STD_LOGIC; 
  signal sdft_re64_sub0000_32_CYINIT_8412 : STD_LOGIC; 
  signal sdft_re64_sub0000_32_CY0F_8411 : STD_LOGIC; 
  signal sdft_re64_sub0000_32_XORG_8401 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_32_Q : STD_LOGIC; 
  signal sdft_re64_sub0000_32_CYSELF_8399 : STD_LOGIC; 
  signal sdft_re64_sub0000_32_CYMUXFAST_8398 : STD_LOGIC; 
  signal sdft_re64_sub0000_32_CYAND_8397 : STD_LOGIC; 
  signal sdft_re64_sub0000_32_FASTCARRY_8396 : STD_LOGIC; 
  signal sdft_re64_sub0000_32_CYMUXG2_8395 : STD_LOGIC; 
  signal sdft_re64_sub0000_32_CYMUXF2_8394 : STD_LOGIC; 
  signal sdft_re64_sub0000_32_CY0G_8393 : STD_LOGIC; 
  signal sdft_re64_sub0000_32_CYSELG_8385 : STD_LOGIC; 
  signal sdft_s1_re_6_DXMUX_8159 : STD_LOGIC; 
  signal sdft_s1_re_6_XORF_8157 : STD_LOGIC; 
  signal sdft_s1_re_6_CYINIT_8156 : STD_LOGIC; 
  signal sdft_s1_re_6_CY0F_8155 : STD_LOGIC; 
  signal sdft_s1_re_6_DYMUX_8142 : STD_LOGIC; 
  signal sdft_s1_re_6_XORG_8140 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_22_Q : STD_LOGIC; 
  signal sdft_s1_re_6_CYSELF_8138 : STD_LOGIC; 
  signal sdft_s1_re_6_CYMUXFAST_8137 : STD_LOGIC; 
  signal sdft_s1_re_6_CYAND_8136 : STD_LOGIC; 
  signal sdft_s1_re_6_FASTCARRY_8135 : STD_LOGIC; 
  signal sdft_s1_re_6_CYMUXG2_8134 : STD_LOGIC; 
  signal sdft_s1_re_6_CYMUXF2_8133 : STD_LOGIC; 
  signal sdft_s1_re_6_CY0G_8132 : STD_LOGIC; 
  signal sdft_s1_re_6_CYSELG_8124 : STD_LOGIC; 
  signal sdft_s1_re_6_CLKINV_8122 : STD_LOGIC; 
  signal sdft_s1_re_6_CEINV_8121 : STD_LOGIC; 
  signal sdft_s1_re_10_DXMUX_8265 : STD_LOGIC; 
  signal sdft_s1_re_10_XORF_8263 : STD_LOGIC; 
  signal sdft_s1_re_10_CYINIT_8262 : STD_LOGIC; 
  signal sdft_s1_re_10_CY0F_8261 : STD_LOGIC; 
  signal sdft_s1_re_10_DYMUX_8248 : STD_LOGIC; 
  signal sdft_s1_re_10_XORG_8246 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_26_Q : STD_LOGIC; 
  signal sdft_s1_re_10_CYSELF_8244 : STD_LOGIC; 
  signal sdft_s1_re_10_CYMUXFAST_8243 : STD_LOGIC; 
  signal sdft_s1_re_10_CYAND_8242 : STD_LOGIC; 
  signal sdft_s1_re_10_FASTCARRY_8241 : STD_LOGIC; 
  signal sdft_s1_re_10_CYMUXG2_8240 : STD_LOGIC; 
  signal sdft_s1_re_10_CYMUXF2_8239 : STD_LOGIC; 
  signal sdft_s1_re_10_CY0G_8238 : STD_LOGIC; 
  signal sdft_s1_re_10_CYSELG_8230 : STD_LOGIC; 
  signal sdft_s1_re_10_CLKINV_8228 : STD_LOGIC; 
  signal sdft_s1_re_10_CEINV_8227 : STD_LOGIC; 
  signal sdft_s1_re_12_DXMUX_8318 : STD_LOGIC; 
  signal sdft_s1_re_12_XORF_8316 : STD_LOGIC; 
  signal sdft_s1_re_12_CYINIT_8315 : STD_LOGIC; 
  signal sdft_s1_re_12_CY0F_8314 : STD_LOGIC; 
  signal sdft_s1_re_12_DYMUX_8301 : STD_LOGIC; 
  signal sdft_s1_re_12_XORG_8299 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_28_Q : STD_LOGIC; 
  signal sdft_s1_re_12_CYSELF_8297 : STD_LOGIC; 
  signal sdft_s1_re_12_CYMUXFAST_8296 : STD_LOGIC; 
  signal sdft_s1_re_12_CYAND_8295 : STD_LOGIC; 
  signal sdft_s1_re_12_FASTCARRY_8294 : STD_LOGIC; 
  signal sdft_s1_re_12_CYMUXG2_8293 : STD_LOGIC; 
  signal sdft_s1_re_12_CYMUXF2_8292 : STD_LOGIC; 
  signal sdft_s1_re_12_CY0G_8291 : STD_LOGIC; 
  signal sdft_s1_re_12_CYSELG_8283 : STD_LOGIC; 
  signal sdft_s1_re_12_CLKINV_8281 : STD_LOGIC; 
  signal sdft_s1_re_12_CEINV_8280 : STD_LOGIC; 
  signal sdft_s1_re_8_DXMUX_8212 : STD_LOGIC; 
  signal sdft_s1_re_8_XORF_8210 : STD_LOGIC; 
  signal sdft_s1_re_8_CYINIT_8209 : STD_LOGIC; 
  signal sdft_s1_re_8_CY0F_8208 : STD_LOGIC; 
  signal sdft_s1_re_8_DYMUX_8195 : STD_LOGIC; 
  signal sdft_s1_re_8_XORG_8193 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_24_Q : STD_LOGIC; 
  signal sdft_s1_re_8_CYSELF_8191 : STD_LOGIC; 
  signal sdft_s1_re_8_CYMUXFAST_8190 : STD_LOGIC; 
  signal sdft_s1_re_8_CYAND_8189 : STD_LOGIC; 
  signal sdft_s1_re_8_FASTCARRY_8188 : STD_LOGIC; 
  signal sdft_s1_re_8_CYMUXG2_8187 : STD_LOGIC; 
  signal sdft_s1_re_8_CYMUXF2_8186 : STD_LOGIC; 
  signal sdft_s1_re_8_CY0G_8185 : STD_LOGIC; 
  signal sdft_s1_re_8_CYSELG_8177 : STD_LOGIC; 
  signal sdft_s1_re_8_CLKINV_8175 : STD_LOGIC; 
  signal sdft_s1_re_8_CEINV_8174 : STD_LOGIC; 
  signal sdft_s1_re_14_DXMUX_8371 : STD_LOGIC; 
  signal sdft_s1_re_14_XORF_8369 : STD_LOGIC; 
  signal sdft_s1_re_14_CYINIT_8368 : STD_LOGIC; 
  signal sdft_s1_re_14_CY0F_8367 : STD_LOGIC; 
  signal sdft_s1_re_14_DYMUX_8354 : STD_LOGIC; 
  signal sdft_s1_re_14_XORG_8352 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_30_Q : STD_LOGIC; 
  signal sdft_s1_re_14_CYSELF_8350 : STD_LOGIC; 
  signal sdft_s1_re_14_CYMUXFAST_8349 : STD_LOGIC; 
  signal sdft_s1_re_14_CYAND_8348 : STD_LOGIC; 
  signal sdft_s1_re_14_FASTCARRY_8347 : STD_LOGIC; 
  signal sdft_s1_re_14_CYMUXG2_8346 : STD_LOGIC; 
  signal sdft_s1_re_14_CYMUXF2_8345 : STD_LOGIC; 
  signal sdft_s1_re_14_CY0G_8344 : STD_LOGIC; 
  signal sdft_s1_re_14_CYSELG_8336 : STD_LOGIC; 
  signal sdft_s1_re_14_CLKINV_8334 : STD_LOGIC; 
  signal sdft_s1_re_14_CEINV_8333 : STD_LOGIC; 
  signal sdft_s1_re_2_DXMUX_8053 : STD_LOGIC; 
  signal sdft_s1_re_2_XORF_8051 : STD_LOGIC; 
  signal sdft_s1_re_2_CYINIT_8050 : STD_LOGIC; 
  signal sdft_s1_re_2_CY0F_8049 : STD_LOGIC; 
  signal sdft_s1_re_2_DYMUX_8036 : STD_LOGIC; 
  signal sdft_s1_re_2_XORG_8034 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_18_Q : STD_LOGIC; 
  signal sdft_s1_re_2_CYSELF_8032 : STD_LOGIC; 
  signal sdft_s1_re_2_CYMUXFAST_8031 : STD_LOGIC; 
  signal sdft_s1_re_2_CYAND_8030 : STD_LOGIC; 
  signal sdft_s1_re_2_FASTCARRY_8029 : STD_LOGIC; 
  signal sdft_s1_re_2_CYMUXG2_8028 : STD_LOGIC; 
  signal sdft_s1_re_2_CYMUXF2_8027 : STD_LOGIC; 
  signal sdft_s1_re_2_CY0G_8026 : STD_LOGIC; 
  signal sdft_s1_re_2_CYSELG_8018 : STD_LOGIC; 
  signal sdft_s1_re_2_CLKINV_8016 : STD_LOGIC; 
  signal sdft_s1_re_2_CEINV_8015 : STD_LOGIC; 
  signal sdft_s1_re_4_DXMUX_8106 : STD_LOGIC; 
  signal sdft_s1_re_4_XORF_8104 : STD_LOGIC; 
  signal sdft_s1_re_4_CYINIT_8103 : STD_LOGIC; 
  signal sdft_s1_re_4_CY0F_8102 : STD_LOGIC; 
  signal sdft_s1_re_4_DYMUX_8089 : STD_LOGIC; 
  signal sdft_s1_re_4_XORG_8087 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_20_Q : STD_LOGIC; 
  signal sdft_s1_re_4_CYSELF_8085 : STD_LOGIC; 
  signal sdft_s1_re_4_CYMUXFAST_8084 : STD_LOGIC; 
  signal sdft_s1_re_4_CYAND_8083 : STD_LOGIC; 
  signal sdft_s1_re_4_FASTCARRY_8082 : STD_LOGIC; 
  signal sdft_s1_re_4_CYMUXG2_8081 : STD_LOGIC; 
  signal sdft_s1_re_4_CYMUXF2_8080 : STD_LOGIC; 
  signal sdft_s1_re_4_CY0G_8079 : STD_LOGIC; 
  signal sdft_s1_re_4_CYSELG_8071 : STD_LOGIC; 
  signal sdft_s1_re_4_CLKINV_8069 : STD_LOGIC; 
  signal sdft_s1_re_4_CEINV_8068 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_11_CY0F_7889 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_11_CYSELF_7880 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_11_CYMUXFAST_7879 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_11_CYAND_7878 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_11_FASTCARRY_7877 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_11_CYMUXG2_7876 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_11_CYMUXF2_7875 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_11_CY0G_7874 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_11_CYSELG_7866 : STD_LOGIC; 
  signal sdft_re64_mult0000_47_XORF_7703 : STD_LOGIC; 
  signal sdft_re64_mult0000_47_CYINIT_7702 : STD_LOGIC; 
  signal sdft_re64_mult0000_43_XORF_7649 : STD_LOGIC; 
  signal sdft_re64_mult0000_43_CYINIT_7648 : STD_LOGIC; 
  signal sdft_re64_mult0000_43_CY0F_7647 : STD_LOGIC; 
  signal sdft_re64_mult0000_43_XORG_7637 : STD_LOGIC; 
  signal sdft_re64_mult0000_43_CYSELF_7635 : STD_LOGIC; 
  signal sdft_re64_mult0000_43_CYMUXFAST_7634 : STD_LOGIC; 
  signal sdft_re64_mult0000_43_CYAND_7633 : STD_LOGIC; 
  signal sdft_re64_mult0000_43_FASTCARRY_7632 : STD_LOGIC; 
  signal sdft_re64_mult0000_43_CYMUXG2_7631 : STD_LOGIC; 
  signal sdft_re64_mult0000_43_CYMUXF2_7630 : STD_LOGIC; 
  signal sdft_re64_mult0000_43_CY0G_7629 : STD_LOGIC; 
  signal sdft_re64_mult0000_43_CYSELG_7621 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_3_CY0F_7765 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_3_CYSELF_7756 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_3_CYMUXFAST_7755 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_3_CYAND_7754 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_3_FASTCARRY_7753 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_3_CYMUXG2_7752 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_3_CYMUXF2_7751 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_3_CY0G_7750 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_3_CYSELG_7742 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_13_CY0F_7920 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_13_CYSELF_7911 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_13_CYMUXFAST_7910 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_13_CYAND_7909 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_13_FASTCARRY_7908 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_13_CYMUXG2_7907 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_13_CYMUXF2_7906 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_13_CY0G_7905 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_13_CYSELG_7897 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_9_CY0F_7858 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_9_CYSELF_7849 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_9_CYMUXFAST_7848 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_9_CYAND_7847 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_9_FASTCARRY_7846 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_9_CYMUXG2_7845 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_9_CYMUXF2_7844 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_9_CY0G_7843 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_9_CYSELG_7835 : STD_LOGIC; 
  signal sdft_re64_mult0000_41_XORF_7610 : STD_LOGIC; 
  signal sdft_re64_mult0000_41_CYINIT_7609 : STD_LOGIC; 
  signal sdft_re64_mult0000_41_CY0F_7608 : STD_LOGIC; 
  signal sdft_re64_mult0000_41_XORG_7598 : STD_LOGIC; 
  signal sdft_re64_mult0000_41_CYSELF_7596 : STD_LOGIC; 
  signal sdft_re64_mult0000_41_CYMUXFAST_7595 : STD_LOGIC; 
  signal sdft_re64_mult0000_41_CYAND_7594 : STD_LOGIC; 
  signal sdft_re64_mult0000_41_FASTCARRY_7593 : STD_LOGIC; 
  signal sdft_re64_mult0000_41_CYMUXG2_7592 : STD_LOGIC; 
  signal sdft_re64_mult0000_41_CYMUXF2_7591 : STD_LOGIC; 
  signal sdft_re64_mult0000_41_CY0G_7590 : STD_LOGIC; 
  signal sdft_re64_mult0000_41_CYSELG_7582 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_5_CY0F_7796 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_5_CYSELF_7787 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_5_CYMUXFAST_7786 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_5_CYAND_7785 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_5_FASTCARRY_7784 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_5_CYMUXG2_7783 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_5_CYMUXF2_7782 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_5_CY0G_7781 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_5_CYSELG_7773 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_7_CY0F_7827 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_7_CYSELF_7818 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_7_CYMUXFAST_7817 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_7_CYAND_7816 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_7_FASTCARRY_7815 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_7_CYMUXG2_7814 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_7_CYMUXF2_7813 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_7_CY0G_7812 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_7_CYSELG_7804 : STD_LOGIC; 
  signal sdft_re64_mult0000_39_XORF_7571 : STD_LOGIC; 
  signal sdft_re64_mult0000_39_CYINIT_7570 : STD_LOGIC; 
  signal sdft_re64_mult0000_39_CY0F_7569 : STD_LOGIC; 
  signal sdft_re64_mult0000_39_XORG_7559 : STD_LOGIC; 
  signal sdft_re64_mult0000_39_CYSELF_7557 : STD_LOGIC; 
  signal sdft_re64_mult0000_39_CYMUXFAST_7556 : STD_LOGIC; 
  signal sdft_re64_mult0000_39_CYAND_7555 : STD_LOGIC; 
  signal sdft_re64_mult0000_39_FASTCARRY_7554 : STD_LOGIC; 
  signal sdft_re64_mult0000_39_CYMUXG2_7553 : STD_LOGIC; 
  signal sdft_re64_mult0000_39_CYMUXF2_7552 : STD_LOGIC; 
  signal sdft_re64_mult0000_39_CY0G_7551 : STD_LOGIC; 
  signal sdft_re64_mult0000_39_CYSELG_7543 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_1_CYINIT_7734 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_1_CY0F_7733 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_1_CYSELF_7725 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_1_BXINV_7723 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_1_CYMUXG_7722 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_0_Q : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_1_CY0G_7720 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_1_CYSELG_7712 : STD_LOGIC; 
  signal sdft_re64_mult0000_45_XORF_7688 : STD_LOGIC; 
  signal sdft_re64_mult0000_45_CYINIT_7687 : STD_LOGIC; 
  signal sdft_re64_mult0000_45_CY0F_7686 : STD_LOGIC; 
  signal sdft_re64_mult0000_45_XORG_7676 : STD_LOGIC; 
  signal sdft_re64_mult0000_45_CYSELF_7674 : STD_LOGIC; 
  signal sdft_re64_mult0000_45_CYMUXFAST_7673 : STD_LOGIC; 
  signal sdft_re64_mult0000_45_CYAND_7672 : STD_LOGIC; 
  signal sdft_re64_mult0000_45_FASTCARRY_7671 : STD_LOGIC; 
  signal sdft_re64_mult0000_45_CYMUXG2_7670 : STD_LOGIC; 
  signal sdft_re64_mult0000_45_CYMUXF2_7669 : STD_LOGIC; 
  signal sdft_re64_mult0000_45_CY0G_7668 : STD_LOGIC; 
  signal sdft_re64_mult0000_45_CYSELG_7660 : STD_LOGIC; 
  signal sdft_s1_re_0_DXMUX_8000 : STD_LOGIC; 
  signal sdft_s1_re_0_XORF_7998 : STD_LOGIC; 
  signal sdft_s1_re_0_CYINIT_7997 : STD_LOGIC; 
  signal sdft_s1_re_0_CY0F_7996 : STD_LOGIC; 
  signal sdft_s1_re_0_DYMUX_7983 : STD_LOGIC; 
  signal sdft_s1_re_0_XORG_7981 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_16_Q : STD_LOGIC; 
  signal sdft_s1_re_0_CYSELF_7979 : STD_LOGIC; 
  signal sdft_s1_re_0_CYMUXFAST_7978 : STD_LOGIC; 
  signal sdft_s1_re_0_CYAND_7977 : STD_LOGIC; 
  signal sdft_s1_re_0_FASTCARRY_7976 : STD_LOGIC; 
  signal sdft_s1_re_0_CYMUXG2_7975 : STD_LOGIC; 
  signal sdft_s1_re_0_CYMUXF2_7974 : STD_LOGIC; 
  signal sdft_s1_re_0_CY0G_7973 : STD_LOGIC; 
  signal sdft_s1_re_0_CYSELG_7965 : STD_LOGIC; 
  signal sdft_s1_re_0_CLKINV_7963 : STD_LOGIC; 
  signal sdft_s1_re_0_CEINV_7962 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_15_CY0F_7951 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_15_CYSELF_7942 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_15_CYMUXFAST_7941 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_15_CYAND_7940 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_15_FASTCARRY_7939 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_15_CYMUXG2_7938 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_15_CYMUXF2_7937 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_15_CY0G_7936 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_15_CYSELG_7928 : STD_LOGIC; 
  signal sdft_s1_im_16_DXMUX_5803 : STD_LOGIC; 
  signal sdft_s1_im_16_XORF_5801 : STD_LOGIC; 
  signal sdft_s1_im_16_CYINIT_5800 : STD_LOGIC; 
  signal sdft_s1_im_16_CY0F_5799 : STD_LOGIC; 
  signal sdft_s1_im_16_DYMUX_5786 : STD_LOGIC; 
  signal sdft_s1_im_16_XORG_5784 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_32_Q : STD_LOGIC; 
  signal sdft_s1_im_16_CYSELF_5782 : STD_LOGIC; 
  signal sdft_s1_im_16_CYMUXFAST_5781 : STD_LOGIC; 
  signal sdft_s1_im_16_CYAND_5780 : STD_LOGIC; 
  signal sdft_s1_im_16_FASTCARRY_5779 : STD_LOGIC; 
  signal sdft_s1_im_16_CYMUXG2_5778 : STD_LOGIC; 
  signal sdft_s1_im_16_CYMUXF2_5777 : STD_LOGIC; 
  signal sdft_s1_im_16_CY0G_5776 : STD_LOGIC; 
  signal sdft_s1_im_16_CYSELG_5768 : STD_LOGIC; 
  signal sdft_s1_im_16_CLKINV_5766 : STD_LOGIC; 
  signal sdft_s1_im_16_CEINV_5765 : STD_LOGIC; 
  signal sdft_s1_im_14_DXMUX_5750 : STD_LOGIC; 
  signal sdft_s1_im_14_XORF_5748 : STD_LOGIC; 
  signal sdft_s1_im_14_CYINIT_5747 : STD_LOGIC; 
  signal sdft_s1_im_14_CY0F_5746 : STD_LOGIC; 
  signal sdft_s1_im_14_DYMUX_5733 : STD_LOGIC; 
  signal sdft_s1_im_14_XORG_5731 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_30_Q : STD_LOGIC; 
  signal sdft_s1_im_14_CYSELF_5729 : STD_LOGIC; 
  signal sdft_s1_im_14_CYMUXFAST_5728 : STD_LOGIC; 
  signal sdft_s1_im_14_CYAND_5727 : STD_LOGIC; 
  signal sdft_s1_im_14_FASTCARRY_5726 : STD_LOGIC; 
  signal sdft_s1_im_14_CYMUXG2_5725 : STD_LOGIC; 
  signal sdft_s1_im_14_CYMUXF2_5724 : STD_LOGIC; 
  signal sdft_s1_im_14_CY0G_5723 : STD_LOGIC; 
  signal sdft_s1_im_14_CYSELG_5715 : STD_LOGIC; 
  signal sdft_s1_im_14_CLKINV_5713 : STD_LOGIC; 
  signal sdft_s1_im_14_CEINV_5712 : STD_LOGIC; 
  signal sdft_s1_im_20_DXMUX_5909 : STD_LOGIC; 
  signal sdft_s1_im_20_XORF_5907 : STD_LOGIC; 
  signal sdft_s1_im_20_CYINIT_5906 : STD_LOGIC; 
  signal sdft_s1_im_20_CY0F_5905 : STD_LOGIC; 
  signal sdft_s1_im_20_DYMUX_5892 : STD_LOGIC; 
  signal sdft_s1_im_20_XORG_5890 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_36_Q : STD_LOGIC; 
  signal sdft_s1_im_20_CYSELF_5888 : STD_LOGIC; 
  signal sdft_s1_im_20_CYMUXFAST_5887 : STD_LOGIC; 
  signal sdft_s1_im_20_CYAND_5886 : STD_LOGIC; 
  signal sdft_s1_im_20_FASTCARRY_5885 : STD_LOGIC; 
  signal sdft_s1_im_20_CYMUXG2_5884 : STD_LOGIC; 
  signal sdft_s1_im_20_CYMUXF2_5883 : STD_LOGIC; 
  signal sdft_s1_im_20_CY0G_5882 : STD_LOGIC; 
  signal sdft_s1_im_20_CYSELG_5874 : STD_LOGIC; 
  signal sdft_s1_im_20_CLKINV_5872 : STD_LOGIC; 
  signal sdft_s1_im_20_CEINV_5871 : STD_LOGIC; 
  signal sdft_s1_im_18_DXMUX_5856 : STD_LOGIC; 
  signal sdft_s1_im_18_XORF_5854 : STD_LOGIC; 
  signal sdft_s1_im_18_CYINIT_5853 : STD_LOGIC; 
  signal sdft_s1_im_18_CY0F_5852 : STD_LOGIC; 
  signal sdft_s1_im_18_DYMUX_5839 : STD_LOGIC; 
  signal sdft_s1_im_18_XORG_5837 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_34_Q : STD_LOGIC; 
  signal sdft_s1_im_18_CYSELF_5835 : STD_LOGIC; 
  signal sdft_s1_im_18_CYMUXFAST_5834 : STD_LOGIC; 
  signal sdft_s1_im_18_CYAND_5833 : STD_LOGIC; 
  signal sdft_s1_im_18_FASTCARRY_5832 : STD_LOGIC; 
  signal sdft_s1_im_18_CYMUXG2_5831 : STD_LOGIC; 
  signal sdft_s1_im_18_CYMUXF2_5830 : STD_LOGIC; 
  signal sdft_s1_im_18_CY0G_5829 : STD_LOGIC; 
  signal sdft_s1_im_18_CYSELG_5821 : STD_LOGIC; 
  signal sdft_s1_im_18_CLKINV_5819 : STD_LOGIC; 
  signal sdft_s1_im_18_CEINV_5818 : STD_LOGIC; 
  signal sdft_s1_im_30_DXMUX_6166 : STD_LOGIC; 
  signal sdft_s1_im_30_XORF_6164 : STD_LOGIC; 
  signal sdft_s1_im_30_CYINIT_6163 : STD_LOGIC; 
  signal sdft_s1_im_30_CY0F_6162 : STD_LOGIC; 
  signal sdft_s1_im_30_CYSELF_6154 : STD_LOGIC; 
  signal sdft_s1_im_30_DYMUX_6148 : STD_LOGIC; 
  signal sdft_s1_im_30_XORG_6146 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_46_Q : STD_LOGIC; 
  signal sdft_s1_im_30_CLKINV_6136 : STD_LOGIC; 
  signal sdft_s1_im_30_CEINV_6135 : STD_LOGIC; 
  signal sdft_s1_re_16_DXMUX_6216 : STD_LOGIC; 
  signal sdft_s1_re_16_XORF_6214 : STD_LOGIC; 
  signal sdft_s1_re_16_CYINIT_6213 : STD_LOGIC; 
  signal sdft_s1_re_16_CY0F_6212 : STD_LOGIC; 
  signal sdft_s1_re_16_CYSELF_6204 : STD_LOGIC; 
  signal sdft_s1_re_16_BXINV_6202 : STD_LOGIC; 
  signal sdft_s1_re_16_DYMUX_6197 : STD_LOGIC; 
  signal sdft_s1_re_16_XORG_6195 : STD_LOGIC; 
  signal sdft_s1_re_16_CYMUXG_6194 : STD_LOGIC; 
  signal sdft_Madd_s1_re_add0000_cy_16_Q : STD_LOGIC; 
  signal sdft_s1_re_16_CY0G_6192 : STD_LOGIC; 
  signal sdft_s1_re_16_CYSELG_6184 : STD_LOGIC; 
  signal sdft_s1_re_16_CLKINV_6182 : STD_LOGIC; 
  signal sdft_s1_re_16_CEINV_6181 : STD_LOGIC; 
  signal sdft_s1_im_24_DXMUX_6015 : STD_LOGIC; 
  signal sdft_s1_im_24_XORF_6013 : STD_LOGIC; 
  signal sdft_s1_im_24_CYINIT_6012 : STD_LOGIC; 
  signal sdft_s1_im_24_CY0F_6011 : STD_LOGIC; 
  signal sdft_s1_im_24_DYMUX_5998 : STD_LOGIC; 
  signal sdft_s1_im_24_XORG_5996 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_40_Q : STD_LOGIC; 
  signal sdft_s1_im_24_CYSELF_5994 : STD_LOGIC; 
  signal sdft_s1_im_24_CYMUXFAST_5993 : STD_LOGIC; 
  signal sdft_s1_im_24_CYAND_5992 : STD_LOGIC; 
  signal sdft_s1_im_24_FASTCARRY_5991 : STD_LOGIC; 
  signal sdft_s1_im_24_CYMUXG2_5990 : STD_LOGIC; 
  signal sdft_s1_im_24_CYMUXF2_5989 : STD_LOGIC; 
  signal sdft_s1_im_24_CY0G_5988 : STD_LOGIC; 
  signal sdft_s1_im_24_CYSELG_5980 : STD_LOGIC; 
  signal sdft_s1_im_24_CLKINV_5978 : STD_LOGIC; 
  signal sdft_s1_im_24_CEINV_5977 : STD_LOGIC; 
  signal sdft_s1_im_26_DXMUX_6068 : STD_LOGIC; 
  signal sdft_s1_im_26_XORF_6066 : STD_LOGIC; 
  signal sdft_s1_im_26_CYINIT_6065 : STD_LOGIC; 
  signal sdft_s1_im_26_CY0F_6064 : STD_LOGIC; 
  signal sdft_s1_im_26_DYMUX_6051 : STD_LOGIC; 
  signal sdft_s1_im_26_XORG_6049 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_42_Q : STD_LOGIC; 
  signal sdft_s1_im_26_CYSELF_6047 : STD_LOGIC; 
  signal sdft_s1_im_26_CYMUXFAST_6046 : STD_LOGIC; 
  signal sdft_s1_im_26_CYAND_6045 : STD_LOGIC; 
  signal sdft_s1_im_26_FASTCARRY_6044 : STD_LOGIC; 
  signal sdft_s1_im_26_CYMUXG2_6043 : STD_LOGIC; 
  signal sdft_s1_im_26_CYMUXF2_6042 : STD_LOGIC; 
  signal sdft_s1_im_26_CY0G_6041 : STD_LOGIC; 
  signal sdft_s1_im_26_CYSELG_6033 : STD_LOGIC; 
  signal sdft_s1_im_26_CLKINV_6031 : STD_LOGIC; 
  signal sdft_s1_im_26_CEINV_6030 : STD_LOGIC; 
  signal sdft_s1_im_28_DXMUX_6121 : STD_LOGIC; 
  signal sdft_s1_im_28_XORF_6119 : STD_LOGIC; 
  signal sdft_s1_im_28_CYINIT_6118 : STD_LOGIC; 
  signal sdft_s1_im_28_CY0F_6117 : STD_LOGIC; 
  signal sdft_s1_im_28_DYMUX_6104 : STD_LOGIC; 
  signal sdft_s1_im_28_XORG_6102 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_44_Q : STD_LOGIC; 
  signal sdft_s1_im_28_CYSELF_6100 : STD_LOGIC; 
  signal sdft_s1_im_28_CYMUXFAST_6099 : STD_LOGIC; 
  signal sdft_s1_im_28_CYAND_6098 : STD_LOGIC; 
  signal sdft_s1_im_28_FASTCARRY_6097 : STD_LOGIC; 
  signal sdft_s1_im_28_CYMUXG2_6096 : STD_LOGIC; 
  signal sdft_s1_im_28_CYMUXF2_6095 : STD_LOGIC; 
  signal sdft_s1_im_28_CY0G_6094 : STD_LOGIC; 
  signal sdft_s1_im_28_CYSELG_6086 : STD_LOGIC; 
  signal sdft_s1_im_28_CLKINV_6084 : STD_LOGIC; 
  signal sdft_s1_im_28_CEINV_6083 : STD_LOGIC; 
  signal sdft_s1_re_20_DXMUX_6322 : STD_LOGIC; 
  signal sdft_s1_re_20_XORF_6320 : STD_LOGIC; 
  signal sdft_s1_re_20_CYINIT_6319 : STD_LOGIC; 
  signal sdft_s1_re_20_CY0F_6318 : STD_LOGIC; 
  signal sdft_s1_re_20_DYMUX_6305 : STD_LOGIC; 
  signal sdft_s1_re_20_XORG_6303 : STD_LOGIC; 
  signal sdft_Madd_s1_re_add0000_cy_20_Q : STD_LOGIC; 
  signal sdft_s1_re_20_CYSELF_6301 : STD_LOGIC; 
  signal sdft_s1_re_20_CYMUXFAST_6300 : STD_LOGIC; 
  signal sdft_s1_re_20_CYAND_6299 : STD_LOGIC; 
  signal sdft_s1_re_20_FASTCARRY_6298 : STD_LOGIC; 
  signal sdft_s1_re_20_CYMUXG2_6297 : STD_LOGIC; 
  signal sdft_s1_re_20_CYMUXF2_6296 : STD_LOGIC; 
  signal sdft_s1_re_20_CY0G_6295 : STD_LOGIC; 
  signal sdft_s1_re_20_CYSELG_6287 : STD_LOGIC; 
  signal sdft_s1_re_20_CLKINV_6285 : STD_LOGIC; 
  signal sdft_s1_re_20_CEINV_6284 : STD_LOGIC; 
  signal sdft_s1_im_22_DXMUX_5962 : STD_LOGIC; 
  signal sdft_s1_im_22_XORF_5960 : STD_LOGIC; 
  signal sdft_s1_im_22_CYINIT_5959 : STD_LOGIC; 
  signal sdft_s1_im_22_CY0F_5958 : STD_LOGIC; 
  signal sdft_s1_im_22_DYMUX_5945 : STD_LOGIC; 
  signal sdft_s1_im_22_XORG_5943 : STD_LOGIC; 
  signal sdft_Madd_im64_add0000_Madd_cy_38_Q : STD_LOGIC; 
  signal sdft_s1_im_22_CYSELF_5941 : STD_LOGIC; 
  signal sdft_s1_im_22_CYMUXFAST_5940 : STD_LOGIC; 
  signal sdft_s1_im_22_CYAND_5939 : STD_LOGIC; 
  signal sdft_s1_im_22_FASTCARRY_5938 : STD_LOGIC; 
  signal sdft_s1_im_22_CYMUXG2_5937 : STD_LOGIC; 
  signal sdft_s1_im_22_CYMUXF2_5936 : STD_LOGIC; 
  signal sdft_s1_im_22_CY0G_5935 : STD_LOGIC; 
  signal sdft_s1_im_22_CYSELG_5927 : STD_LOGIC; 
  signal sdft_s1_im_22_CLKINV_5925 : STD_LOGIC; 
  signal sdft_s1_im_22_CEINV_5924 : STD_LOGIC; 
  signal sdft_s1_re_18_DXMUX_6269 : STD_LOGIC; 
  signal sdft_s1_re_18_XORF_6267 : STD_LOGIC; 
  signal sdft_s1_re_18_CYINIT_6266 : STD_LOGIC; 
  signal sdft_s1_re_18_CY0F_6265 : STD_LOGIC; 
  signal sdft_s1_re_18_DYMUX_6252 : STD_LOGIC; 
  signal sdft_s1_re_18_XORG_6250 : STD_LOGIC; 
  signal sdft_Madd_s1_re_add0000_cy_18_Q : STD_LOGIC; 
  signal sdft_s1_re_18_CYSELF_6248 : STD_LOGIC; 
  signal sdft_s1_re_18_CYMUXFAST_6247 : STD_LOGIC; 
  signal sdft_s1_re_18_CYAND_6246 : STD_LOGIC; 
  signal sdft_s1_re_18_FASTCARRY_6245 : STD_LOGIC; 
  signal sdft_s1_re_18_CYMUXG2_6244 : STD_LOGIC; 
  signal sdft_s1_re_18_CYMUXF2_6243 : STD_LOGIC; 
  signal sdft_s1_re_18_CY0G_6242 : STD_LOGIC; 
  signal sdft_s1_re_18_CYSELG_6234 : STD_LOGIC; 
  signal sdft_s1_re_18_CLKINV_6232 : STD_LOGIC; 
  signal sdft_s1_re_18_CEINV_6231 : STD_LOGIC; 
  signal sdft_s1_re_26_DXMUX_6481 : STD_LOGIC; 
  signal sdft_s1_re_26_XORF_6479 : STD_LOGIC; 
  signal sdft_s1_re_26_CYINIT_6478 : STD_LOGIC; 
  signal sdft_s1_re_26_CY0F_6477 : STD_LOGIC; 
  signal sdft_s1_re_26_DYMUX_6464 : STD_LOGIC; 
  signal sdft_s1_re_26_XORG_6462 : STD_LOGIC; 
  signal sdft_Madd_s1_re_add0000_cy_26_Q : STD_LOGIC; 
  signal sdft_s1_re_26_CYSELF_6460 : STD_LOGIC; 
  signal sdft_s1_re_26_CYMUXFAST_6459 : STD_LOGIC; 
  signal sdft_s1_re_26_CYAND_6458 : STD_LOGIC; 
  signal sdft_s1_re_26_FASTCARRY_6457 : STD_LOGIC; 
  signal sdft_s1_re_26_CYMUXG2_6456 : STD_LOGIC; 
  signal sdft_s1_re_26_CYMUXF2_6455 : STD_LOGIC; 
  signal sdft_s1_re_26_CY0G_6454 : STD_LOGIC; 
  signal sdft_s1_re_26_CYSELG_6446 : STD_LOGIC; 
  signal sdft_s1_re_26_CLKINV_6444 : STD_LOGIC; 
  signal sdft_s1_re_26_CEINV_6443 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_21_XORF_6696 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_21_CYINIT_6695 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_21_CY0F_6694 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_21_XORG_6684 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_10_Madd_cy_21_Q : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_21_CYSELF_6682 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_21_CYMUXFAST_6681 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_21_CYAND_6680 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_21_FASTCARRY_6679 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_21_CYMUXG2_6678 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_21_CYMUXF2_6677 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_21_CY0G_6676 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_21_CYSELG_6668 : STD_LOGIC; 
  signal sdft_s1_re_22_DXMUX_6375 : STD_LOGIC; 
  signal sdft_s1_re_22_XORF_6373 : STD_LOGIC; 
  signal sdft_s1_re_22_CYINIT_6372 : STD_LOGIC; 
  signal sdft_s1_re_22_CY0F_6371 : STD_LOGIC; 
  signal sdft_s1_re_22_DYMUX_6358 : STD_LOGIC; 
  signal sdft_s1_re_22_XORG_6356 : STD_LOGIC; 
  signal sdft_Madd_s1_re_add0000_cy_22_Q : STD_LOGIC; 
  signal sdft_s1_re_22_CYSELF_6354 : STD_LOGIC; 
  signal sdft_s1_re_22_CYMUXFAST_6353 : STD_LOGIC; 
  signal sdft_s1_re_22_CYAND_6352 : STD_LOGIC; 
  signal sdft_s1_re_22_FASTCARRY_6351 : STD_LOGIC; 
  signal sdft_s1_re_22_CYMUXG2_6350 : STD_LOGIC; 
  signal sdft_s1_re_22_CYMUXF2_6349 : STD_LOGIC; 
  signal sdft_s1_re_22_CY0G_6348 : STD_LOGIC; 
  signal sdft_s1_re_22_CYSELG_6340 : STD_LOGIC; 
  signal sdft_s1_re_22_CLKINV_6338 : STD_LOGIC; 
  signal sdft_s1_re_22_CEINV_6337 : STD_LOGIC; 
  signal sdft_s1_re_30_DXMUX_6579 : STD_LOGIC; 
  signal sdft_s1_re_30_XORF_6577 : STD_LOGIC; 
  signal sdft_s1_re_30_CYINIT_6576 : STD_LOGIC; 
  signal sdft_s1_re_30_CY0F_6575 : STD_LOGIC; 
  signal sdft_s1_re_30_CYSELF_6567 : STD_LOGIC; 
  signal sdft_s1_re_30_DYMUX_6561 : STD_LOGIC; 
  signal sdft_s1_re_30_XORG_6559 : STD_LOGIC; 
  signal sdft_Madd_s1_re_add0000_cy_30_Q : STD_LOGIC; 
  signal sdft_s1_re_30_CLKINV_6549 : STD_LOGIC; 
  signal sdft_s1_re_30_CEINV_6548 : STD_LOGIC; 
  signal sdft_s1_re_24_DXMUX_6428 : STD_LOGIC; 
  signal sdft_s1_re_24_XORF_6426 : STD_LOGIC; 
  signal sdft_s1_re_24_CYINIT_6425 : STD_LOGIC; 
  signal sdft_s1_re_24_CY0F_6424 : STD_LOGIC; 
  signal sdft_s1_re_24_DYMUX_6411 : STD_LOGIC; 
  signal sdft_s1_re_24_XORG_6409 : STD_LOGIC; 
  signal sdft_Madd_s1_re_add0000_cy_24_Q : STD_LOGIC; 
  signal sdft_s1_re_24_CYSELF_6407 : STD_LOGIC; 
  signal sdft_s1_re_24_CYMUXFAST_6406 : STD_LOGIC; 
  signal sdft_s1_re_24_CYAND_6405 : STD_LOGIC; 
  signal sdft_s1_re_24_FASTCARRY_6404 : STD_LOGIC; 
  signal sdft_s1_re_24_CYMUXG2_6403 : STD_LOGIC; 
  signal sdft_s1_re_24_CYMUXF2_6402 : STD_LOGIC; 
  signal sdft_s1_re_24_CY0G_6401 : STD_LOGIC; 
  signal sdft_s1_re_24_CYSELG_6393 : STD_LOGIC; 
  signal sdft_s1_re_24_CLKINV_6391 : STD_LOGIC; 
  signal sdft_s1_re_24_CEINV_6390 : STD_LOGIC; 
  signal sdft_s1_re_28_DXMUX_6534 : STD_LOGIC; 
  signal sdft_s1_re_28_XORF_6532 : STD_LOGIC; 
  signal sdft_s1_re_28_CYINIT_6531 : STD_LOGIC; 
  signal sdft_s1_re_28_CY0F_6530 : STD_LOGIC; 
  signal sdft_s1_re_28_DYMUX_6517 : STD_LOGIC; 
  signal sdft_s1_re_28_XORG_6515 : STD_LOGIC; 
  signal sdft_Madd_s1_re_add0000_cy_28_Q : STD_LOGIC; 
  signal sdft_s1_re_28_CYSELF_6513 : STD_LOGIC; 
  signal sdft_s1_re_28_CYMUXFAST_6512 : STD_LOGIC; 
  signal sdft_s1_re_28_CYAND_6511 : STD_LOGIC; 
  signal sdft_s1_re_28_FASTCARRY_6510 : STD_LOGIC; 
  signal sdft_s1_re_28_CYMUXG2_6509 : STD_LOGIC; 
  signal sdft_s1_re_28_CYMUXF2_6508 : STD_LOGIC; 
  signal sdft_s1_re_28_CY0G_6507 : STD_LOGIC; 
  signal sdft_s1_re_28_CYSELG_6499 : STD_LOGIC; 
  signal sdft_s1_re_28_CLKINV_6497 : STD_LOGIC; 
  signal sdft_s1_re_28_CEINV_6496 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_17_XORF_6618 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_17_CYINIT_6617 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_17_CY0F_6616 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_17_CYSELF_6608 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_17_BXINV_6606 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_17_XORG_6604 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_17_CYMUXG_6603 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_10_Madd_cy_17_Q : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_17_CY0G_6601 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_17_CYSELG_6593 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_19_XORF_6657 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_19_CYINIT_6656 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_19_CY0F_6655 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_19_XORG_6645 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_10_Madd_cy_19_Q : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_19_CYSELF_6643 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_19_CYMUXFAST_6642 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_19_CYAND_6641 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_19_FASTCARRY_6640 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_19_CYMUXG2_6639 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_19_CYMUXF2_6638 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_19_CY0G_6637 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_19_CYSELG_6629 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_23_XORF_6735 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_23_CYINIT_6734 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_23_CY0F_6733 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_23_XORG_6723 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_10_Madd_cy_23_Q : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_23_CYSELF_6721 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_23_CYMUXFAST_6720 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_23_CYAND_6719 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_23_FASTCARRY_6718 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_23_CYMUXG2_6717 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_23_CYMUXF2_6716 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_23_CY0G_6715 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_23_CYSELG_6707 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_25_XORF_7036 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_25_CYINIT_7035 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_25_CY0F_7034 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_25_XORG_7024 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_10_Madd_cy_25_Q : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_25_CYSELF_7022 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_25_CYMUXFAST_7021 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_25_CYAND_7020 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_25_FASTCARRY_7019 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_25_CYMUXG2_7018 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_25_CYMUXF2_7017 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_25_CY0G_7016 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_25_CYSELG_7008 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_29_XORF_6844 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_29_CYINIT_6843 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_29_CY0F_6842 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_29_CYSELF_6834 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_29_XORG_6831 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_10_Madd_cy_29_Q : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_27_XORF_6813 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_27_CYINIT_6812 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_27_CY0F_6811 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_27_XORG_6801 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_10_Madd_cy_27_Q : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_27_CYSELF_6799 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_27_CYMUXFAST_6798 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_27_CYAND_6797 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_27_FASTCARRY_6796 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_27_CYMUXG2_6795 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_27_CYMUXF2_6794 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_27_CY0G_6793 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_27_CYSELG_6785 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_17_XORF_6880 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_17_CYINIT_6879 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_17_CY0F_6878 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_17_CYSELF_6870 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_17_BXINV_6868 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_17_XORG_6866 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_17_CYMUXG_6865 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_10_Madd_cy_17_Q : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_17_CY0G_6863 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_17_CYSELG_6855 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_23_XORF_6997 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_23_CYINIT_6996 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_23_CY0F_6995 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_23_XORG_6985 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_10_Madd_cy_23_Q : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_23_CYSELF_6983 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_23_CYMUXFAST_6982 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_23_CYAND_6981 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_23_FASTCARRY_6980 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_23_CYMUXG2_6979 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_23_CYMUXF2_6978 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_23_CY0G_6977 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_23_CYSELG_6969 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_29_XORF_7106 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_29_CYINIT_7105 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_29_CY0F_7104 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_29_CYSELF_7096 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_29_XORG_7093 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_10_Madd_cy_29_Q : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_19_XORF_6919 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_19_CYINIT_6918 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_19_CY0F_6917 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_19_XORG_6907 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_10_Madd_cy_19_Q : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_19_CYSELF_6905 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_19_CYMUXFAST_6904 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_19_CYAND_6903 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_19_FASTCARRY_6902 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_19_CYMUXG2_6901 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_19_CYMUXF2_6900 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_19_CY0G_6899 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_19_CYSELG_6891 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_21_XORF_6958 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_21_CYINIT_6957 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_21_CY0F_6956 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_21_XORG_6946 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_10_Madd_cy_21_Q : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_21_CYSELF_6944 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_21_CYMUXFAST_6943 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_21_CYAND_6942 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_21_FASTCARRY_6941 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_21_CYMUXG2_6940 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_21_CYMUXF2_6939 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_21_CY0G_6938 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_21_CYSELG_6930 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_25_XORF_6774 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_25_CYINIT_6773 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_25_CY0F_6772 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_25_XORG_6762 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_10_Madd_cy_25_Q : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_25_CYSELF_6760 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_25_CYMUXFAST_6759 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_25_CYAND_6758 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_25_FASTCARRY_6757 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_25_CYMUXG2_6756 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_25_CYMUXF2_6755 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_25_CY0G_6754 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_25_CYSELG_6746 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_27_XORF_7075 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_27_CYINIT_7074 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_27_CY0F_7073 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_27_XORG_7063 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_10_Madd_cy_27_Q : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_27_CYSELF_7061 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_27_CYMUXFAST_7060 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_27_CYAND_7059 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_27_FASTCARRY_7058 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_27_CYMUXG2_7057 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_27_CYMUXF2_7056 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_27_CY0G_7055 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_27_CYSELG_7047 : STD_LOGIC; 
  signal sdft_re64_mult0000_17_XORF_7142 : STD_LOGIC; 
  signal sdft_re64_mult0000_17_CYINIT_7141 : STD_LOGIC; 
  signal sdft_re64_mult0000_17_CY0F_7140 : STD_LOGIC; 
  signal sdft_re64_mult0000_17_CYSELF_7132 : STD_LOGIC; 
  signal sdft_re64_mult0000_17_BXINV_7130 : STD_LOGIC; 
  signal sdft_re64_mult0000_17_XORG_7128 : STD_LOGIC; 
  signal sdft_re64_mult0000_17_CYMUXG_7127 : STD_LOGIC; 
  signal sdft_re64_mult0000_17_CY0G_7125 : STD_LOGIC; 
  signal sdft_re64_mult0000_17_CYSELG_7117 : STD_LOGIC; 
  signal sdft_re64_sub0000_36_XORF_8491 : STD_LOGIC; 
  signal sdft_re64_sub0000_36_CYINIT_8490 : STD_LOGIC; 
  signal sdft_re64_sub0000_36_CY0F_8489 : STD_LOGIC; 
  signal sdft_re64_sub0000_36_XORG_8479 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_36_Q : STD_LOGIC; 
  signal sdft_re64_sub0000_36_CYSELF_8477 : STD_LOGIC; 
  signal sdft_re64_sub0000_36_CYMUXFAST_8476 : STD_LOGIC; 
  signal sdft_re64_sub0000_36_CYAND_8475 : STD_LOGIC; 
  signal sdft_re64_sub0000_36_FASTCARRY_8474 : STD_LOGIC; 
  signal sdft_re64_sub0000_36_CYMUXG2_8473 : STD_LOGIC; 
  signal sdft_re64_sub0000_36_CYMUXF2_8472 : STD_LOGIC; 
  signal sdft_re64_sub0000_36_CY0G_8471 : STD_LOGIC; 
  signal sdft_re64_sub0000_36_CYSELG_8463 : STD_LOGIC; 
  signal sdft_re64_sub0000_38_XORF_8530 : STD_LOGIC; 
  signal sdft_re64_sub0000_38_CYINIT_8529 : STD_LOGIC; 
  signal sdft_re64_sub0000_38_CY0F_8528 : STD_LOGIC; 
  signal sdft_re64_sub0000_38_XORG_8518 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_38_Q : STD_LOGIC; 
  signal sdft_re64_sub0000_38_CYSELF_8516 : STD_LOGIC; 
  signal sdft_re64_sub0000_38_CYMUXFAST_8515 : STD_LOGIC; 
  signal sdft_re64_sub0000_38_CYAND_8514 : STD_LOGIC; 
  signal sdft_re64_sub0000_38_FASTCARRY_8513 : STD_LOGIC; 
  signal sdft_re64_sub0000_38_CYMUXG2_8512 : STD_LOGIC; 
  signal sdft_re64_sub0000_38_CYMUXF2_8511 : STD_LOGIC; 
  signal sdft_re64_sub0000_38_CY0G_8510 : STD_LOGIC; 
  signal sdft_re64_sub0000_38_CYSELG_8502 : STD_LOGIC; 
  signal sdft_re64_sub0000_44_XORF_8647 : STD_LOGIC; 
  signal sdft_re64_sub0000_44_CYINIT_8646 : STD_LOGIC; 
  signal sdft_re64_sub0000_44_CY0F_8645 : STD_LOGIC; 
  signal sdft_re64_sub0000_44_XORG_8635 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_44_Q : STD_LOGIC; 
  signal sdft_re64_sub0000_44_CYSELF_8633 : STD_LOGIC; 
  signal sdft_re64_sub0000_44_CYMUXFAST_8632 : STD_LOGIC; 
  signal sdft_re64_sub0000_44_CYAND_8631 : STD_LOGIC; 
  signal sdft_re64_sub0000_44_FASTCARRY_8630 : STD_LOGIC; 
  signal sdft_re64_sub0000_44_CYMUXG2_8629 : STD_LOGIC; 
  signal sdft_re64_sub0000_44_CYMUXF2_8628 : STD_LOGIC; 
  signal sdft_re64_sub0000_44_CY0G_8627 : STD_LOGIC; 
  signal sdft_re64_sub0000_44_CYSELG_8619 : STD_LOGIC; 
  signal sdft_re64_sub0000_46_XORF_8678 : STD_LOGIC; 
  signal sdft_re64_sub0000_46_CYINIT_8677 : STD_LOGIC; 
  signal sdft_re64_sub0000_46_CY0F_8676 : STD_LOGIC; 
  signal sdft_re64_sub0000_46_CYSELF_8668 : STD_LOGIC; 
  signal sdft_re64_sub0000_46_XORG_8665 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_46_Q : STD_LOGIC; 
  signal sdft_re64_sub0000_42_XORF_8608 : STD_LOGIC; 
  signal sdft_re64_sub0000_42_CYINIT_8607 : STD_LOGIC; 
  signal sdft_re64_sub0000_42_CY0F_8606 : STD_LOGIC; 
  signal sdft_re64_sub0000_42_XORG_8596 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_42_Q : STD_LOGIC; 
  signal sdft_re64_sub0000_42_CYSELF_8594 : STD_LOGIC; 
  signal sdft_re64_sub0000_42_CYMUXFAST_8593 : STD_LOGIC; 
  signal sdft_re64_sub0000_42_CYAND_8592 : STD_LOGIC; 
  signal sdft_re64_sub0000_42_FASTCARRY_8591 : STD_LOGIC; 
  signal sdft_re64_sub0000_42_CYMUXG2_8590 : STD_LOGIC; 
  signal sdft_re64_sub0000_42_CYMUXF2_8589 : STD_LOGIC; 
  signal sdft_re64_sub0000_42_CY0G_8588 : STD_LOGIC; 
  signal sdft_re64_sub0000_42_CYSELG_8580 : STD_LOGIC; 
  signal sdft_re64_sub0000_40_XORF_8569 : STD_LOGIC; 
  signal sdft_re64_sub0000_40_CYINIT_8568 : STD_LOGIC; 
  signal sdft_re64_sub0000_40_CY0F_8567 : STD_LOGIC; 
  signal sdft_re64_sub0000_40_XORG_8557 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_40_Q : STD_LOGIC; 
  signal sdft_re64_sub0000_40_CYSELF_8555 : STD_LOGIC; 
  signal sdft_re64_sub0000_40_CYMUXFAST_8554 : STD_LOGIC; 
  signal sdft_re64_sub0000_40_CYAND_8553 : STD_LOGIC; 
  signal sdft_re64_sub0000_40_FASTCARRY_8552 : STD_LOGIC; 
  signal sdft_re64_sub0000_40_CYMUXG2_8551 : STD_LOGIC; 
  signal sdft_re64_sub0000_40_CYMUXF2_8550 : STD_LOGIC; 
  signal sdft_re64_sub0000_40_CY0G_8549 : STD_LOGIC; 
  signal sdft_re64_sub0000_40_CYSELG_8541 : STD_LOGIC; 
  signal sdft_counter_0_DXMUX_8725 : STD_LOGIC; 
  signal sdft_counter_0_XORF_8723 : STD_LOGIC; 
  signal sdft_counter_0_LOGIC_ONE_8722 : STD_LOGIC; 
  signal sdft_counter_0_CYINIT_8721 : STD_LOGIC; 
  signal sdft_counter_0_CYSELF_8712 : STD_LOGIC; 
  signal sdft_counter_0_BXINV_8710 : STD_LOGIC; 
  signal sdft_counter_0_DYMUX_8705 : STD_LOGIC; 
  signal sdft_counter_0_XORG_8703 : STD_LOGIC; 
  signal sdft_counter_0_CYMUXG_8702 : STD_LOGIC; 
  signal sdft_counter_0_LOGIC_ZERO_8700 : STD_LOGIC; 
  signal sdft_counter_0_CYSELG_8691 : STD_LOGIC; 
  signal sdft_counter_0_G : STD_LOGIC; 
  signal sdft_counter_0_SRINV_8689 : STD_LOGIC; 
  signal sdft_counter_0_CLKINV_8688 : STD_LOGIC; 
  signal sdft_re64_sub0000_34_XORF_8452 : STD_LOGIC; 
  signal sdft_re64_sub0000_34_CYINIT_8451 : STD_LOGIC; 
  signal sdft_re64_sub0000_34_CY0F_8450 : STD_LOGIC; 
  signal sdft_re64_sub0000_34_XORG_8440 : STD_LOGIC; 
  signal sdft_Msub_re64_sub0000_Madd_cy_34_Q : STD_LOGIC; 
  signal sdft_re64_sub0000_34_CYSELF_8438 : STD_LOGIC; 
  signal sdft_re64_sub0000_34_CYMUXFAST_8437 : STD_LOGIC; 
  signal sdft_re64_sub0000_34_CYAND_8436 : STD_LOGIC; 
  signal sdft_re64_sub0000_34_FASTCARRY_8435 : STD_LOGIC; 
  signal sdft_re64_sub0000_34_CYMUXG2_8434 : STD_LOGIC; 
  signal sdft_re64_sub0000_34_CYMUXF2_8433 : STD_LOGIC; 
  signal sdft_re64_sub0000_34_CY0G_8432 : STD_LOGIC; 
  signal sdft_re64_sub0000_34_CYSELG_8424 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_23_XORF_9061 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_23_CYINIT_9060 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_23_CY0F_9059 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_23_XORG_9049 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_23_CYSELF_9047 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_23_CYMUXFAST_9046 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_23_CYAND_9045 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_23_FASTCARRY_9044 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_23_CYMUXG2_9043 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_23_CYMUXF2_9042 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_23_CY0G_9041 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_23_CYSELG_9033 : STD_LOGIC; 
  signal sdft_counter_6_DXMUX_8881 : STD_LOGIC; 
  signal sdft_counter_6_XORF_8879 : STD_LOGIC; 
  signal sdft_counter_6_CYINIT_8878 : STD_LOGIC; 
  signal sdft_counter_6_F : STD_LOGIC; 
  signal sdft_counter_6_DYMUX_8864 : STD_LOGIC; 
  signal sdft_counter_6_XORG_8862 : STD_LOGIC; 
  signal sdft_counter_6_CYSELF_8860 : STD_LOGIC; 
  signal sdft_counter_6_CYMUXFAST_8859 : STD_LOGIC; 
  signal sdft_counter_6_CYAND_8858 : STD_LOGIC; 
  signal sdft_counter_6_FASTCARRY_8857 : STD_LOGIC; 
  signal sdft_counter_6_CYMUXG2_8856 : STD_LOGIC; 
  signal sdft_counter_6_CYMUXF2_8855 : STD_LOGIC; 
  signal sdft_counter_6_LOGIC_ZERO_8854 : STD_LOGIC; 
  signal sdft_counter_6_CYSELG_8845 : STD_LOGIC; 
  signal sdft_counter_6_G : STD_LOGIC; 
  signal sdft_counter_6_SRINV_8843 : STD_LOGIC; 
  signal sdft_counter_6_CLKINV_8842 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_17_XORF_8944 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_17_CYINIT_8943 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_17_CY0F_8942 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_17_CYSELF_8934 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_17_BXINV_8932 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_17_XORG_8930 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_17_CYMUXG_8929 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_17_CY0G_8927 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_17_CYSELG_8919 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_19_XORF_8983 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_19_CYINIT_8982 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_19_CY0F_8981 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_19_XORG_8971 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_19_CYSELF_8969 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_19_CYMUXFAST_8968 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_19_CYAND_8967 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_19_FASTCARRY_8966 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_19_CYMUXG2_8965 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_19_CYMUXF2_8964 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_19_CY0G_8963 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_19_CYSELG_8955 : STD_LOGIC; 
  signal sdft_counter_8_DXMUX_8905 : STD_LOGIC; 
  signal sdft_counter_8_XORF_8903 : STD_LOGIC; 
  signal sdft_counter_8_CYINIT_8902 : STD_LOGIC; 
  signal sdft_counter_8_rt_8900 : STD_LOGIC; 
  signal sdft_counter_8_SRINV_8892 : STD_LOGIC; 
  signal sdft_counter_8_CLKINV_8891 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_21_XORF_9022 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_21_CYINIT_9021 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_21_CY0F_9020 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_21_XORG_9010 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_21_CYSELF_9008 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_21_CYMUXFAST_9007 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_21_CYAND_9006 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_21_FASTCARRY_9005 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_21_CYMUXG2_9004 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_21_CYMUXF2_9003 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_21_CY0G_9002 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_21_CYSELG_8994 : STD_LOGIC; 
  signal sdft_counter_4_DXMUX_8829 : STD_LOGIC; 
  signal sdft_counter_4_XORF_8827 : STD_LOGIC; 
  signal sdft_counter_4_CYINIT_8826 : STD_LOGIC; 
  signal sdft_counter_4_F : STD_LOGIC; 
  signal sdft_counter_4_DYMUX_8812 : STD_LOGIC; 
  signal sdft_counter_4_XORG_8810 : STD_LOGIC; 
  signal sdft_counter_4_CYSELF_8808 : STD_LOGIC; 
  signal sdft_counter_4_CYMUXFAST_8807 : STD_LOGIC; 
  signal sdft_counter_4_CYAND_8806 : STD_LOGIC; 
  signal sdft_counter_4_FASTCARRY_8805 : STD_LOGIC; 
  signal sdft_counter_4_CYMUXG2_8804 : STD_LOGIC; 
  signal sdft_counter_4_CYMUXF2_8803 : STD_LOGIC; 
  signal sdft_counter_4_LOGIC_ZERO_8802 : STD_LOGIC; 
  signal sdft_counter_4_CYSELG_8793 : STD_LOGIC; 
  signal sdft_counter_4_G : STD_LOGIC; 
  signal sdft_counter_4_SRINV_8791 : STD_LOGIC; 
  signal sdft_counter_4_CLKINV_8790 : STD_LOGIC; 
  signal sdft_counter_2_DXMUX_8777 : STD_LOGIC; 
  signal sdft_counter_2_XORF_8775 : STD_LOGIC; 
  signal sdft_counter_2_CYINIT_8774 : STD_LOGIC; 
  signal sdft_counter_2_F : STD_LOGIC; 
  signal sdft_counter_2_DYMUX_8760 : STD_LOGIC; 
  signal sdft_counter_2_XORG_8758 : STD_LOGIC; 
  signal sdft_counter_2_CYSELF_8756 : STD_LOGIC; 
  signal sdft_counter_2_CYMUXFAST_8755 : STD_LOGIC; 
  signal sdft_counter_2_CYAND_8754 : STD_LOGIC; 
  signal sdft_counter_2_FASTCARRY_8753 : STD_LOGIC; 
  signal sdft_counter_2_CYMUXG2_8752 : STD_LOGIC; 
  signal sdft_counter_2_CYMUXF2_8751 : STD_LOGIC; 
  signal sdft_counter_2_LOGIC_ZERO_8750 : STD_LOGIC; 
  signal sdft_counter_2_CYSELG_8741 : STD_LOGIC; 
  signal sdft_counter_2_G : STD_LOGIC; 
  signal sdft_counter_2_SRINV_8739 : STD_LOGIC; 
  signal sdft_counter_2_CLKINV_8738 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_27_XORF_9139 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_27_CYINIT_9138 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_27_CY0F_9137 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_27_XORG_9127 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_27_CYSELF_9125 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_27_CYMUXFAST_9124 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_27_CYAND_9123 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_27_FASTCARRY_9122 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_27_CYMUXG2_9121 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_27_CYMUXF2_9120 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_27_CY0G_9119 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_27_CYSELG_9111 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_29_XORF_9178 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_29_CYINIT_9177 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_29_CY0F_9176 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_29_XORG_9166 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_29_CYSELF_9164 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_29_CYMUXFAST_9163 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_29_CYAND_9162 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_29_FASTCARRY_9161 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_29_CYMUXG2_9160 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_29_CYMUXF2_9159 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_29_CY0G_9158 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_29_CYSELG_9150 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_25_XORF_9100 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_25_CYINIT_9099 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_25_CY0F_9098 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_25_XORG_9088 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_25_CYSELF_9086 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_25_CYMUXFAST_9085 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_25_CYAND_9084 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_25_FASTCARRY_9083 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_25_CYMUXG2_9082 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_25_CYMUXF2_9081 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_25_CY0G_9080 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_25_CYSELG_9072 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_25_XORF_9697 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_25_CYINIT_9696 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_25_CY0F_9695 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_25_XORG_9685 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_25_CYSELF_9683 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_25_CYMUXFAST_9682 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_25_CYAND_9681 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_25_FASTCARRY_9680 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_25_CYMUXG2_9679 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_25_CYMUXF2_9678 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_25_CY0G_9677 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_25_CYSELG_9669 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_39_XORF_9970 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_39_CYINIT_9969 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_39_CY0F_9968 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_39_XORG_9958 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_39_CYSELF_9956 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_39_CYMUXFAST_9955 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_39_CYAND_9954 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_39_FASTCARRY_9953 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_39_CYMUXG2_9952 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_39_CYMUXF2_9951 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_39_CY0G_9950 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_39_CYSELG_9942 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_29_XORF_9775 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_29_CYINIT_9774 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_29_CY0F_9773 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_29_XORG_9763 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_29_CYSELF_9761 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_29_CYMUXFAST_9760 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_29_CYAND_9759 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_29_FASTCARRY_9758 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_29_CYMUXG2_9757 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_29_CYMUXF2_9756 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_29_CY0G_9755 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_29_CYSELG_9747 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_23_XORF_9658 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_23_CYINIT_9657 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_23_CY0F_9656 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_23_XORG_9646 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_23_CYSELF_9644 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_23_CYMUXFAST_9643 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_23_CYAND_9642 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_23_FASTCARRY_9641 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_23_CYMUXG2_9640 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_23_CYMUXF2_9639 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_23_CY0G_9638 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_23_CYSELG_9630 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_27_XORF_9736 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_27_CYINIT_9735 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_27_CY0F_9734 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_27_XORG_9724 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_27_CYSELF_9722 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_27_CYMUXFAST_9721 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_27_CYAND_9720 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_27_FASTCARRY_9719 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_27_CYMUXG2_9718 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_27_CYMUXF2_9717 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_27_CY0G_9716 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_27_CYSELG_9708 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_31_XORF_9814 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_31_CYINIT_9813 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_31_CY0F_9812 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_31_XORG_9802 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_31_CYSELF_9800 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_31_CYMUXFAST_9799 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_31_CYAND_9798 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_31_FASTCARRY_9797 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_31_CYMUXG2_9796 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_31_CYMUXF2_9795 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_31_CY0G_9794 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_31_CYSELG_9786 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_35_XORF_9892 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_35_CYINIT_9891 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_35_CY0F_9890 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_35_XORG_9880 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_35_CYSELF_9878 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_35_CYMUXFAST_9877 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_35_CYAND_9876 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_35_FASTCARRY_9875 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_35_CYMUXG2_9874 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_35_CYMUXF2_9873 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_35_CY0G_9872 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_35_CYSELG_9864 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_33_XORF_9853 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_33_CYINIT_9852 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_33_CY0F_9851 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_33_XORG_9841 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_33_CYSELF_9839 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_33_CYMUXFAST_9838 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_33_CYAND_9837 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_33_FASTCARRY_9836 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_33_CYMUXG2_9835 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_33_CYMUXF2_9834 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_33_CY0G_9833 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_33_CYSELG_9825 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_37_XORF_9931 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_37_CYINIT_9930 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_37_CY0F_9929 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_37_XORG_9919 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_37_CYSELF_9917 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_37_CYMUXFAST_9916 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_37_CYAND_9915 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_37_FASTCARRY_9914 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_37_CYMUXG2_9913 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_37_CYMUXF2_9912 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_37_CY0G_9911 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_37_CYSELG_9903 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_43_XORF_9451 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_43_CYINIT_9450 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_43_CY0F_9449 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_43_XORG_9439 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_43_CYSELF_9437 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_43_CYMUXFAST_9436 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_43_CYAND_9435 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_43_FASTCARRY_9434 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_43_CYMUXG2_9433 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_43_CYMUXF2_9432 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_43_CY0G_9431 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_43_CYSELG_9423 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_39_XORF_9373 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_39_CYINIT_9372 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_39_CY0F_9371 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_39_XORG_9361 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_39_CYSELF_9359 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_39_CYMUXFAST_9358 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_39_CYAND_9357 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_39_FASTCARRY_9356 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_39_CYMUXG2_9355 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_39_CYMUXF2_9354 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_39_CY0G_9353 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_39_CYSELG_9345 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_47_XORF_9505 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_47_CYINIT_9504 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_33_XORF_9256 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_33_CYINIT_9255 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_33_CY0F_9254 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_33_XORG_9244 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_33_CYSELF_9242 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_33_CYMUXFAST_9241 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_33_CYAND_9240 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_33_FASTCARRY_9239 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_33_CYMUXG2_9238 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_33_CYMUXF2_9237 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_33_CY0G_9236 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_33_CYSELG_9228 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_37_XORF_9334 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_37_CYINIT_9333 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_37_CY0F_9332 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_37_XORG_9322 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_37_CYSELF_9320 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_37_CYMUXFAST_9319 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_37_CYAND_9318 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_37_FASTCARRY_9317 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_37_CYMUXG2_9316 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_37_CYMUXF2_9315 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_37_CY0G_9314 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_37_CYSELG_9306 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_41_XORF_9412 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_41_CYINIT_9411 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_41_CY0F_9410 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_41_XORG_9400 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_41_CYSELF_9398 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_41_CYMUXFAST_9397 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_41_CYAND_9396 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_41_FASTCARRY_9395 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_41_CYMUXG2_9394 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_41_CYMUXF2_9393 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_41_CY0G_9392 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_41_CYSELG_9384 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_35_XORF_9295 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_35_CYINIT_9294 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_35_CY0F_9293 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_35_XORG_9283 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_35_CYSELF_9281 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_35_CYMUXFAST_9280 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_35_CYAND_9279 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_35_FASTCARRY_9278 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_35_CYMUXG2_9277 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_35_CYMUXF2_9276 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_35_CY0G_9275 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_35_CYSELG_9267 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_31_XORF_9217 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_31_CYINIT_9216 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_31_CY0F_9215 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_31_XORG_9205 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_31_CYSELF_9203 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_31_CYMUXFAST_9202 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_31_CYAND_9201 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_31_FASTCARRY_9200 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_31_CYMUXG2_9199 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_31_CYMUXF2_9198 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_31_CY0G_9197 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_31_CYSELG_9189 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_45_XORF_9490 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_45_CYINIT_9489 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_45_CY0F_9488 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_45_XORG_9478 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_45_CYSELF_9476 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_45_CYMUXFAST_9475 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_45_CYAND_9474 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_45_FASTCARRY_9473 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_45_CYMUXG2_9472 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_45_CYMUXF2_9471 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_45_CY0G_9470 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_45_CYSELG_9462 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_21_XORF_9619 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_21_CYINIT_9618 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_21_CY0F_9617 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_21_XORG_9607 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_21_CYSELF_9605 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_21_CYMUXFAST_9604 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_21_CYAND_9603 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_21_FASTCARRY_9602 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_21_CYMUXG2_9601 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_21_CYMUXF2_9600 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_21_CY0G_9599 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_21_CYSELG_9591 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_19_XORF_9580 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_19_CYINIT_9579 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_19_CY0F_9578 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_19_XORG_9568 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_19_CYSELF_9566 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_19_CYMUXFAST_9565 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_19_CYAND_9564 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_19_FASTCARRY_9563 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_19_CYMUXG2_9562 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_19_CYMUXF2_9561 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_19_CY0G_9560 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_19_CYSELG_9552 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_17_XORF_9541 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_17_CYINIT_9540 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_17_CY0F_9539 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_17_CYSELF_9531 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_17_BXINV_9529 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_17_XORG_9527 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_17_CYMUXG_9526 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_17_CY0G_9524 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_17_CYSELG_9516 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_23_XORF_10255 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_23_CYINIT_10254 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_23_CY0F_10253 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_23_XORG_10243 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_10_Madd_cy_23_Q : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_23_CYSELF_10241 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_23_CYMUXFAST_10240 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_23_CYAND_10239 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_23_FASTCARRY_10238 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_23_CYMUXG2_10237 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_23_CYMUXF2_10236 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_23_CY0G_10235 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_23_CYSELG_10227 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_19_XORF_10177 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_19_CYINIT_10176 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_19_CY0F_10175 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_19_XORG_10165 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_10_Madd_cy_19_Q : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_19_CYSELF_10163 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_19_CYMUXFAST_10162 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_19_CYAND_10161 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_19_FASTCARRY_10160 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_19_CYMUXG2_10159 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_19_CYMUXF2_10158 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_19_CY0G_10157 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_19_CYSELG_10149 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_27_XORF_10333 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_27_CYINIT_10332 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_27_CY0F_10331 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_27_XORG_10321 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_10_Madd_cy_27_Q : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_27_CYSELF_10319 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_27_CYMUXFAST_10318 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_27_CYAND_10317 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_27_FASTCARRY_10316 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_27_CYMUXG2_10315 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_27_CYMUXF2_10314 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_27_CY0G_10313 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_27_CYSELG_10305 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_45_XORF_10087 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_45_CYINIT_10086 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_45_CY0F_10085 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_45_XORG_10075 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_45_CYSELF_10073 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_45_CYMUXFAST_10072 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_45_CYAND_10071 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_45_FASTCARRY_10070 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_45_CYMUXG2_10069 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_45_CYMUXF2_10068 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_45_CY0G_10067 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_45_CYSELG_10059 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_17_XORF_10138 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_17_CYINIT_10137 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_17_CY0F_10136 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_17_CYSELF_10128 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_17_BXINV_10126 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_17_XORG_10124 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_17_CYMUXG_10123 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_10_Madd_cy_17_Q : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_17_CY0G_10121 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_17_CYSELG_10113 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_47_XORF_10102 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_47_CYINIT_10101 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_41_XORF_10009 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_41_CYINIT_10008 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_41_CY0F_10007 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_41_XORG_9997 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_41_CYSELF_9995 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_41_CYMUXFAST_9994 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_41_CYAND_9993 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_41_FASTCARRY_9992 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_41_CYMUXG2_9991 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_41_CYMUXF2_9990 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_41_CY0G_9989 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_41_CYSELG_9981 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_43_XORF_10048 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_43_CYINIT_10047 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_43_CY0F_10046 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_43_XORG_10036 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_43_CYSELF_10034 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_43_CYMUXFAST_10033 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_43_CYAND_10032 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_43_FASTCARRY_10031 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_43_CYMUXG2_10030 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_43_CYMUXF2_10029 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_43_CY0G_10028 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_43_CYSELG_10020 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_21_XORF_10216 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_21_CYINIT_10215 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_21_CY0F_10214 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_21_XORG_10204 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_10_Madd_cy_21_Q : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_21_CYSELF_10202 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_21_CYMUXFAST_10201 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_21_CYAND_10200 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_21_FASTCARRY_10199 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_21_CYMUXG2_10198 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_21_CYMUXF2_10197 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_21_CY0G_10196 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_21_CYSELG_10188 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_25_XORF_10294 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_25_CYINIT_10293 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_25_CY0F_10292 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_25_XORG_10282 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_10_Madd_cy_25_Q : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_25_CYSELF_10280 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_25_CYMUXFAST_10279 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_25_CYAND_10278 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_25_FASTCARRY_10277 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_25_CYMUXG2_10276 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_25_CYMUXF2_10275 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_25_CY0G_10274 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_25_CYSELG_10266 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_27_XORF_10595 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_27_CYINIT_10594 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_27_CY0F_10593 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_27_XORG_10583 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_10_Madd_cy_27_Q : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_27_CYSELF_10581 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_27_CYMUXFAST_10580 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_27_CYAND_10579 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_27_FASTCARRY_10578 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_27_CYMUXG2_10577 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_27_CYMUXF2_10576 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_27_CY0G_10575 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_27_CYSELG_10567 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_21_XORF_10478 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_21_CYINIT_10477 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_21_CY0F_10476 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_21_XORG_10466 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_10_Madd_cy_21_Q : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_21_CYSELF_10464 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_21_CYMUXFAST_10463 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_21_CYAND_10462 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_21_FASTCARRY_10461 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_21_CYMUXG2_10460 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_21_CYMUXF2_10459 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_21_CY0G_10458 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_21_CYSELG_10450 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_23_XORF_10517 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_23_CYINIT_10516 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_23_CY0F_10515 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_23_XORG_10505 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_10_Madd_cy_23_Q : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_23_CYSELF_10503 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_23_CYMUXFAST_10502 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_23_CYAND_10501 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_23_FASTCARRY_10500 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_23_CYMUXG2_10499 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_23_CYMUXF2_10498 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_23_CY0G_10497 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_23_CYSELG_10489 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_17_XORF_10400 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_17_CYINIT_10399 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_17_CY0F_10398 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_17_CYSELF_10390 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_17_BXINV_10388 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_17_XORG_10386 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_17_CYMUXG_10385 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_10_Madd_cy_17_Q : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_17_CY0G_10383 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_17_CYSELG_10375 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_29_XORF_10364 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_29_CYINIT_10363 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_29_CY0F_10362 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_29_CYSELF_10354 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_29_XORG_10351 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_10_Madd_cy_29_Q : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_19_XORF_10439 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_19_CYINIT_10438 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_19_CY0F_10437 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_19_XORG_10427 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_10_Madd_cy_19_Q : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_19_CYSELF_10425 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_19_CYMUXFAST_10424 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_19_CYAND_10423 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_19_FASTCARRY_10422 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_19_CYMUXG2_10421 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_19_CYMUXF2_10420 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_19_CY0G_10419 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_19_CYSELG_10411 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_25_XORF_10556 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_25_CYINIT_10555 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_25_CY0F_10554 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_25_XORG_10544 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_10_Madd_cy_25_Q : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_25_CYSELF_10542 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_25_CYMUXFAST_10541 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_25_CYAND_10540 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_25_FASTCARRY_10539 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_25_CYMUXG2_10538 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_25_CYMUXF2_10537 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_25_CY0G_10536 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_25_CYSELG_10528 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_29_XORF_10626 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_29_CYINIT_10625 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_29_CY0F_10624 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_29_CYSELF_10616 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_29_XORG_10613 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_10_Madd_cy_29_Q : STD_LOGIC; 
  signal sdft_im64_mult0001_17_XORF_10662 : STD_LOGIC; 
  signal sdft_im64_mult0001_17_CYINIT_10661 : STD_LOGIC; 
  signal sdft_im64_mult0001_17_CY0F_10660 : STD_LOGIC; 
  signal sdft_im64_mult0001_17_CYSELF_10652 : STD_LOGIC; 
  signal sdft_im64_mult0001_17_BXINV_10650 : STD_LOGIC; 
  signal sdft_im64_mult0001_17_XORG_10648 : STD_LOGIC; 
  signal sdft_im64_mult0001_17_CYMUXG_10647 : STD_LOGIC; 
  signal sdft_im64_mult0001_17_CY0G_10645 : STD_LOGIC; 
  signal sdft_im64_mult0001_17_CYSELG_10637 : STD_LOGIC; 
  signal sdft_im64_mult0001_21_XORF_10740 : STD_LOGIC; 
  signal sdft_im64_mult0001_21_CYINIT_10739 : STD_LOGIC; 
  signal sdft_im64_mult0001_21_CY0F_10738 : STD_LOGIC; 
  signal sdft_im64_mult0001_21_XORG_10728 : STD_LOGIC; 
  signal sdft_im64_mult0001_21_CYSELF_10726 : STD_LOGIC; 
  signal sdft_im64_mult0001_21_CYMUXFAST_10725 : STD_LOGIC; 
  signal sdft_im64_mult0001_21_CYAND_10724 : STD_LOGIC; 
  signal sdft_im64_mult0001_21_FASTCARRY_10723 : STD_LOGIC; 
  signal sdft_im64_mult0001_21_CYMUXG2_10722 : STD_LOGIC; 
  signal sdft_im64_mult0001_21_CYMUXF2_10721 : STD_LOGIC; 
  signal sdft_im64_mult0001_21_CY0G_10720 : STD_LOGIC; 
  signal sdft_im64_mult0001_21_CYSELG_10712 : STD_LOGIC; 
  signal sdft_im64_mult0001_19_XORF_10701 : STD_LOGIC; 
  signal sdft_im64_mult0001_19_CYINIT_10700 : STD_LOGIC; 
  signal sdft_im64_mult0001_19_CY0F_10699 : STD_LOGIC; 
  signal sdft_im64_mult0001_19_XORG_10689 : STD_LOGIC; 
  signal sdft_im64_mult0001_19_CYSELF_10687 : STD_LOGIC; 
  signal sdft_im64_mult0001_19_CYMUXFAST_10686 : STD_LOGIC; 
  signal sdft_im64_mult0001_19_CYAND_10685 : STD_LOGIC; 
  signal sdft_im64_mult0001_19_FASTCARRY_10684 : STD_LOGIC; 
  signal sdft_im64_mult0001_19_CYMUXG2_10683 : STD_LOGIC; 
  signal sdft_im64_mult0001_19_CYMUXF2_10682 : STD_LOGIC; 
  signal sdft_im64_mult0001_19_CY0G_10681 : STD_LOGIC; 
  signal sdft_im64_mult0001_19_CYSELG_10673 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_17_XORF_11856 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_17_CYINIT_11855 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_17_CY0F_11854 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_17_CYSELF_11846 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_17_BXINV_11844 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_17_XORG_11842 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_17_CYMUXG_11841 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_17_CY0G_11839 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_17_CYSELG_11831 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_23_XORF_11973 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_23_CYINIT_11972 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_23_CY0F_11971 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_23_XORG_11961 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_23_CYSELF_11959 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_23_CYMUXFAST_11958 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_23_CYAND_11957 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_23_FASTCARRY_11956 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_23_CYMUXG2_11955 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_23_CYMUXF2_11954 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_23_CY0G_11953 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_23_CYSELG_11945 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_19_XORF_11895 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_19_CYINIT_11894 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_19_CY0F_11893 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_19_XORG_11883 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_19_CYSELF_11881 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_19_CYMUXFAST_11880 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_19_CYAND_11879 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_19_FASTCARRY_11878 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_19_CYMUXG2_11877 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_19_CYMUXF2_11876 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_19_CY0G_11875 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_19_CYSELG_11867 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_25_XORF_12012 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_25_CYINIT_12011 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_25_CY0F_12010 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_25_XORG_12000 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_25_CYSELF_11998 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_25_CYMUXFAST_11997 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_25_CYAND_11996 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_25_FASTCARRY_11995 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_25_CYMUXG2_11994 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_25_CYMUXF2_11993 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_25_CY0G_11992 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_25_CYSELG_11984 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_43_XORF_11766 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_43_CYINIT_11765 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_43_CY0F_11764 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_43_XORG_11754 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_43_CYSELF_11752 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_43_CYMUXFAST_11751 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_43_CYAND_11750 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_43_FASTCARRY_11749 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_43_CYMUXG2_11748 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_43_CYMUXF2_11747 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_43_CY0G_11746 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_43_CYSELG_11738 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_39_XORF_11688 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_39_CYINIT_11687 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_39_CY0F_11686 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_39_XORG_11676 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_39_CYSELF_11674 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_39_CYMUXFAST_11673 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_39_CYAND_11672 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_39_FASTCARRY_11671 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_39_CYMUXG2_11670 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_39_CYMUXF2_11669 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_39_CY0G_11668 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_39_CYSELG_11660 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_41_XORF_11727 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_41_CYINIT_11726 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_41_CY0F_11725 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_41_XORG_11715 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_41_CYSELF_11713 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_41_CYMUXFAST_11712 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_41_CYAND_11711 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_41_FASTCARRY_11710 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_41_CYMUXG2_11709 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_41_CYMUXF2_11708 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_41_CY0G_11707 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_41_CYSELG_11699 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_47_XORF_11820 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_47_CYINIT_11819 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_45_XORF_11805 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_45_CYINIT_11804 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_45_CY0F_11803 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_45_XORG_11793 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_45_CYSELF_11791 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_45_CYMUXFAST_11790 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_45_CYAND_11789 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_45_FASTCARRY_11788 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_45_CYMUXG2_11787 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_45_CYMUXF2_11786 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_45_CY0G_11785 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_45_CYSELG_11777 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_21_XORF_11934 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_21_CYINIT_11933 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_21_CY0F_11932 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_21_XORG_11922 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_21_CYSELF_11920 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_21_CYMUXFAST_11919 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_21_CYAND_11918 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_21_FASTCARRY_11917 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_21_CYMUXG2_11916 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_21_CYMUXF2_11915 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_21_CY0G_11914 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_21_CYSELG_11906 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_39_XORF_12285 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_39_CYINIT_12284 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_39_CY0F_12283 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_39_XORG_12273 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_39_CYSELF_12271 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_39_CYMUXFAST_12270 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_39_CYAND_12269 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_39_FASTCARRY_12268 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_39_CYMUXG2_12267 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_39_CYMUXF2_12266 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_39_CY0G_12265 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_39_CYSELG_12257 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_43_XORF_12363 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_43_CYINIT_12362 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_43_CY0F_12361 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_43_XORG_12351 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_43_CYSELF_12349 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_43_CYMUXFAST_12348 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_43_CYAND_12347 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_43_FASTCARRY_12346 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_43_CYMUXG2_12345 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_43_CYMUXF2_12344 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_43_CY0G_12343 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_43_CYSELG_12335 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_35_XORF_12207 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_35_CYINIT_12206 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_35_CY0F_12205 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_35_XORG_12195 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_35_CYSELF_12193 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_35_CYMUXFAST_12192 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_35_CYAND_12191 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_35_FASTCARRY_12190 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_35_CYMUXG2_12189 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_35_CYMUXF2_12188 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_35_CY0G_12187 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_35_CYSELG_12179 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_31_XORF_12129 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_31_CYINIT_12128 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_31_CY0F_12127 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_31_XORG_12117 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_31_CYSELF_12115 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_31_CYMUXFAST_12114 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_31_CYAND_12113 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_31_FASTCARRY_12112 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_31_CYMUXG2_12111 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_31_CYMUXF2_12110 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_31_CY0G_12109 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_31_CYSELG_12101 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_33_XORF_12168 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_33_CYINIT_12167 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_33_CY0F_12166 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_33_XORG_12156 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_33_CYSELF_12154 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_33_CYMUXFAST_12153 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_33_CYAND_12152 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_33_FASTCARRY_12151 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_33_CYMUXG2_12150 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_33_CYMUXF2_12149 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_33_CY0G_12148 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_33_CYSELG_12140 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_27_XORF_12051 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_27_CYINIT_12050 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_27_CY0F_12049 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_27_XORG_12039 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_27_CYSELF_12037 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_27_CYMUXFAST_12036 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_27_CYAND_12035 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_27_FASTCARRY_12034 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_27_CYMUXG2_12033 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_27_CYMUXF2_12032 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_27_CY0G_12031 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_27_CYSELG_12023 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_37_XORF_12246 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_37_CYINIT_12245 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_37_CY0F_12244 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_37_XORG_12234 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_37_CYSELF_12232 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_37_CYMUXFAST_12231 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_37_CYAND_12230 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_37_FASTCARRY_12229 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_37_CYMUXG2_12228 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_37_CYMUXF2_12227 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_37_CY0G_12226 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_37_CYSELG_12218 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_29_XORF_12090 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_29_CYINIT_12089 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_29_CY0F_12088 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_29_XORG_12078 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_29_CYSELF_12076 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_29_CYMUXFAST_12075 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_29_CYAND_12074 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_29_FASTCARRY_12073 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_29_CYMUXG2_12072 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_29_CYMUXF2_12071 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_29_CY0G_12070 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_29_CYSELG_12062 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_41_XORF_12324 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_41_CYINIT_12323 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_41_CY0F_12322 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_41_XORG_12312 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_41_CYSELF_12310 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_41_CYMUXFAST_12309 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_41_CYAND_12308 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_41_FASTCARRY_12307 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_41_CYMUXG2_12306 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_41_CYMUXF2_12305 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_41_CY0G_12304 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_41_CYSELG_12296 : STD_LOGIC; 
  signal sdft_im64_mult0001_39_XORF_11091 : STD_LOGIC; 
  signal sdft_im64_mult0001_39_CYINIT_11090 : STD_LOGIC; 
  signal sdft_im64_mult0001_39_CY0F_11089 : STD_LOGIC; 
  signal sdft_im64_mult0001_39_XORG_11079 : STD_LOGIC; 
  signal sdft_im64_mult0001_39_CYSELF_11077 : STD_LOGIC; 
  signal sdft_im64_mult0001_39_CYMUXFAST_11076 : STD_LOGIC; 
  signal sdft_im64_mult0001_39_CYAND_11075 : STD_LOGIC; 
  signal sdft_im64_mult0001_39_FASTCARRY_11074 : STD_LOGIC; 
  signal sdft_im64_mult0001_39_CYMUXG2_11073 : STD_LOGIC; 
  signal sdft_im64_mult0001_39_CYMUXF2_11072 : STD_LOGIC; 
  signal sdft_im64_mult0001_39_CY0G_11071 : STD_LOGIC; 
  signal sdft_im64_mult0001_39_CYSELG_11063 : STD_LOGIC; 
  signal sdft_im64_mult0001_33_XORF_10974 : STD_LOGIC; 
  signal sdft_im64_mult0001_33_CYINIT_10973 : STD_LOGIC; 
  signal sdft_im64_mult0001_33_CY0F_10972 : STD_LOGIC; 
  signal sdft_im64_mult0001_33_XORG_10962 : STD_LOGIC; 
  signal sdft_im64_mult0001_33_CYSELF_10960 : STD_LOGIC; 
  signal sdft_im64_mult0001_33_CYMUXFAST_10959 : STD_LOGIC; 
  signal sdft_im64_mult0001_33_CYAND_10958 : STD_LOGIC; 
  signal sdft_im64_mult0001_33_FASTCARRY_10957 : STD_LOGIC; 
  signal sdft_im64_mult0001_33_CYMUXG2_10956 : STD_LOGIC; 
  signal sdft_im64_mult0001_33_CYMUXF2_10955 : STD_LOGIC; 
  signal sdft_im64_mult0001_33_CY0G_10954 : STD_LOGIC; 
  signal sdft_im64_mult0001_33_CYSELG_10946 : STD_LOGIC; 
  signal sdft_im64_mult0001_23_XORF_10779 : STD_LOGIC; 
  signal sdft_im64_mult0001_23_CYINIT_10778 : STD_LOGIC; 
  signal sdft_im64_mult0001_23_CY0F_10777 : STD_LOGIC; 
  signal sdft_im64_mult0001_23_XORG_10767 : STD_LOGIC; 
  signal sdft_im64_mult0001_23_CYSELF_10765 : STD_LOGIC; 
  signal sdft_im64_mult0001_23_CYMUXFAST_10764 : STD_LOGIC; 
  signal sdft_im64_mult0001_23_CYAND_10763 : STD_LOGIC; 
  signal sdft_im64_mult0001_23_FASTCARRY_10762 : STD_LOGIC; 
  signal sdft_im64_mult0001_23_CYMUXG2_10761 : STD_LOGIC; 
  signal sdft_im64_mult0001_23_CYMUXF2_10760 : STD_LOGIC; 
  signal sdft_im64_mult0001_23_CY0G_10759 : STD_LOGIC; 
  signal sdft_im64_mult0001_23_CYSELG_10751 : STD_LOGIC; 
  signal sdft_im64_mult0001_37_XORF_11052 : STD_LOGIC; 
  signal sdft_im64_mult0001_37_CYINIT_11051 : STD_LOGIC; 
  signal sdft_im64_mult0001_37_CY0F_11050 : STD_LOGIC; 
  signal sdft_im64_mult0001_37_XORG_11040 : STD_LOGIC; 
  signal sdft_im64_mult0001_37_CYSELF_11038 : STD_LOGIC; 
  signal sdft_im64_mult0001_37_CYMUXFAST_11037 : STD_LOGIC; 
  signal sdft_im64_mult0001_37_CYAND_11036 : STD_LOGIC; 
  signal sdft_im64_mult0001_37_FASTCARRY_11035 : STD_LOGIC; 
  signal sdft_im64_mult0001_37_CYMUXG2_11034 : STD_LOGIC; 
  signal sdft_im64_mult0001_37_CYMUXF2_11033 : STD_LOGIC; 
  signal sdft_im64_mult0001_37_CY0G_11032 : STD_LOGIC; 
  signal sdft_im64_mult0001_37_CYSELG_11024 : STD_LOGIC; 
  signal sdft_im64_mult0001_29_XORF_10896 : STD_LOGIC; 
  signal sdft_im64_mult0001_29_CYINIT_10895 : STD_LOGIC; 
  signal sdft_im64_mult0001_29_CY0F_10894 : STD_LOGIC; 
  signal sdft_im64_mult0001_29_XORG_10884 : STD_LOGIC; 
  signal sdft_im64_mult0001_29_CYSELF_10882 : STD_LOGIC; 
  signal sdft_im64_mult0001_29_CYMUXFAST_10881 : STD_LOGIC; 
  signal sdft_im64_mult0001_29_CYAND_10880 : STD_LOGIC; 
  signal sdft_im64_mult0001_29_FASTCARRY_10879 : STD_LOGIC; 
  signal sdft_im64_mult0001_29_CYMUXG2_10878 : STD_LOGIC; 
  signal sdft_im64_mult0001_29_CYMUXF2_10877 : STD_LOGIC; 
  signal sdft_im64_mult0001_29_CY0G_10876 : STD_LOGIC; 
  signal sdft_im64_mult0001_29_CYSELG_10868 : STD_LOGIC; 
  signal sdft_im64_mult0001_35_XORF_11013 : STD_LOGIC; 
  signal sdft_im64_mult0001_35_CYINIT_11012 : STD_LOGIC; 
  signal sdft_im64_mult0001_35_CY0F_11011 : STD_LOGIC; 
  signal sdft_im64_mult0001_35_XORG_11001 : STD_LOGIC; 
  signal sdft_im64_mult0001_35_CYSELF_10999 : STD_LOGIC; 
  signal sdft_im64_mult0001_35_CYMUXFAST_10998 : STD_LOGIC; 
  signal sdft_im64_mult0001_35_CYAND_10997 : STD_LOGIC; 
  signal sdft_im64_mult0001_35_FASTCARRY_10996 : STD_LOGIC; 
  signal sdft_im64_mult0001_35_CYMUXG2_10995 : STD_LOGIC; 
  signal sdft_im64_mult0001_35_CYMUXF2_10994 : STD_LOGIC; 
  signal sdft_im64_mult0001_35_CY0G_10993 : STD_LOGIC; 
  signal sdft_im64_mult0001_35_CYSELG_10985 : STD_LOGIC; 
  signal sdft_im64_mult0001_27_XORF_10857 : STD_LOGIC; 
  signal sdft_im64_mult0001_27_CYINIT_10856 : STD_LOGIC; 
  signal sdft_im64_mult0001_27_CY0F_10855 : STD_LOGIC; 
  signal sdft_im64_mult0001_27_XORG_10845 : STD_LOGIC; 
  signal sdft_im64_mult0001_27_CYSELF_10843 : STD_LOGIC; 
  signal sdft_im64_mult0001_27_CYMUXFAST_10842 : STD_LOGIC; 
  signal sdft_im64_mult0001_27_CYAND_10841 : STD_LOGIC; 
  signal sdft_im64_mult0001_27_FASTCARRY_10840 : STD_LOGIC; 
  signal sdft_im64_mult0001_27_CYMUXG2_10839 : STD_LOGIC; 
  signal sdft_im64_mult0001_27_CYMUXF2_10838 : STD_LOGIC; 
  signal sdft_im64_mult0001_27_CY0G_10837 : STD_LOGIC; 
  signal sdft_im64_mult0001_27_CYSELG_10829 : STD_LOGIC; 
  signal sdft_im64_mult0001_41_XORF_11130 : STD_LOGIC; 
  signal sdft_im64_mult0001_41_CYINIT_11129 : STD_LOGIC; 
  signal sdft_im64_mult0001_41_CY0F_11128 : STD_LOGIC; 
  signal sdft_im64_mult0001_41_XORG_11118 : STD_LOGIC; 
  signal sdft_im64_mult0001_41_CYSELF_11116 : STD_LOGIC; 
  signal sdft_im64_mult0001_41_CYMUXFAST_11115 : STD_LOGIC; 
  signal sdft_im64_mult0001_41_CYAND_11114 : STD_LOGIC; 
  signal sdft_im64_mult0001_41_FASTCARRY_11113 : STD_LOGIC; 
  signal sdft_im64_mult0001_41_CYMUXG2_11112 : STD_LOGIC; 
  signal sdft_im64_mult0001_41_CYMUXF2_11111 : STD_LOGIC; 
  signal sdft_im64_mult0001_41_CY0G_11110 : STD_LOGIC; 
  signal sdft_im64_mult0001_41_CYSELG_11102 : STD_LOGIC; 
  signal sdft_im64_mult0001_31_XORF_10935 : STD_LOGIC; 
  signal sdft_im64_mult0001_31_CYINIT_10934 : STD_LOGIC; 
  signal sdft_im64_mult0001_31_CY0F_10933 : STD_LOGIC; 
  signal sdft_im64_mult0001_31_XORG_10923 : STD_LOGIC; 
  signal sdft_im64_mult0001_31_CYSELF_10921 : STD_LOGIC; 
  signal sdft_im64_mult0001_31_CYMUXFAST_10920 : STD_LOGIC; 
  signal sdft_im64_mult0001_31_CYAND_10919 : STD_LOGIC; 
  signal sdft_im64_mult0001_31_FASTCARRY_10918 : STD_LOGIC; 
  signal sdft_im64_mult0001_31_CYMUXG2_10917 : STD_LOGIC; 
  signal sdft_im64_mult0001_31_CYMUXF2_10916 : STD_LOGIC; 
  signal sdft_im64_mult0001_31_CY0G_10915 : STD_LOGIC; 
  signal sdft_im64_mult0001_31_CYSELG_10907 : STD_LOGIC; 
  signal sdft_im64_mult0001_25_XORF_10818 : STD_LOGIC; 
  signal sdft_im64_mult0001_25_CYINIT_10817 : STD_LOGIC; 
  signal sdft_im64_mult0001_25_CY0F_10816 : STD_LOGIC; 
  signal sdft_im64_mult0001_25_XORG_10806 : STD_LOGIC; 
  signal sdft_im64_mult0001_25_CYSELF_10804 : STD_LOGIC; 
  signal sdft_im64_mult0001_25_CYMUXFAST_10803 : STD_LOGIC; 
  signal sdft_im64_mult0001_25_CYAND_10802 : STD_LOGIC; 
  signal sdft_im64_mult0001_25_FASTCARRY_10801 : STD_LOGIC; 
  signal sdft_im64_mult0001_25_CYMUXG2_10800 : STD_LOGIC; 
  signal sdft_im64_mult0001_25_CYMUXF2_10799 : STD_LOGIC; 
  signal sdft_im64_mult0001_25_CY0G_10798 : STD_LOGIC; 
  signal sdft_im64_mult0001_25_CYSELG_10790 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_25_XORF_11415 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_25_CYINIT_11414 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_25_CY0F_11413 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_25_XORG_11403 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_25_CYSELF_11401 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_25_CYMUXFAST_11400 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_25_CYAND_11399 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_25_FASTCARRY_11398 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_25_CYMUXG2_11397 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_25_CYMUXF2_11396 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_25_CY0G_11395 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_25_CYSELG_11387 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_27_XORF_11454 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_27_CYINIT_11453 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_27_CY0F_11452 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_27_XORG_11442 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_27_CYSELF_11440 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_27_CYMUXFAST_11439 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_27_CYAND_11438 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_27_FASTCARRY_11437 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_27_CYMUXG2_11436 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_27_CYMUXF2_11435 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_27_CY0G_11434 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_27_CYSELG_11426 : STD_LOGIC; 
  signal sdft_im64_mult0001_43_XORF_11169 : STD_LOGIC; 
  signal sdft_im64_mult0001_43_CYINIT_11168 : STD_LOGIC; 
  signal sdft_im64_mult0001_43_CY0F_11167 : STD_LOGIC; 
  signal sdft_im64_mult0001_43_XORG_11157 : STD_LOGIC; 
  signal sdft_im64_mult0001_43_CYSELF_11155 : STD_LOGIC; 
  signal sdft_im64_mult0001_43_CYMUXFAST_11154 : STD_LOGIC; 
  signal sdft_im64_mult0001_43_CYAND_11153 : STD_LOGIC; 
  signal sdft_im64_mult0001_43_FASTCARRY_11152 : STD_LOGIC; 
  signal sdft_im64_mult0001_43_CYMUXG2_11151 : STD_LOGIC; 
  signal sdft_im64_mult0001_43_CYMUXF2_11150 : STD_LOGIC; 
  signal sdft_im64_mult0001_43_CY0G_11149 : STD_LOGIC; 
  signal sdft_im64_mult0001_43_CYSELG_11141 : STD_LOGIC; 
  signal sdft_im64_mult0001_47_XORF_11223 : STD_LOGIC; 
  signal sdft_im64_mult0001_47_CYINIT_11222 : STD_LOGIC; 
  signal sdft_im64_mult0001_45_XORF_11208 : STD_LOGIC; 
  signal sdft_im64_mult0001_45_CYINIT_11207 : STD_LOGIC; 
  signal sdft_im64_mult0001_45_CY0F_11206 : STD_LOGIC; 
  signal sdft_im64_mult0001_45_XORG_11196 : STD_LOGIC; 
  signal sdft_im64_mult0001_45_CYSELF_11194 : STD_LOGIC; 
  signal sdft_im64_mult0001_45_CYMUXFAST_11193 : STD_LOGIC; 
  signal sdft_im64_mult0001_45_CYAND_11192 : STD_LOGIC; 
  signal sdft_im64_mult0001_45_FASTCARRY_11191 : STD_LOGIC; 
  signal sdft_im64_mult0001_45_CYMUXG2_11190 : STD_LOGIC; 
  signal sdft_im64_mult0001_45_CYMUXF2_11189 : STD_LOGIC; 
  signal sdft_im64_mult0001_45_CY0G_11188 : STD_LOGIC; 
  signal sdft_im64_mult0001_45_CYSELG_11180 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_17_XORF_11259 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_17_CYINIT_11258 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_17_CY0F_11257 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_17_CYSELF_11249 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_17_BXINV_11247 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_17_XORG_11245 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_17_CYMUXG_11244 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_17_CY0G_11242 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_17_CYSELG_11234 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_23_XORF_11376 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_23_CYINIT_11375 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_23_CY0F_11374 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_23_XORG_11364 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_23_CYSELF_11362 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_23_CYMUXFAST_11361 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_23_CYAND_11360 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_23_FASTCARRY_11359 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_23_CYMUXG2_11358 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_23_CYMUXF2_11357 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_23_CY0G_11356 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_23_CYSELG_11348 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_19_XORF_11298 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_19_CYINIT_11297 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_19_CY0F_11296 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_19_XORG_11286 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_19_CYSELF_11284 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_19_CYMUXFAST_11283 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_19_CYAND_11282 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_19_FASTCARRY_11281 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_19_CYMUXG2_11280 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_19_CYMUXF2_11279 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_19_CY0G_11278 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_19_CYSELG_11270 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_21_XORF_11337 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_21_CYINIT_11336 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_21_CY0F_11335 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_21_XORG_11325 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_21_CYSELF_11323 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_21_CYMUXFAST_11322 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_21_CYAND_11321 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_21_FASTCARRY_11320 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_21_CYMUXG2_11319 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_21_CYMUXF2_11318 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_21_CY0G_11317 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_21_CYSELG_11309 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_33_XORF_11571 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_33_CYINIT_11570 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_33_CY0F_11569 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_33_XORG_11559 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_33_CYSELF_11557 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_33_CYMUXFAST_11556 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_33_CYAND_11555 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_33_FASTCARRY_11554 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_33_CYMUXG2_11553 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_33_CYMUXF2_11552 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_33_CY0G_11551 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_33_CYSELG_11543 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_31_XORF_11532 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_31_CYINIT_11531 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_31_CY0F_11530 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_31_XORG_11520 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_31_CYSELF_11518 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_31_CYMUXFAST_11517 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_31_CYAND_11516 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_31_FASTCARRY_11515 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_31_CYMUXG2_11514 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_31_CYMUXF2_11513 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_31_CY0G_11512 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_31_CYSELG_11504 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_35_XORF_11610 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_35_CYINIT_11609 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_35_CY0F_11608 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_35_XORG_11598 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_35_CYSELF_11596 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_35_CYMUXFAST_11595 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_35_CYAND_11594 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_35_FASTCARRY_11593 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_35_CYMUXG2_11592 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_35_CYMUXF2_11591 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_35_CY0G_11590 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_35_CYSELG_11582 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_29_XORF_11493 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_29_CYINIT_11492 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_29_CY0F_11491 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_29_XORG_11481 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_29_CYSELF_11479 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_29_CYMUXFAST_11478 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_29_CYAND_11477 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_29_FASTCARRY_11476 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_29_CYMUXG2_11475 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_29_CYMUXF2_11474 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_29_CY0G_11473 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_29_CYSELG_11465 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_37_XORF_11649 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_37_CYINIT_11648 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_37_CY0F_11647 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_37_XORG_11637 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_37_CYSELF_11635 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_37_CYMUXFAST_11634 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_37_CYAND_11633 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_37_FASTCARRY_11632 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_37_CYMUXG2_11631 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_37_CYMUXF2_11630 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_37_CY0G_11629 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_37_CYSELG_11621 : STD_LOGIC; 
  signal sdft_re64_mult0001_25_XORF_13206 : STD_LOGIC; 
  signal sdft_re64_mult0001_25_CYINIT_13205 : STD_LOGIC; 
  signal sdft_re64_mult0001_25_CY0F_13204 : STD_LOGIC; 
  signal sdft_re64_mult0001_25_XORG_13194 : STD_LOGIC; 
  signal sdft_re64_mult0001_25_CYSELF_13192 : STD_LOGIC; 
  signal sdft_re64_mult0001_25_CYMUXFAST_13191 : STD_LOGIC; 
  signal sdft_re64_mult0001_25_CYAND_13190 : STD_LOGIC; 
  signal sdft_re64_mult0001_25_FASTCARRY_13189 : STD_LOGIC; 
  signal sdft_re64_mult0001_25_CYMUXG2_13188 : STD_LOGIC; 
  signal sdft_re64_mult0001_25_CYMUXF2_13187 : STD_LOGIC; 
  signal sdft_re64_mult0001_25_CY0G_13186 : STD_LOGIC; 
  signal sdft_re64_mult0001_25_CYSELG_13178 : STD_LOGIC; 
  signal sdft_re64_mult0001_21_XORF_13128 : STD_LOGIC; 
  signal sdft_re64_mult0001_21_CYINIT_13127 : STD_LOGIC; 
  signal sdft_re64_mult0001_21_CY0F_13126 : STD_LOGIC; 
  signal sdft_re64_mult0001_21_XORG_13116 : STD_LOGIC; 
  signal sdft_re64_mult0001_21_CYSELF_13114 : STD_LOGIC; 
  signal sdft_re64_mult0001_21_CYMUXFAST_13113 : STD_LOGIC; 
  signal sdft_re64_mult0001_21_CYAND_13112 : STD_LOGIC; 
  signal sdft_re64_mult0001_21_FASTCARRY_13111 : STD_LOGIC; 
  signal sdft_re64_mult0001_21_CYMUXG2_13110 : STD_LOGIC; 
  signal sdft_re64_mult0001_21_CYMUXF2_13109 : STD_LOGIC; 
  signal sdft_re64_mult0001_21_CY0G_13108 : STD_LOGIC; 
  signal sdft_re64_mult0001_21_CYSELG_13100 : STD_LOGIC; 
  signal sdft_re64_mult0001_19_XORF_13089 : STD_LOGIC; 
  signal sdft_re64_mult0001_19_CYINIT_13088 : STD_LOGIC; 
  signal sdft_re64_mult0001_19_CY0F_13087 : STD_LOGIC; 
  signal sdft_re64_mult0001_19_XORG_13077 : STD_LOGIC; 
  signal sdft_re64_mult0001_19_CYSELF_13075 : STD_LOGIC; 
  signal sdft_re64_mult0001_19_CYMUXFAST_13074 : STD_LOGIC; 
  signal sdft_re64_mult0001_19_CYAND_13073 : STD_LOGIC; 
  signal sdft_re64_mult0001_19_FASTCARRY_13072 : STD_LOGIC; 
  signal sdft_re64_mult0001_19_CYMUXG2_13071 : STD_LOGIC; 
  signal sdft_re64_mult0001_19_CYMUXF2_13070 : STD_LOGIC; 
  signal sdft_re64_mult0001_19_CY0G_13069 : STD_LOGIC; 
  signal sdft_re64_mult0001_19_CYSELG_13061 : STD_LOGIC; 
  signal sdft_im64_mult0000_43_XORF_12960 : STD_LOGIC; 
  signal sdft_im64_mult0000_43_CYINIT_12959 : STD_LOGIC; 
  signal sdft_im64_mult0000_43_CY0F_12958 : STD_LOGIC; 
  signal sdft_im64_mult0000_43_XORG_12948 : STD_LOGIC; 
  signal sdft_im64_mult0000_43_CYSELF_12946 : STD_LOGIC; 
  signal sdft_im64_mult0000_43_CYMUXFAST_12945 : STD_LOGIC; 
  signal sdft_im64_mult0000_43_CYAND_12944 : STD_LOGIC; 
  signal sdft_im64_mult0000_43_FASTCARRY_12943 : STD_LOGIC; 
  signal sdft_im64_mult0000_43_CYMUXG2_12942 : STD_LOGIC; 
  signal sdft_im64_mult0000_43_CYMUXF2_12941 : STD_LOGIC; 
  signal sdft_im64_mult0000_43_CY0G_12940 : STD_LOGIC; 
  signal sdft_im64_mult0000_43_CYSELG_12932 : STD_LOGIC; 
  signal sdft_re64_mult0001_29_XORF_13284 : STD_LOGIC; 
  signal sdft_re64_mult0001_29_CYINIT_13283 : STD_LOGIC; 
  signal sdft_re64_mult0001_29_CY0F_13282 : STD_LOGIC; 
  signal sdft_re64_mult0001_29_XORG_13272 : STD_LOGIC; 
  signal sdft_re64_mult0001_29_CYSELF_13270 : STD_LOGIC; 
  signal sdft_re64_mult0001_29_CYMUXFAST_13269 : STD_LOGIC; 
  signal sdft_re64_mult0001_29_CYAND_13268 : STD_LOGIC; 
  signal sdft_re64_mult0001_29_FASTCARRY_13267 : STD_LOGIC; 
  signal sdft_re64_mult0001_29_CYMUXG2_13266 : STD_LOGIC; 
  signal sdft_re64_mult0001_29_CYMUXF2_13265 : STD_LOGIC; 
  signal sdft_re64_mult0001_29_CY0G_13264 : STD_LOGIC; 
  signal sdft_re64_mult0001_29_CYSELG_13256 : STD_LOGIC; 
  signal sdft_re64_mult0001_27_XORF_13245 : STD_LOGIC; 
  signal sdft_re64_mult0001_27_CYINIT_13244 : STD_LOGIC; 
  signal sdft_re64_mult0001_27_CY0F_13243 : STD_LOGIC; 
  signal sdft_re64_mult0001_27_XORG_13233 : STD_LOGIC; 
  signal sdft_re64_mult0001_27_CYSELF_13231 : STD_LOGIC; 
  signal sdft_re64_mult0001_27_CYMUXFAST_13230 : STD_LOGIC; 
  signal sdft_re64_mult0001_27_CYAND_13229 : STD_LOGIC; 
  signal sdft_re64_mult0001_27_FASTCARRY_13228 : STD_LOGIC; 
  signal sdft_re64_mult0001_27_CYMUXG2_13227 : STD_LOGIC; 
  signal sdft_re64_mult0001_27_CYMUXF2_13226 : STD_LOGIC; 
  signal sdft_re64_mult0001_27_CY0G_13225 : STD_LOGIC; 
  signal sdft_re64_mult0001_27_CYSELG_13217 : STD_LOGIC; 
  signal sdft_im64_mult0000_45_XORF_12999 : STD_LOGIC; 
  signal sdft_im64_mult0000_45_CYINIT_12998 : STD_LOGIC; 
  signal sdft_im64_mult0000_45_CY0F_12997 : STD_LOGIC; 
  signal sdft_im64_mult0000_45_XORG_12987 : STD_LOGIC; 
  signal sdft_im64_mult0000_45_CYSELF_12985 : STD_LOGIC; 
  signal sdft_im64_mult0000_45_CYMUXFAST_12984 : STD_LOGIC; 
  signal sdft_im64_mult0000_45_CYAND_12983 : STD_LOGIC; 
  signal sdft_im64_mult0000_45_FASTCARRY_12982 : STD_LOGIC; 
  signal sdft_im64_mult0000_45_CYMUXG2_12981 : STD_LOGIC; 
  signal sdft_im64_mult0000_45_CYMUXF2_12980 : STD_LOGIC; 
  signal sdft_im64_mult0000_45_CY0G_12979 : STD_LOGIC; 
  signal sdft_im64_mult0000_45_CYSELG_12971 : STD_LOGIC; 
  signal sdft_im64_mult0000_47_XORF_13014 : STD_LOGIC; 
  signal sdft_im64_mult0000_47_CYINIT_13013 : STD_LOGIC; 
  signal sdft_re64_mult0001_17_XORF_13050 : STD_LOGIC; 
  signal sdft_re64_mult0001_17_CYINIT_13049 : STD_LOGIC; 
  signal sdft_re64_mult0001_17_CY0F_13048 : STD_LOGIC; 
  signal sdft_re64_mult0001_17_CYSELF_13040 : STD_LOGIC; 
  signal sdft_re64_mult0001_17_BXINV_13038 : STD_LOGIC; 
  signal sdft_re64_mult0001_17_XORG_13036 : STD_LOGIC; 
  signal sdft_re64_mult0001_17_CYMUXG_13035 : STD_LOGIC; 
  signal sdft_re64_mult0001_17_CY0G_13033 : STD_LOGIC; 
  signal sdft_re64_mult0001_17_CYSELG_13025 : STD_LOGIC; 
  signal sdft_re64_mult0001_23_XORF_13167 : STD_LOGIC; 
  signal sdft_re64_mult0001_23_CYINIT_13166 : STD_LOGIC; 
  signal sdft_re64_mult0001_23_CY0F_13165 : STD_LOGIC; 
  signal sdft_re64_mult0001_23_XORG_13155 : STD_LOGIC; 
  signal sdft_re64_mult0001_23_CYSELF_13153 : STD_LOGIC; 
  signal sdft_re64_mult0001_23_CYMUXFAST_13152 : STD_LOGIC; 
  signal sdft_re64_mult0001_23_CYAND_13151 : STD_LOGIC; 
  signal sdft_re64_mult0001_23_FASTCARRY_13150 : STD_LOGIC; 
  signal sdft_re64_mult0001_23_CYMUXG2_13149 : STD_LOGIC; 
  signal sdft_re64_mult0001_23_CYMUXF2_13148 : STD_LOGIC; 
  signal sdft_re64_mult0001_23_CY0G_13147 : STD_LOGIC; 
  signal sdft_re64_mult0001_23_CYSELG_13139 : STD_LOGIC; 
  signal sdft_re64_mult0001_33_XORF_13362 : STD_LOGIC; 
  signal sdft_re64_mult0001_33_CYINIT_13361 : STD_LOGIC; 
  signal sdft_re64_mult0001_33_CY0F_13360 : STD_LOGIC; 
  signal sdft_re64_mult0001_33_XORG_13350 : STD_LOGIC; 
  signal sdft_re64_mult0001_33_CYSELF_13348 : STD_LOGIC; 
  signal sdft_re64_mult0001_33_CYMUXFAST_13347 : STD_LOGIC; 
  signal sdft_re64_mult0001_33_CYAND_13346 : STD_LOGIC; 
  signal sdft_re64_mult0001_33_FASTCARRY_13345 : STD_LOGIC; 
  signal sdft_re64_mult0001_33_CYMUXG2_13344 : STD_LOGIC; 
  signal sdft_re64_mult0001_33_CYMUXF2_13343 : STD_LOGIC; 
  signal sdft_re64_mult0001_33_CY0G_13342 : STD_LOGIC; 
  signal sdft_re64_mult0001_33_CYSELG_13334 : STD_LOGIC; 
  signal sdft_re64_mult0001_35_XORF_13401 : STD_LOGIC; 
  signal sdft_re64_mult0001_35_CYINIT_13400 : STD_LOGIC; 
  signal sdft_re64_mult0001_35_CY0F_13399 : STD_LOGIC; 
  signal sdft_re64_mult0001_35_XORG_13389 : STD_LOGIC; 
  signal sdft_re64_mult0001_35_CYSELF_13387 : STD_LOGIC; 
  signal sdft_re64_mult0001_35_CYMUXFAST_13386 : STD_LOGIC; 
  signal sdft_re64_mult0001_35_CYAND_13385 : STD_LOGIC; 
  signal sdft_re64_mult0001_35_FASTCARRY_13384 : STD_LOGIC; 
  signal sdft_re64_mult0001_35_CYMUXG2_13383 : STD_LOGIC; 
  signal sdft_re64_mult0001_35_CYMUXF2_13382 : STD_LOGIC; 
  signal sdft_re64_mult0001_35_CY0G_13381 : STD_LOGIC; 
  signal sdft_re64_mult0001_35_CYSELG_13373 : STD_LOGIC; 
  signal sdft_re64_mult0001_45_XORF_13596 : STD_LOGIC; 
  signal sdft_re64_mult0001_45_CYINIT_13595 : STD_LOGIC; 
  signal sdft_re64_mult0001_45_CY0F_13594 : STD_LOGIC; 
  signal sdft_re64_mult0001_45_XORG_13584 : STD_LOGIC; 
  signal sdft_re64_mult0001_45_CYSELF_13582 : STD_LOGIC; 
  signal sdft_re64_mult0001_45_CYMUXFAST_13581 : STD_LOGIC; 
  signal sdft_re64_mult0001_45_CYAND_13580 : STD_LOGIC; 
  signal sdft_re64_mult0001_45_FASTCARRY_13579 : STD_LOGIC; 
  signal sdft_re64_mult0001_45_CYMUXG2_13578 : STD_LOGIC; 
  signal sdft_re64_mult0001_45_CYMUXF2_13577 : STD_LOGIC; 
  signal sdft_re64_mult0001_45_CY0G_13576 : STD_LOGIC; 
  signal sdft_re64_mult0001_45_CYSELG_13568 : STD_LOGIC; 
  signal sdft_re64_mult0001_43_XORF_13557 : STD_LOGIC; 
  signal sdft_re64_mult0001_43_CYINIT_13556 : STD_LOGIC; 
  signal sdft_re64_mult0001_43_CY0F_13555 : STD_LOGIC; 
  signal sdft_re64_mult0001_43_XORG_13545 : STD_LOGIC; 
  signal sdft_re64_mult0001_43_CYSELF_13543 : STD_LOGIC; 
  signal sdft_re64_mult0001_43_CYMUXFAST_13542 : STD_LOGIC; 
  signal sdft_re64_mult0001_43_CYAND_13541 : STD_LOGIC; 
  signal sdft_re64_mult0001_43_FASTCARRY_13540 : STD_LOGIC; 
  signal sdft_re64_mult0001_43_CYMUXG2_13539 : STD_LOGIC; 
  signal sdft_re64_mult0001_43_CYMUXF2_13538 : STD_LOGIC; 
  signal sdft_re64_mult0001_43_CY0G_13537 : STD_LOGIC; 
  signal sdft_re64_mult0001_43_CYSELG_13529 : STD_LOGIC; 
  signal sdft_re64_mult0001_41_XORF_13518 : STD_LOGIC; 
  signal sdft_re64_mult0001_41_CYINIT_13517 : STD_LOGIC; 
  signal sdft_re64_mult0001_41_CY0F_13516 : STD_LOGIC; 
  signal sdft_re64_mult0001_41_XORG_13506 : STD_LOGIC; 
  signal sdft_re64_mult0001_41_CYSELF_13504 : STD_LOGIC; 
  signal sdft_re64_mult0001_41_CYMUXFAST_13503 : STD_LOGIC; 
  signal sdft_re64_mult0001_41_CYAND_13502 : STD_LOGIC; 
  signal sdft_re64_mult0001_41_FASTCARRY_13501 : STD_LOGIC; 
  signal sdft_re64_mult0001_41_CYMUXG2_13500 : STD_LOGIC; 
  signal sdft_re64_mult0001_41_CYMUXF2_13499 : STD_LOGIC; 
  signal sdft_re64_mult0001_41_CY0G_13498 : STD_LOGIC; 
  signal sdft_re64_mult0001_41_CYSELG_13490 : STD_LOGIC; 
  signal sdft_re64_mult0001_47_XORF_13611 : STD_LOGIC; 
  signal sdft_re64_mult0001_47_CYINIT_13610 : STD_LOGIC; 
  signal sdft_re64_mult0001_37_XORF_13440 : STD_LOGIC; 
  signal sdft_re64_mult0001_37_CYINIT_13439 : STD_LOGIC; 
  signal sdft_re64_mult0001_37_CY0F_13438 : STD_LOGIC; 
  signal sdft_re64_mult0001_37_XORG_13428 : STD_LOGIC; 
  signal sdft_re64_mult0001_37_CYSELF_13426 : STD_LOGIC; 
  signal sdft_re64_mult0001_37_CYMUXFAST_13425 : STD_LOGIC; 
  signal sdft_re64_mult0001_37_CYAND_13424 : STD_LOGIC; 
  signal sdft_re64_mult0001_37_FASTCARRY_13423 : STD_LOGIC; 
  signal sdft_re64_mult0001_37_CYMUXG2_13422 : STD_LOGIC; 
  signal sdft_re64_mult0001_37_CYMUXF2_13421 : STD_LOGIC; 
  signal sdft_re64_mult0001_37_CY0G_13420 : STD_LOGIC; 
  signal sdft_re64_mult0001_37_CYSELG_13412 : STD_LOGIC; 
  signal sdft_re64_mult0001_39_XORF_13479 : STD_LOGIC; 
  signal sdft_re64_mult0001_39_CYINIT_13478 : STD_LOGIC; 
  signal sdft_re64_mult0001_39_CY0F_13477 : STD_LOGIC; 
  signal sdft_re64_mult0001_39_XORG_13467 : STD_LOGIC; 
  signal sdft_re64_mult0001_39_CYSELF_13465 : STD_LOGIC; 
  signal sdft_re64_mult0001_39_CYMUXFAST_13464 : STD_LOGIC; 
  signal sdft_re64_mult0001_39_CYAND_13463 : STD_LOGIC; 
  signal sdft_re64_mult0001_39_FASTCARRY_13462 : STD_LOGIC; 
  signal sdft_re64_mult0001_39_CYMUXG2_13461 : STD_LOGIC; 
  signal sdft_re64_mult0001_39_CYMUXF2_13460 : STD_LOGIC; 
  signal sdft_re64_mult0001_39_CY0G_13459 : STD_LOGIC; 
  signal sdft_re64_mult0001_39_CYSELG_13451 : STD_LOGIC; 
  signal sdft_re64_mult0001_31_XORF_13323 : STD_LOGIC; 
  signal sdft_re64_mult0001_31_CYINIT_13322 : STD_LOGIC; 
  signal sdft_re64_mult0001_31_CY0F_13321 : STD_LOGIC; 
  signal sdft_re64_mult0001_31_XORG_13311 : STD_LOGIC; 
  signal sdft_re64_mult0001_31_CYSELF_13309 : STD_LOGIC; 
  signal sdft_re64_mult0001_31_CYMUXFAST_13308 : STD_LOGIC; 
  signal sdft_re64_mult0001_31_CYAND_13307 : STD_LOGIC; 
  signal sdft_re64_mult0001_31_FASTCARRY_13306 : STD_LOGIC; 
  signal sdft_re64_mult0001_31_CYMUXG2_13305 : STD_LOGIC; 
  signal sdft_re64_mult0001_31_CYMUXF2_13304 : STD_LOGIC; 
  signal sdft_re64_mult0001_31_CY0G_13303 : STD_LOGIC; 
  signal sdft_re64_mult0001_31_CYSELG_13295 : STD_LOGIC; 
  signal data_7_INBUF : STD_LOGIC; 
  signal data_9_INBUF : STD_LOGIC; 
  signal data_10_INBUF : STD_LOGIC; 
  signal output_value_re_14_O : STD_LOGIC; 
  signal output_value_re_12_O : STD_LOGIC; 
  signal output_value_re_13_O : STD_LOGIC; 
  signal data_11_INBUF : STD_LOGIC; 
  signal data_1_INBUF : STD_LOGIC; 
  signal data_2_INBUF : STD_LOGIC; 
  signal clk_INBUF : STD_LOGIC; 
  signal data_5_INBUF : STD_LOGIC; 
  signal data_3_INBUF : STD_LOGIC; 
  signal data_12_INBUF : STD_LOGIC; 
  signal output_value_re_10_O : STD_LOGIC; 
  signal output_value_re_15_O : STD_LOGIC; 
  signal data_0_INBUF : STD_LOGIC; 
  signal output_value_re_11_O : STD_LOGIC; 
  signal data_6_INBUF : STD_LOGIC; 
  signal data_4_INBUF : STD_LOGIC; 
  signal data_8_INBUF : STD_LOGIC; 
  signal done_O : STD_LOGIC; 
  signal sdft_im64_mult0000_25_XORF_12609 : STD_LOGIC; 
  signal sdft_im64_mult0000_25_CYINIT_12608 : STD_LOGIC; 
  signal sdft_im64_mult0000_25_CY0F_12607 : STD_LOGIC; 
  signal sdft_im64_mult0000_25_XORG_12597 : STD_LOGIC; 
  signal sdft_im64_mult0000_25_CYSELF_12595 : STD_LOGIC; 
  signal sdft_im64_mult0000_25_CYMUXFAST_12594 : STD_LOGIC; 
  signal sdft_im64_mult0000_25_CYAND_12593 : STD_LOGIC; 
  signal sdft_im64_mult0000_25_FASTCARRY_12592 : STD_LOGIC; 
  signal sdft_im64_mult0000_25_CYMUXG2_12591 : STD_LOGIC; 
  signal sdft_im64_mult0000_25_CYMUXF2_12590 : STD_LOGIC; 
  signal sdft_im64_mult0000_25_CY0G_12589 : STD_LOGIC; 
  signal sdft_im64_mult0000_25_CYSELG_12581 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_47_XORF_12417 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_47_CYINIT_12416 : STD_LOGIC; 
  signal sdft_im64_mult0000_19_XORF_12492 : STD_LOGIC; 
  signal sdft_im64_mult0000_19_CYINIT_12491 : STD_LOGIC; 
  signal sdft_im64_mult0000_19_CY0F_12490 : STD_LOGIC; 
  signal sdft_im64_mult0000_19_XORG_12480 : STD_LOGIC; 
  signal sdft_im64_mult0000_19_CYSELF_12478 : STD_LOGIC; 
  signal sdft_im64_mult0000_19_CYMUXFAST_12477 : STD_LOGIC; 
  signal sdft_im64_mult0000_19_CYAND_12476 : STD_LOGIC; 
  signal sdft_im64_mult0000_19_FASTCARRY_12475 : STD_LOGIC; 
  signal sdft_im64_mult0000_19_CYMUXG2_12474 : STD_LOGIC; 
  signal sdft_im64_mult0000_19_CYMUXF2_12473 : STD_LOGIC; 
  signal sdft_im64_mult0000_19_CY0G_12472 : STD_LOGIC; 
  signal sdft_im64_mult0000_19_CYSELG_12464 : STD_LOGIC; 
  signal sdft_im64_mult0000_29_XORF_12687 : STD_LOGIC; 
  signal sdft_im64_mult0000_29_CYINIT_12686 : STD_LOGIC; 
  signal sdft_im64_mult0000_29_CY0F_12685 : STD_LOGIC; 
  signal sdft_im64_mult0000_29_XORG_12675 : STD_LOGIC; 
  signal sdft_im64_mult0000_29_CYSELF_12673 : STD_LOGIC; 
  signal sdft_im64_mult0000_29_CYMUXFAST_12672 : STD_LOGIC; 
  signal sdft_im64_mult0000_29_CYAND_12671 : STD_LOGIC; 
  signal sdft_im64_mult0000_29_FASTCARRY_12670 : STD_LOGIC; 
  signal sdft_im64_mult0000_29_CYMUXG2_12669 : STD_LOGIC; 
  signal sdft_im64_mult0000_29_CYMUXF2_12668 : STD_LOGIC; 
  signal sdft_im64_mult0000_29_CY0G_12667 : STD_LOGIC; 
  signal sdft_im64_mult0000_29_CYSELG_12659 : STD_LOGIC; 
  signal sdft_im64_mult0000_27_XORF_12648 : STD_LOGIC; 
  signal sdft_im64_mult0000_27_CYINIT_12647 : STD_LOGIC; 
  signal sdft_im64_mult0000_27_CY0F_12646 : STD_LOGIC; 
  signal sdft_im64_mult0000_27_XORG_12636 : STD_LOGIC; 
  signal sdft_im64_mult0000_27_CYSELF_12634 : STD_LOGIC; 
  signal sdft_im64_mult0000_27_CYMUXFAST_12633 : STD_LOGIC; 
  signal sdft_im64_mult0000_27_CYAND_12632 : STD_LOGIC; 
  signal sdft_im64_mult0000_27_FASTCARRY_12631 : STD_LOGIC; 
  signal sdft_im64_mult0000_27_CYMUXG2_12630 : STD_LOGIC; 
  signal sdft_im64_mult0000_27_CYMUXF2_12629 : STD_LOGIC; 
  signal sdft_im64_mult0000_27_CY0G_12628 : STD_LOGIC; 
  signal sdft_im64_mult0000_27_CYSELG_12620 : STD_LOGIC; 
  signal sdft_im64_mult0000_31_XORF_12726 : STD_LOGIC; 
  signal sdft_im64_mult0000_31_CYINIT_12725 : STD_LOGIC; 
  signal sdft_im64_mult0000_31_CY0F_12724 : STD_LOGIC; 
  signal sdft_im64_mult0000_31_XORG_12714 : STD_LOGIC; 
  signal sdft_im64_mult0000_31_CYSELF_12712 : STD_LOGIC; 
  signal sdft_im64_mult0000_31_CYMUXFAST_12711 : STD_LOGIC; 
  signal sdft_im64_mult0000_31_CYAND_12710 : STD_LOGIC; 
  signal sdft_im64_mult0000_31_FASTCARRY_12709 : STD_LOGIC; 
  signal sdft_im64_mult0000_31_CYMUXG2_12708 : STD_LOGIC; 
  signal sdft_im64_mult0000_31_CYMUXF2_12707 : STD_LOGIC; 
  signal sdft_im64_mult0000_31_CY0G_12706 : STD_LOGIC; 
  signal sdft_im64_mult0000_31_CYSELG_12698 : STD_LOGIC; 
  signal sdft_im64_mult0000_23_XORF_12570 : STD_LOGIC; 
  signal sdft_im64_mult0000_23_CYINIT_12569 : STD_LOGIC; 
  signal sdft_im64_mult0000_23_CY0F_12568 : STD_LOGIC; 
  signal sdft_im64_mult0000_23_XORG_12558 : STD_LOGIC; 
  signal sdft_im64_mult0000_23_CYSELF_12556 : STD_LOGIC; 
  signal sdft_im64_mult0000_23_CYMUXFAST_12555 : STD_LOGIC; 
  signal sdft_im64_mult0000_23_CYAND_12554 : STD_LOGIC; 
  signal sdft_im64_mult0000_23_FASTCARRY_12553 : STD_LOGIC; 
  signal sdft_im64_mult0000_23_CYMUXG2_12552 : STD_LOGIC; 
  signal sdft_im64_mult0000_23_CYMUXF2_12551 : STD_LOGIC; 
  signal sdft_im64_mult0000_23_CY0G_12550 : STD_LOGIC; 
  signal sdft_im64_mult0000_23_CYSELG_12542 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_45_XORF_12402 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_45_CYINIT_12401 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_45_CY0F_12400 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_45_XORG_12390 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_45_CYSELF_12388 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_45_CYMUXFAST_12387 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_45_CYAND_12386 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_45_FASTCARRY_12385 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_45_CYMUXG2_12384 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_45_CYMUXF2_12383 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_45_CY0G_12382 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_45_CYSELG_12374 : STD_LOGIC; 
  signal sdft_im64_mult0000_17_XORF_12453 : STD_LOGIC; 
  signal sdft_im64_mult0000_17_CYINIT_12452 : STD_LOGIC; 
  signal sdft_im64_mult0000_17_CY0F_12451 : STD_LOGIC; 
  signal sdft_im64_mult0000_17_CYSELF_12443 : STD_LOGIC; 
  signal sdft_im64_mult0000_17_BXINV_12441 : STD_LOGIC; 
  signal sdft_im64_mult0000_17_XORG_12439 : STD_LOGIC; 
  signal sdft_im64_mult0000_17_CYMUXG_12438 : STD_LOGIC; 
  signal sdft_im64_mult0000_17_CY0G_12436 : STD_LOGIC; 
  signal sdft_im64_mult0000_17_CYSELG_12428 : STD_LOGIC; 
  signal sdft_im64_mult0000_21_XORF_12531 : STD_LOGIC; 
  signal sdft_im64_mult0000_21_CYINIT_12530 : STD_LOGIC; 
  signal sdft_im64_mult0000_21_CY0F_12529 : STD_LOGIC; 
  signal sdft_im64_mult0000_21_XORG_12519 : STD_LOGIC; 
  signal sdft_im64_mult0000_21_CYSELF_12517 : STD_LOGIC; 
  signal sdft_im64_mult0000_21_CYMUXFAST_12516 : STD_LOGIC; 
  signal sdft_im64_mult0000_21_CYAND_12515 : STD_LOGIC; 
  signal sdft_im64_mult0000_21_FASTCARRY_12514 : STD_LOGIC; 
  signal sdft_im64_mult0000_21_CYMUXG2_12513 : STD_LOGIC; 
  signal sdft_im64_mult0000_21_CYMUXF2_12512 : STD_LOGIC; 
  signal sdft_im64_mult0000_21_CY0G_12511 : STD_LOGIC; 
  signal sdft_im64_mult0000_21_CYSELG_12503 : STD_LOGIC; 
  signal sdft_im64_mult0000_41_XORF_12921 : STD_LOGIC; 
  signal sdft_im64_mult0000_41_CYINIT_12920 : STD_LOGIC; 
  signal sdft_im64_mult0000_41_CY0F_12919 : STD_LOGIC; 
  signal sdft_im64_mult0000_41_XORG_12909 : STD_LOGIC; 
  signal sdft_im64_mult0000_41_CYSELF_12907 : STD_LOGIC; 
  signal sdft_im64_mult0000_41_CYMUXFAST_12906 : STD_LOGIC; 
  signal sdft_im64_mult0000_41_CYAND_12905 : STD_LOGIC; 
  signal sdft_im64_mult0000_41_FASTCARRY_12904 : STD_LOGIC; 
  signal sdft_im64_mult0000_41_CYMUXG2_12903 : STD_LOGIC; 
  signal sdft_im64_mult0000_41_CYMUXF2_12902 : STD_LOGIC; 
  signal sdft_im64_mult0000_41_CY0G_12901 : STD_LOGIC; 
  signal sdft_im64_mult0000_41_CYSELG_12893 : STD_LOGIC; 
  signal sdft_im64_mult0000_33_XORF_12765 : STD_LOGIC; 
  signal sdft_im64_mult0000_33_CYINIT_12764 : STD_LOGIC; 
  signal sdft_im64_mult0000_33_CY0F_12763 : STD_LOGIC; 
  signal sdft_im64_mult0000_33_XORG_12753 : STD_LOGIC; 
  signal sdft_im64_mult0000_33_CYSELF_12751 : STD_LOGIC; 
  signal sdft_im64_mult0000_33_CYMUXFAST_12750 : STD_LOGIC; 
  signal sdft_im64_mult0000_33_CYAND_12749 : STD_LOGIC; 
  signal sdft_im64_mult0000_33_FASTCARRY_12748 : STD_LOGIC; 
  signal sdft_im64_mult0000_33_CYMUXG2_12747 : STD_LOGIC; 
  signal sdft_im64_mult0000_33_CYMUXF2_12746 : STD_LOGIC; 
  signal sdft_im64_mult0000_33_CY0G_12745 : STD_LOGIC; 
  signal sdft_im64_mult0000_33_CYSELG_12737 : STD_LOGIC; 
  signal sdft_im64_mult0000_35_XORF_12804 : STD_LOGIC; 
  signal sdft_im64_mult0000_35_CYINIT_12803 : STD_LOGIC; 
  signal sdft_im64_mult0000_35_CY0F_12802 : STD_LOGIC; 
  signal sdft_im64_mult0000_35_XORG_12792 : STD_LOGIC; 
  signal sdft_im64_mult0000_35_CYSELF_12790 : STD_LOGIC; 
  signal sdft_im64_mult0000_35_CYMUXFAST_12789 : STD_LOGIC; 
  signal sdft_im64_mult0000_35_CYAND_12788 : STD_LOGIC; 
  signal sdft_im64_mult0000_35_FASTCARRY_12787 : STD_LOGIC; 
  signal sdft_im64_mult0000_35_CYMUXG2_12786 : STD_LOGIC; 
  signal sdft_im64_mult0000_35_CYMUXF2_12785 : STD_LOGIC; 
  signal sdft_im64_mult0000_35_CY0G_12784 : STD_LOGIC; 
  signal sdft_im64_mult0000_35_CYSELG_12776 : STD_LOGIC; 
  signal sdft_im64_mult0000_37_XORF_12843 : STD_LOGIC; 
  signal sdft_im64_mult0000_37_CYINIT_12842 : STD_LOGIC; 
  signal sdft_im64_mult0000_37_CY0F_12841 : STD_LOGIC; 
  signal sdft_im64_mult0000_37_XORG_12831 : STD_LOGIC; 
  signal sdft_im64_mult0000_37_CYSELF_12829 : STD_LOGIC; 
  signal sdft_im64_mult0000_37_CYMUXFAST_12828 : STD_LOGIC; 
  signal sdft_im64_mult0000_37_CYAND_12827 : STD_LOGIC; 
  signal sdft_im64_mult0000_37_FASTCARRY_12826 : STD_LOGIC; 
  signal sdft_im64_mult0000_37_CYMUXG2_12825 : STD_LOGIC; 
  signal sdft_im64_mult0000_37_CYMUXF2_12824 : STD_LOGIC; 
  signal sdft_im64_mult0000_37_CY0G_12823 : STD_LOGIC; 
  signal sdft_im64_mult0000_37_CYSELG_12815 : STD_LOGIC; 
  signal sdft_im64_mult0000_39_XORF_12882 : STD_LOGIC; 
  signal sdft_im64_mult0000_39_CYINIT_12881 : STD_LOGIC; 
  signal sdft_im64_mult0000_39_CY0F_12880 : STD_LOGIC; 
  signal sdft_im64_mult0000_39_XORG_12870 : STD_LOGIC; 
  signal sdft_im64_mult0000_39_CYSELF_12868 : STD_LOGIC; 
  signal sdft_im64_mult0000_39_CYMUXFAST_12867 : STD_LOGIC; 
  signal sdft_im64_mult0000_39_CYAND_12866 : STD_LOGIC; 
  signal sdft_im64_mult0000_39_FASTCARRY_12865 : STD_LOGIC; 
  signal sdft_im64_mult0000_39_CYMUXG2_12864 : STD_LOGIC; 
  signal sdft_im64_mult0000_39_CYMUXF2_12863 : STD_LOGIC; 
  signal sdft_im64_mult0000_39_CY0G_12862 : STD_LOGIC; 
  signal sdft_im64_mult0000_39_CYSELG_12854 : STD_LOGIC; 
  signal enable_IBUF_BUFG_S_INVNOT : STD_LOGIC; 
  signal enable_IBUF_BUFG_I0_INV : STD_LOGIC; 
  signal Inst_dcm_CLK0_BUFG_INST_S_INVNOT : STD_LOGIC; 
  signal Inst_dcm_CLK0_BUFG_INST_I0_INV : STD_LOGIC; 
  signal data_15_INBUF : STD_LOGIC; 
  signal data_14_INBUF : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCIN0 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCIN1 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCIN2 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCIN3 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCIN4 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCIN5 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCIN6 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCIN7 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCIN8 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCIN9 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCIN10 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCIN11 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCIN12 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCIN13 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCIN14 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCIN15 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCIN16 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_BCIN17 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_RSTP_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_RSTB_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_RSTA_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_CLK_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_CEP_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_CEB_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_0_CEA_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_BCOUT0 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_BCOUT1 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_BCOUT2 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_BCOUT3 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_BCOUT4 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_BCOUT5 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_BCOUT6 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_BCOUT7 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_BCOUT8 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_BCOUT9 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_BCOUT10 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_BCOUT11 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_BCOUT12 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_BCOUT13 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_BCOUT14 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_BCOUT15 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_BCOUT16 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_BCOUT17 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P31 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P32 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P33 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P34 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_P35 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_B0 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_B1 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_B2 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_B3 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_B4 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_B5 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_B6 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_B7 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_B8 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_B9 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_B10 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_B11 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_B12 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_B13 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_B14 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_B15 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_B16 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_B17 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_RSTP_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_RSTB_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_RSTA_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_CLK_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_CEP_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_CEB_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_01_CEA_INT : STD_LOGIC; 
  signal output_value_re_2_O : STD_LOGIC; 
  signal output_value_re_3_O : STD_LOGIC; 
  signal output_value_re_6_O : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P31 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P32 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P33 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P34 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_P35 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCIN0 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCIN1 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCIN2 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCIN3 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCIN4 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCIN5 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCIN6 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCIN7 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCIN8 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCIN9 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCIN10 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCIN11 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCIN12 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCIN13 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCIN14 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCIN15 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCIN16 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_BCIN17 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_RSTP_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_RSTB_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_RSTA_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_CLK_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_CEP_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_CEB_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_1_CEA_INT : STD_LOGIC; 
  signal data_13_INBUF : STD_LOGIC; 
  signal output_value_re_4_O : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_BCOUT0 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_BCOUT1 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_BCOUT2 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_BCOUT3 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_BCOUT4 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_BCOUT5 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_BCOUT6 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_BCOUT7 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_BCOUT8 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_BCOUT9 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_BCOUT10 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_BCOUT11 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_BCOUT12 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_BCOUT13 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_BCOUT14 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_BCOUT15 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_BCOUT16 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_BCOUT17 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P14 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P15 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P16 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P17 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P18 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P19 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P20 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P21 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P22 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P23 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P24 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P25 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P26 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P27 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P28 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P29 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P30 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P31 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P32 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P33 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P34 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_P35 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_B0 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_B1 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_B2 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_B3 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_B4 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_B5 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_B6 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_B7 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_B8 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_B9 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_B10 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_B11 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_B12 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_B13 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_B14 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_B15 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_B16 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_B17 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_RSTP_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_RSTB_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_RSTA_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_CLK_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_CEP_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_CEB_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_11_CEA_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCIN0 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCIN1 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCIN2 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCIN3 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCIN4 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCIN5 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCIN6 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCIN7 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCIN8 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCIN9 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCIN10 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCIN11 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCIN12 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCIN13 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCIN14 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCIN15 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCIN16 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_BCIN17 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_RSTP_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_RSTB_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_RSTA_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_CLK_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_CEP_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_CEB_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_0_CEA_INT : STD_LOGIC; 
  signal output_value_re_0_O : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P31 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P32 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P33 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P34 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_P35 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCIN0 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCIN1 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCIN2 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCIN3 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCIN4 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCIN5 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCIN6 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCIN7 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCIN8 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCIN9 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCIN10 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCIN11 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCIN12 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCIN13 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCIN14 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCIN15 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCIN16 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_BCIN17 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_RSTP_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_RSTB_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_RSTA_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_CLK_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_CEP_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_CEB_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0000_submult_1_CEA_INT : STD_LOGIC; 
  signal output_value_re_1_O : STD_LOGIC; 
  signal Inst_dcm_DCM_SP_INST_CLK90 : STD_LOGIC; 
  signal Inst_dcm_DCM_SP_INST_CLK180 : STD_LOGIC; 
  signal Inst_dcm_DCM_SP_INST_CLK270 : STD_LOGIC; 
  signal Inst_dcm_DCM_SP_INST_CLK2X : STD_LOGIC; 
  signal Inst_dcm_DCM_SP_INST_CLK2X180 : STD_LOGIC; 
  signal Inst_dcm_DCM_SP_INST_CLKDV : STD_LOGIC; 
  signal Inst_dcm_DCM_SP_INST_CLKFX : STD_LOGIC; 
  signal Inst_dcm_DCM_SP_INST_CLKFX180 : STD_LOGIC; 
  signal Inst_dcm_DCM_SP_INST_STATUS7 : STD_LOGIC; 
  signal Inst_dcm_DCM_SP_INST_STATUS6 : STD_LOGIC; 
  signal Inst_dcm_DCM_SP_INST_STATUS5 : STD_LOGIC; 
  signal Inst_dcm_DCM_SP_INST_STATUS4 : STD_LOGIC; 
  signal Inst_dcm_DCM_SP_INST_STATUS3 : STD_LOGIC; 
  signal Inst_dcm_DCM_SP_INST_STATUS2 : STD_LOGIC; 
  signal Inst_dcm_DCM_SP_INST_STATUS1 : STD_LOGIC; 
  signal Inst_dcm_DCM_SP_INST_STATUS0 : STD_LOGIC; 
  signal Inst_dcm_DCM_SP_INST_PSDONE : STD_LOGIC; 
  signal Inst_dcm_DCM_SP_INST_PSCLKINV_13885 : STD_LOGIC; 
  signal Inst_dcm_DCM_SP_INST_CLKFB_BUF_13884 : STD_LOGIC; 
  signal Inst_dcm_DCM_SP_INST_CLKIN_BUF_13883 : STD_LOGIC; 
  signal output_value_re_7_O : STD_LOGIC; 
  signal locked_out_O : STD_LOGIC; 
  signal output_value_re_5_O : STD_LOGIC; 
  signal output_value_re_9_O : STD_LOGIC; 
  signal enable_INBUF : STD_LOGIC; 
  signal output_value_re_8_O : STD_LOGIC; 
  signal sdft_counter_or0000 : STD_LOGIC; 
  signal sdft_counter_cmp_eq000011_F5MUX_15878 : STD_LOGIC; 
  signal sdft_counter_cmp_eq0000111_15876 : STD_LOGIC; 
  signal sdft_counter_cmp_eq000011_BXINV_15871 : STD_LOGIC; 
  signal sdft_counter_cmp_eq000011_G : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_BCOUT0 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_BCOUT1 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_BCOUT2 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_BCOUT3 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_BCOUT4 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_BCOUT5 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_BCOUT6 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_BCOUT7 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_BCOUT8 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_BCOUT9 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_BCOUT10 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_BCOUT11 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_BCOUT12 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_BCOUT13 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_BCOUT14 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_BCOUT15 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_BCOUT16 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_BCOUT17 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P31 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P32 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P33 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P34 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_P35 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_B0 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_B1 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_B2 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_B3 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_B4 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_B5 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_B6 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_B7 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_B8 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_B9 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_B10 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_B11 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_B12 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_B13 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_B14 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_B15 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_B16 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_B17 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_RSTP_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_RSTB_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_RSTA_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_CLK_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_CEP_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_CEB_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_01_CEA_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_BCOUT0 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_BCOUT1 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_BCOUT2 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_BCOUT3 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_BCOUT4 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_BCOUT5 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_BCOUT6 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_BCOUT7 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_BCOUT8 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_BCOUT9 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_BCOUT10 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_BCOUT11 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_BCOUT12 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_BCOUT13 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_BCOUT14 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_BCOUT15 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_BCOUT16 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_BCOUT17 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P14 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P15 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P16 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P17 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P18 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P19 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P20 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P21 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P22 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P23 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P24 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P25 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P26 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P27 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P28 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P29 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P30 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P31 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P32 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P33 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P34 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_P35 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_B0 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_B1 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_B2 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_B3 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_B4 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_B5 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_B6 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_B7 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_B8 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_B9 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_B10 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_B11 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_B12 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_B13 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_B14 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_B15 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_B16 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_B17 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_RSTP_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_RSTB_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_RSTA_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_CLK_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_CEP_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_CEB_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_11_CEA_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_BCOUT0 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_BCOUT1 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_BCOUT2 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_BCOUT3 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_BCOUT4 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_BCOUT5 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_BCOUT6 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_BCOUT7 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_BCOUT8 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_BCOUT9 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_BCOUT10 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_BCOUT11 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_BCOUT12 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_BCOUT13 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_BCOUT14 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_BCOUT15 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_BCOUT16 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_BCOUT17 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P31 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P32 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P33 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P34 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_P35 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_B0 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_B1 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_B2 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_B3 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_B4 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_B5 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_B6 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_B7 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_B8 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_B9 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_B10 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_B11 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_B12 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_B13 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_B14 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_B15 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_B16 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_B17 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_RSTP_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_RSTB_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_RSTA_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_CLK_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_CEP_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_CEB_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_01_CEA_INT : STD_LOGIC; 
  signal sdft_done_not0001_inv : STD_LOGIC; 
  signal sdft_counter_cmp_eq00004_pack_1 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_BCOUT0 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_BCOUT1 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_BCOUT2 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_BCOUT3 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_BCOUT4 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_BCOUT5 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_BCOUT6 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_BCOUT7 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_BCOUT8 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_BCOUT9 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_BCOUT10 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_BCOUT11 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_BCOUT12 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_BCOUT13 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_BCOUT14 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_BCOUT15 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_BCOUT16 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_BCOUT17 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P14 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P15 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P16 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P17 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P18 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P19 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P20 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P21 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P22 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P23 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P24 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P25 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P26 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P27 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P28 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P29 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P30 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P31 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P32 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P33 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P34 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_P35 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_B0 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_B1 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_B2 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_B3 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_B4 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_B5 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_B6 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_B7 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_B8 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_B9 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_B10 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_B11 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_B12 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_B13 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_B14 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_B15 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_B16 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_B17 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_RSTP_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_RSTB_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_RSTA_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_CLK_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_CEP_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_CEB_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_11_CEA_INT : STD_LOGIC; 
  signal sdft_done_DYMUX_15899 : STD_LOGIC; 
  signal sdft_done_BYINV_15898 : STD_LOGIC; 
  signal sdft_done_SRINV_15897 : STD_LOGIC; 
  signal sdft_done_CLKINV_15896 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_BCOUT0 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_BCOUT1 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_BCOUT2 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_BCOUT3 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_BCOUT4 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_BCOUT5 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_BCOUT6 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_BCOUT7 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_BCOUT8 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_BCOUT9 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_BCOUT10 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_BCOUT11 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_BCOUT12 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_BCOUT13 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_BCOUT14 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_BCOUT15 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_BCOUT16 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_BCOUT17 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P14 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P15 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P16 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P17 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P18 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P19 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P20 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P21 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P22 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P23 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P24 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P25 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P26 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P27 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P28 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P29 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P30 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P31 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P32 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P33 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P34 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_P35 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_B0 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_B1 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_B2 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_B3 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_B4 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_B5 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_B6 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_B7 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_B8 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_B9 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_B10 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_B11 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_B12 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_B13 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_B14 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_B15 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_B16 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_B17 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_RSTP_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_RSTB_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_RSTA_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_CLK_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_CEP_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_CEB_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0001_submult_11_CEA_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCIN0 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCIN1 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCIN2 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCIN3 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCIN4 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCIN5 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCIN6 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCIN7 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCIN8 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCIN9 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCIN10 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCIN11 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCIN12 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCIN13 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCIN14 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCIN15 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCIN16 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_BCIN17 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_RSTP_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_RSTB_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_RSTA_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_CLK_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_CEP_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_CEB_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_0_CEA_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P31 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P32 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P33 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P34 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_P35 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCIN0 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCIN1 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCIN2 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCIN3 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCIN4 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCIN5 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCIN6 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCIN7 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCIN8 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCIN9 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCIN10 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCIN11 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCIN12 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCIN13 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCIN14 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCIN15 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCIN16 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_BCIN17 : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_RSTP_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_RSTB_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_RSTA_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_CLK_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_CEP_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_CEB_INT : STD_LOGIC; 
  signal sdft_Mmult_im64_mult0001_submult_1_CEA_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCIN0 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCIN1 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCIN2 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCIN3 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCIN4 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCIN5 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCIN6 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCIN7 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCIN8 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCIN9 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCIN10 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCIN11 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCIN12 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCIN13 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCIN14 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCIN15 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCIN16 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_BCIN17 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_RSTP_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_RSTB_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_RSTA_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_CLK_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_CEP_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_CEB_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_0_CEA_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_BCOUT0 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_BCOUT1 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_BCOUT2 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_BCOUT3 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_BCOUT4 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_BCOUT5 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_BCOUT6 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_BCOUT7 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_BCOUT8 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_BCOUT9 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_BCOUT10 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_BCOUT11 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_BCOUT12 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_BCOUT13 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_BCOUT14 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_BCOUT15 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_BCOUT16 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_BCOUT17 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P31 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P32 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P33 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P34 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_P35 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_B0 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_B1 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_B2 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_B3 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_B4 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_B5 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_B6 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_B7 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_B8 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_B9 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_B10 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_B11 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_B12 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_B13 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_B14 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_B15 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_B16 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_B17 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_RSTP_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_RSTB_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_RSTA_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_CLK_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_CEP_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_CEB_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_01_CEA_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P31 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P32 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P33 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P34 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_P35 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCIN0 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCIN1 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCIN2 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCIN3 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCIN4 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCIN5 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCIN6 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCIN7 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCIN8 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCIN9 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCIN10 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCIN11 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCIN12 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCIN13 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCIN14 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCIN15 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCIN16 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_BCIN17 : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_RSTP_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_RSTB_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_RSTA_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_CLK_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_CEP_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_CEB_INT : STD_LOGIC; 
  signal sdft_Mmult_re64_mult0000_submult_1_CEA_INT : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal NLW_Inst_dcm_DCM_SP_INST_DSSEN_UNCONNECTED : STD_LOGIC; 
  signal sdft_im64_mult0000 : STD_LOGIC_VECTOR ( 47 downto 17 ); 
  signal sdft_im64_mult0001 : STD_LOGIC_VECTOR ( 47 downto 17 ); 
  signal sdft_re64_sub0000 : STD_LOGIC_VECTOR ( 47 downto 32 ); 
  signal sdft_re64_mult0000 : STD_LOGIC_VECTOR ( 47 downto 17 ); 
  signal sdft_Mmult_re64_mult00000_Madd_cy : STD_LOGIC_VECTOR ( 45 downto 17 ); 
  signal sdft_re64_mult0001 : STD_LOGIC_VECTOR ( 47 downto 17 ); 
  signal sdft_counter : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal sdft_Mcount_counter_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal sdft_Mmult_im64_mult0000_submult_00_Madd_cy : STD_LOGIC_VECTOR ( 45 downto 17 ); 
  signal sdft_Mmult_re64_mult0000_submult_00_Madd_cy : STD_LOGIC_VECTOR ( 45 downto 17 ); 
  signal sdft_Mmult_im64_mult00010_Madd_cy : STD_LOGIC_VECTOR ( 45 downto 17 ); 
  signal sdft_Mmult_im64_mult0001_submult_00_Madd_cy : STD_LOGIC_VECTOR ( 45 downto 17 ); 
  signal sdft_Mmult_re64_mult0001_submult_00_Madd_cy : STD_LOGIC_VECTOR ( 45 downto 17 ); 
  signal sdft_Mmult_im64_mult00000_Madd_cy : STD_LOGIC_VECTOR ( 45 downto 17 ); 
  signal sdft_Mmult_re64_mult00010_Madd_cy : STD_LOGIC_VECTOR ( 45 downto 17 ); 
  signal sdft_Madd_im64_add0000_Madd_lut : STD_LOGIC_VECTOR ( 47 downto 0 ); 
  signal sdft_Mmult_re64_mult00000_Madd_lut : STD_LOGIC_VECTOR ( 47 downto 17 ); 
  signal sdft_Msub_re64_sub0000_Madd_lut : STD_LOGIC_VECTOR ( 47 downto 0 ); 
  signal sdft_Madd_s1_re_add0000_lut : STD_LOGIC_VECTOR ( 31 downto 16 ); 
  signal sdft_Mmult_im64_mult0000_submult_10_Madd_lut : STD_LOGIC_VECTOR ( 30 downto 17 ); 
  signal sdft_Mmult_re64_mult0000_submult_10_Madd_lut : STD_LOGIC_VECTOR ( 30 downto 17 ); 
  signal sdft_Mcount_counter_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal sdft_Mmult_im64_mult0000_submult_00_Madd_lut : STD_LOGIC_VECTOR ( 47 downto 17 ); 
  signal sdft_Mmult_re64_mult0000_submult_00_Madd_lut : STD_LOGIC_VECTOR ( 47 downto 17 ); 
  signal sdft_Mmult_im64_mult0001_submult_10_Madd_lut : STD_LOGIC_VECTOR ( 30 downto 17 ); 
  signal sdft_Mmult_re64_mult0001_submult_10_Madd_lut : STD_LOGIC_VECTOR ( 30 downto 17 ); 
  signal sdft_Mmult_im64_mult00010_Madd_lut : STD_LOGIC_VECTOR ( 47 downto 17 ); 
  signal sdft_Mmult_re64_mult0001_submult_00_Madd_lut : STD_LOGIC_VECTOR ( 47 downto 17 ); 
  signal sdft_Mmult_im64_mult0001_submult_00_Madd_lut : STD_LOGIC_VECTOR ( 47 downto 17 ); 
  signal sdft_Mmult_re64_mult00010_Madd_lut : STD_LOGIC_VECTOR ( 47 downto 17 ); 
  signal sdft_Mmult_im64_mult00000_Madd_lut : STD_LOGIC_VECTOR ( 47 downto 17 ); 
  signal NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B : STD_LOGIC_VECTOR ( 16 downto 0 ); 
  signal NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B : STD_LOGIC_VECTOR ( 16 downto 0 ); 
  signal NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B : STD_LOGIC_VECTOR ( 16 downto 0 ); 
  signal NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B : STD_LOGIC_VECTOR ( 17 downto 0 ); 
  signal NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B : STD_LOGIC_VECTOR ( 16 downto 0 ); 
  signal NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B : STD_LOGIC_VECTOR ( 17 downto 0 ); 
begin
  sdft_Madd_im64_add0000_Madd_cy_11_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y38"
    )
    port map (
      IA => sdft_Madd_im64_add0000_Madd_cy_11_CY0F_5268,
      IB => sdft_Madd_im64_add0000_Madd_cy_11_CY0F_5268,
      SEL => sdft_Madd_im64_add0000_Madd_cy_11_CYSELF_5259,
      O => sdft_Madd_im64_add0000_Madd_cy_11_CYMUXF2_5254
    );
  sdft_Madd_im64_add0000_Madd_cy_11_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y38",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_10,
      O => sdft_Madd_im64_add0000_Madd_cy_11_CY0F_5268
    );
  sdft_Madd_im64_add0000_Madd_cy_11_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y38",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(10),
      O => sdft_Madd_im64_add0000_Madd_cy_11_CYSELF_5259
    );
  sdft_Madd_im64_add0000_Madd_cy_11_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y38",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_9_CYMUXFAST_5227,
      O => sdft_Madd_im64_add0000_Madd_cy_11_FASTCARRY_5256
    );
  sdft_Madd_im64_add0000_Madd_cy_11_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y38"
    )
    port map (
      I0 => sdft_Madd_im64_add0000_Madd_cy_11_CYSELG_5245,
      I1 => sdft_Madd_im64_add0000_Madd_cy_11_CYSELF_5259,
      O => sdft_Madd_im64_add0000_Madd_cy_11_CYAND_5257
    );
  sdft_Madd_im64_add0000_Madd_cy_11_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y38"
    )
    port map (
      IA => sdft_Madd_im64_add0000_Madd_cy_11_CYMUXG2_5255,
      IB => sdft_Madd_im64_add0000_Madd_cy_11_FASTCARRY_5256,
      SEL => sdft_Madd_im64_add0000_Madd_cy_11_CYAND_5257,
      O => sdft_Madd_im64_add0000_Madd_cy_11_CYMUXFAST_5258
    );
  sdft_Madd_im64_add0000_Madd_cy_11_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y38"
    )
    port map (
      IA => sdft_Madd_im64_add0000_Madd_cy_11_CY0G_5253,
      IB => sdft_Madd_im64_add0000_Madd_cy_11_CYMUXF2_5254,
      SEL => sdft_Madd_im64_add0000_Madd_cy_11_CYSELG_5245,
      O => sdft_Madd_im64_add0000_Madd_cy_11_CYMUXG2_5255
    );
  sdft_Madd_im64_add0000_Madd_cy_11_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y38",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_11,
      O => sdft_Madd_im64_add0000_Madd_cy_11_CY0G_5253
    );
  sdft_Madd_im64_add0000_Madd_cy_11_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y38",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(11),
      O => sdft_Madd_im64_add0000_Madd_cy_11_CYSELG_5245
    );
  sdft_Madd_im64_add0000_Madd_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y33"
    )
    port map (
      IA => sdft_Madd_im64_add0000_Madd_cy_1_CY0F_5112,
      IB => sdft_Madd_im64_add0000_Madd_cy_1_CYINIT_5113,
      SEL => sdft_Madd_im64_add0000_Madd_cy_1_CYSELF_5104,
      O => sdft_Madd_im64_add0000_Madd_cy_0_Q
    );
  sdft_Madd_im64_add0000_Madd_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y33",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_1_BXINV_5102,
      O => sdft_Madd_im64_add0000_Madd_cy_1_CYINIT_5113
    );
  sdft_Madd_im64_add0000_Madd_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y33",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_0,
      O => sdft_Madd_im64_add0000_Madd_cy_1_CY0F_5112
    );
  sdft_Madd_im64_add0000_Madd_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y33",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(0),
      O => sdft_Madd_im64_add0000_Madd_cy_1_CYSELF_5104
    );
  sdft_Madd_im64_add0000_Madd_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y33",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Madd_im64_add0000_Madd_cy_1_BXINV_5102
    );
  sdft_Madd_im64_add0000_Madd_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X45Y33"
    )
    port map (
      IA => sdft_Madd_im64_add0000_Madd_cy_1_CY0G_5099,
      IB => sdft_Madd_im64_add0000_Madd_cy_0_Q,
      SEL => sdft_Madd_im64_add0000_Madd_cy_1_CYSELG_5091,
      O => sdft_Madd_im64_add0000_Madd_cy_1_CYMUXG_5101
    );
  sdft_Madd_im64_add0000_Madd_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y33",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_1,
      O => sdft_Madd_im64_add0000_Madd_cy_1_CY0G_5099
    );
  sdft_Madd_im64_add0000_Madd_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y33",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(1),
      O => sdft_Madd_im64_add0000_Madd_cy_1_CYSELG_5091
    );
  sdft_Madd_im64_add0000_Madd_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y37"
    )
    port map (
      IA => sdft_Madd_im64_add0000_Madd_cy_9_CY0F_5237,
      IB => sdft_Madd_im64_add0000_Madd_cy_9_CY0F_5237,
      SEL => sdft_Madd_im64_add0000_Madd_cy_9_CYSELF_5228,
      O => sdft_Madd_im64_add0000_Madd_cy_9_CYMUXF2_5223
    );
  sdft_Madd_im64_add0000_Madd_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y37",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_8,
      O => sdft_Madd_im64_add0000_Madd_cy_9_CY0F_5237
    );
  sdft_Madd_im64_add0000_Madd_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y37",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(8),
      O => sdft_Madd_im64_add0000_Madd_cy_9_CYSELF_5228
    );
  sdft_Madd_im64_add0000_Madd_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y37",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_7_CYMUXFAST_5196,
      O => sdft_Madd_im64_add0000_Madd_cy_9_FASTCARRY_5225
    );
  sdft_Madd_im64_add0000_Madd_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y37"
    )
    port map (
      I0 => sdft_Madd_im64_add0000_Madd_cy_9_CYSELG_5214,
      I1 => sdft_Madd_im64_add0000_Madd_cy_9_CYSELF_5228,
      O => sdft_Madd_im64_add0000_Madd_cy_9_CYAND_5226
    );
  sdft_Madd_im64_add0000_Madd_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y37"
    )
    port map (
      IA => sdft_Madd_im64_add0000_Madd_cy_9_CYMUXG2_5224,
      IB => sdft_Madd_im64_add0000_Madd_cy_9_FASTCARRY_5225,
      SEL => sdft_Madd_im64_add0000_Madd_cy_9_CYAND_5226,
      O => sdft_Madd_im64_add0000_Madd_cy_9_CYMUXFAST_5227
    );
  sdft_Madd_im64_add0000_Madd_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y37"
    )
    port map (
      IA => sdft_Madd_im64_add0000_Madd_cy_9_CY0G_5222,
      IB => sdft_Madd_im64_add0000_Madd_cy_9_CYMUXF2_5223,
      SEL => sdft_Madd_im64_add0000_Madd_cy_9_CYSELG_5214,
      O => sdft_Madd_im64_add0000_Madd_cy_9_CYMUXG2_5224
    );
  sdft_Madd_im64_add0000_Madd_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y37",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_9,
      O => sdft_Madd_im64_add0000_Madd_cy_9_CY0G_5222
    );
  sdft_Madd_im64_add0000_Madd_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y37",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(9),
      O => sdft_Madd_im64_add0000_Madd_cy_9_CYSELG_5214
    );
  sdft_Madd_im64_add0000_Madd_cy_13_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y39"
    )
    port map (
      IA => sdft_Madd_im64_add0000_Madd_cy_13_CY0F_5299,
      IB => sdft_Madd_im64_add0000_Madd_cy_13_CY0F_5299,
      SEL => sdft_Madd_im64_add0000_Madd_cy_13_CYSELF_5290,
      O => sdft_Madd_im64_add0000_Madd_cy_13_CYMUXF2_5285
    );
  sdft_Madd_im64_add0000_Madd_cy_13_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y39",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_12,
      O => sdft_Madd_im64_add0000_Madd_cy_13_CY0F_5299
    );
  sdft_Madd_im64_add0000_Madd_cy_13_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y39",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(12),
      O => sdft_Madd_im64_add0000_Madd_cy_13_CYSELF_5290
    );
  sdft_Madd_im64_add0000_Madd_cy_13_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y39",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_11_CYMUXFAST_5258,
      O => sdft_Madd_im64_add0000_Madd_cy_13_FASTCARRY_5287
    );
  sdft_Madd_im64_add0000_Madd_cy_13_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y39"
    )
    port map (
      I0 => sdft_Madd_im64_add0000_Madd_cy_13_CYSELG_5276,
      I1 => sdft_Madd_im64_add0000_Madd_cy_13_CYSELF_5290,
      O => sdft_Madd_im64_add0000_Madd_cy_13_CYAND_5288
    );
  sdft_Madd_im64_add0000_Madd_cy_13_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y39"
    )
    port map (
      IA => sdft_Madd_im64_add0000_Madd_cy_13_CYMUXG2_5286,
      IB => sdft_Madd_im64_add0000_Madd_cy_13_FASTCARRY_5287,
      SEL => sdft_Madd_im64_add0000_Madd_cy_13_CYAND_5288,
      O => sdft_Madd_im64_add0000_Madd_cy_13_CYMUXFAST_5289
    );
  sdft_Madd_im64_add0000_Madd_cy_13_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y39"
    )
    port map (
      IA => sdft_Madd_im64_add0000_Madd_cy_13_CY0G_5284,
      IB => sdft_Madd_im64_add0000_Madd_cy_13_CYMUXF2_5285,
      SEL => sdft_Madd_im64_add0000_Madd_cy_13_CYSELG_5276,
      O => sdft_Madd_im64_add0000_Madd_cy_13_CYMUXG2_5286
    );
  sdft_Madd_im64_add0000_Madd_cy_13_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y39",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_13,
      O => sdft_Madd_im64_add0000_Madd_cy_13_CY0G_5284
    );
  sdft_Madd_im64_add0000_Madd_cy_13_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y39",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(13),
      O => sdft_Madd_im64_add0000_Madd_cy_13_CYSELG_5276
    );
  sdft_Madd_im64_add0000_Madd_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y35"
    )
    port map (
      IA => sdft_Madd_im64_add0000_Madd_cy_5_CY0F_5175,
      IB => sdft_Madd_im64_add0000_Madd_cy_5_CY0F_5175,
      SEL => sdft_Madd_im64_add0000_Madd_cy_5_CYSELF_5166,
      O => sdft_Madd_im64_add0000_Madd_cy_5_CYMUXF2_5161
    );
  sdft_Madd_im64_add0000_Madd_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y35",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_4,
      O => sdft_Madd_im64_add0000_Madd_cy_5_CY0F_5175
    );
  sdft_Madd_im64_add0000_Madd_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y35",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(4),
      O => sdft_Madd_im64_add0000_Madd_cy_5_CYSELF_5166
    );
  sdft_Madd_im64_add0000_Madd_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y35",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_3_CYMUXFAST_5134,
      O => sdft_Madd_im64_add0000_Madd_cy_5_FASTCARRY_5163
    );
  sdft_Madd_im64_add0000_Madd_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y35"
    )
    port map (
      I0 => sdft_Madd_im64_add0000_Madd_cy_5_CYSELG_5152,
      I1 => sdft_Madd_im64_add0000_Madd_cy_5_CYSELF_5166,
      O => sdft_Madd_im64_add0000_Madd_cy_5_CYAND_5164
    );
  sdft_Madd_im64_add0000_Madd_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y35"
    )
    port map (
      IA => sdft_Madd_im64_add0000_Madd_cy_5_CYMUXG2_5162,
      IB => sdft_Madd_im64_add0000_Madd_cy_5_FASTCARRY_5163,
      SEL => sdft_Madd_im64_add0000_Madd_cy_5_CYAND_5164,
      O => sdft_Madd_im64_add0000_Madd_cy_5_CYMUXFAST_5165
    );
  sdft_Madd_im64_add0000_Madd_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y35"
    )
    port map (
      IA => sdft_Madd_im64_add0000_Madd_cy_5_CY0G_5160,
      IB => sdft_Madd_im64_add0000_Madd_cy_5_CYMUXF2_5161,
      SEL => sdft_Madd_im64_add0000_Madd_cy_5_CYSELG_5152,
      O => sdft_Madd_im64_add0000_Madd_cy_5_CYMUXG2_5162
    );
  sdft_Madd_im64_add0000_Madd_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y35",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_5,
      O => sdft_Madd_im64_add0000_Madd_cy_5_CY0G_5160
    );
  sdft_Madd_im64_add0000_Madd_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y35",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(5),
      O => sdft_Madd_im64_add0000_Madd_cy_5_CYSELG_5152
    );
  sdft_Madd_im64_add0000_Madd_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y34"
    )
    port map (
      IA => sdft_Madd_im64_add0000_Madd_cy_3_CY0F_5144,
      IB => sdft_Madd_im64_add0000_Madd_cy_3_CY0F_5144,
      SEL => sdft_Madd_im64_add0000_Madd_cy_3_CYSELF_5135,
      O => sdft_Madd_im64_add0000_Madd_cy_3_CYMUXF2_5130
    );
  sdft_Madd_im64_add0000_Madd_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y34",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_2,
      O => sdft_Madd_im64_add0000_Madd_cy_3_CY0F_5144
    );
  sdft_Madd_im64_add0000_Madd_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y34",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(2),
      O => sdft_Madd_im64_add0000_Madd_cy_3_CYSELF_5135
    );
  sdft_Madd_im64_add0000_Madd_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y34",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_1_CYMUXG_5101,
      O => sdft_Madd_im64_add0000_Madd_cy_3_FASTCARRY_5132
    );
  sdft_Madd_im64_add0000_Madd_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y34"
    )
    port map (
      I0 => sdft_Madd_im64_add0000_Madd_cy_3_CYSELG_5121,
      I1 => sdft_Madd_im64_add0000_Madd_cy_3_CYSELF_5135,
      O => sdft_Madd_im64_add0000_Madd_cy_3_CYAND_5133
    );
  sdft_Madd_im64_add0000_Madd_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y34"
    )
    port map (
      IA => sdft_Madd_im64_add0000_Madd_cy_3_CYMUXG2_5131,
      IB => sdft_Madd_im64_add0000_Madd_cy_3_FASTCARRY_5132,
      SEL => sdft_Madd_im64_add0000_Madd_cy_3_CYAND_5133,
      O => sdft_Madd_im64_add0000_Madd_cy_3_CYMUXFAST_5134
    );
  sdft_Madd_im64_add0000_Madd_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y34"
    )
    port map (
      IA => sdft_Madd_im64_add0000_Madd_cy_3_CY0G_5129,
      IB => sdft_Madd_im64_add0000_Madd_cy_3_CYMUXF2_5130,
      SEL => sdft_Madd_im64_add0000_Madd_cy_3_CYSELG_5121,
      O => sdft_Madd_im64_add0000_Madd_cy_3_CYMUXG2_5131
    );
  sdft_Madd_im64_add0000_Madd_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y34",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_3,
      O => sdft_Madd_im64_add0000_Madd_cy_3_CY0G_5129
    );
  sdft_Madd_im64_add0000_Madd_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y34",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(3),
      O => sdft_Madd_im64_add0000_Madd_cy_3_CYSELG_5121
    );
  sdft_Madd_im64_add0000_Madd_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y36"
    )
    port map (
      IA => sdft_Madd_im64_add0000_Madd_cy_7_CY0F_5206,
      IB => sdft_Madd_im64_add0000_Madd_cy_7_CY0F_5206,
      SEL => sdft_Madd_im64_add0000_Madd_cy_7_CYSELF_5197,
      O => sdft_Madd_im64_add0000_Madd_cy_7_CYMUXF2_5192
    );
  sdft_Madd_im64_add0000_Madd_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y36",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_6,
      O => sdft_Madd_im64_add0000_Madd_cy_7_CY0F_5206
    );
  sdft_Madd_im64_add0000_Madd_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y36",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(6),
      O => sdft_Madd_im64_add0000_Madd_cy_7_CYSELF_5197
    );
  sdft_Madd_im64_add0000_Madd_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y36",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_5_CYMUXFAST_5165,
      O => sdft_Madd_im64_add0000_Madd_cy_7_FASTCARRY_5194
    );
  sdft_Madd_im64_add0000_Madd_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y36"
    )
    port map (
      I0 => sdft_Madd_im64_add0000_Madd_cy_7_CYSELG_5183,
      I1 => sdft_Madd_im64_add0000_Madd_cy_7_CYSELF_5197,
      O => sdft_Madd_im64_add0000_Madd_cy_7_CYAND_5195
    );
  sdft_Madd_im64_add0000_Madd_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y36"
    )
    port map (
      IA => sdft_Madd_im64_add0000_Madd_cy_7_CYMUXG2_5193,
      IB => sdft_Madd_im64_add0000_Madd_cy_7_FASTCARRY_5194,
      SEL => sdft_Madd_im64_add0000_Madd_cy_7_CYAND_5195,
      O => sdft_Madd_im64_add0000_Madd_cy_7_CYMUXFAST_5196
    );
  sdft_Madd_im64_add0000_Madd_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y36"
    )
    port map (
      IA => sdft_Madd_im64_add0000_Madd_cy_7_CY0G_5191,
      IB => sdft_Madd_im64_add0000_Madd_cy_7_CYMUXF2_5192,
      SEL => sdft_Madd_im64_add0000_Madd_cy_7_CYSELG_5183,
      O => sdft_Madd_im64_add0000_Madd_cy_7_CYMUXG2_5193
    );
  sdft_Madd_im64_add0000_Madd_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y36",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_7,
      O => sdft_Madd_im64_add0000_Madd_cy_7_CY0G_5191
    );
  sdft_Madd_im64_add0000_Madd_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y36",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(7),
      O => sdft_Madd_im64_add0000_Madd_cy_7_CYSELG_5183
    );
  sdft_s1_im_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_4_XORF_5483,
      O => sdft_s1_im_4_DXMUX_5485
    );
  sdft_s1_im_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y43"
    )
    port map (
      I0 => sdft_s1_im_4_CYINIT_5482,
      I1 => sdft_Madd_im64_add0000_Madd_lut(20),
      O => sdft_s1_im_4_XORF_5483
    );
  sdft_s1_im_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y43"
    )
    port map (
      IA => sdft_s1_im_4_CY0F_5481,
      IB => sdft_s1_im_4_CYINIT_5482,
      SEL => sdft_s1_im_4_CYSELF_5464,
      O => sdft_Madd_im64_add0000_Madd_cy_20_Q
    );
  sdft_s1_im_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y43"
    )
    port map (
      IA => sdft_s1_im_4_CY0F_5481,
      IB => sdft_s1_im_4_CY0F_5481,
      SEL => sdft_s1_im_4_CYSELF_5464,
      O => sdft_s1_im_4_CYMUXF2_5459
    );
  sdft_s1_im_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_19_Q,
      O => sdft_s1_im_4_CYINIT_5482
    );
  sdft_s1_im_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000(20),
      O => sdft_s1_im_4_CY0F_5481
    );
  sdft_s1_im_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(20),
      O => sdft_s1_im_4_CYSELF_5464
    );
  sdft_s1_im_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_4_XORG_5466,
      O => sdft_s1_im_4_DYMUX_5468
    );
  sdft_s1_im_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y43"
    )
    port map (
      I0 => sdft_Madd_im64_add0000_Madd_cy_20_Q,
      I1 => sdft_Madd_im64_add0000_Madd_lut(21),
      O => sdft_s1_im_4_XORG_5466
    );
  sdft_s1_im_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_4_CYMUXFAST_5463,
      O => sdft_Madd_im64_add0000_Madd_cy_21_Q
    );
  sdft_s1_im_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_19_Q,
      O => sdft_s1_im_4_FASTCARRY_5461
    );
  sdft_s1_im_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y43"
    )
    port map (
      I0 => sdft_s1_im_4_CYSELG_5450,
      I1 => sdft_s1_im_4_CYSELF_5464,
      O => sdft_s1_im_4_CYAND_5462
    );
  sdft_s1_im_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y43"
    )
    port map (
      IA => sdft_s1_im_4_CYMUXG2_5460,
      IB => sdft_s1_im_4_FASTCARRY_5461,
      SEL => sdft_s1_im_4_CYAND_5462,
      O => sdft_s1_im_4_CYMUXFAST_5463
    );
  sdft_s1_im_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y43"
    )
    port map (
      IA => sdft_s1_im_4_CY0G_5458,
      IB => sdft_s1_im_4_CYMUXF2_5459,
      SEL => sdft_s1_im_4_CYSELG_5450,
      O => sdft_s1_im_4_CYMUXG2_5460
    );
  sdft_s1_im_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000(21),
      O => sdft_s1_im_4_CY0G_5458
    );
  sdft_s1_im_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(21),
      O => sdft_s1_im_4_CYSELG_5450
    );
  sdft_s1_im_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_s1_im_4_CLKINV_5448
    );
  sdft_s1_im_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF1,
      O => sdft_s1_im_4_CEINV_5447
    );
  sdft_s1_im_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_2_XORF_5430,
      O => sdft_s1_im_2_DXMUX_5432
    );
  sdft_s1_im_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y42"
    )
    port map (
      I0 => sdft_s1_im_2_CYINIT_5429,
      I1 => sdft_Madd_im64_add0000_Madd_lut(18),
      O => sdft_s1_im_2_XORF_5430
    );
  sdft_s1_im_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y42"
    )
    port map (
      IA => sdft_s1_im_2_CY0F_5428,
      IB => sdft_s1_im_2_CYINIT_5429,
      SEL => sdft_s1_im_2_CYSELF_5411,
      O => sdft_Madd_im64_add0000_Madd_cy_18_Q
    );
  sdft_s1_im_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y42"
    )
    port map (
      IA => sdft_s1_im_2_CY0F_5428,
      IB => sdft_s1_im_2_CY0F_5428,
      SEL => sdft_s1_im_2_CYSELF_5411,
      O => sdft_s1_im_2_CYMUXF2_5406
    );
  sdft_s1_im_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_17_Q,
      O => sdft_s1_im_2_CYINIT_5429
    );
  sdft_s1_im_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000(18),
      O => sdft_s1_im_2_CY0F_5428
    );
  sdft_s1_im_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(18),
      O => sdft_s1_im_2_CYSELF_5411
    );
  sdft_s1_im_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_2_XORG_5413,
      O => sdft_s1_im_2_DYMUX_5415
    );
  sdft_s1_im_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y42"
    )
    port map (
      I0 => sdft_Madd_im64_add0000_Madd_cy_18_Q,
      I1 => sdft_Madd_im64_add0000_Madd_lut(19),
      O => sdft_s1_im_2_XORG_5413
    );
  sdft_s1_im_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_2_CYMUXFAST_5410,
      O => sdft_Madd_im64_add0000_Madd_cy_19_Q
    );
  sdft_s1_im_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_17_Q,
      O => sdft_s1_im_2_FASTCARRY_5408
    );
  sdft_s1_im_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y42"
    )
    port map (
      I0 => sdft_s1_im_2_CYSELG_5397,
      I1 => sdft_s1_im_2_CYSELF_5411,
      O => sdft_s1_im_2_CYAND_5409
    );
  sdft_s1_im_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y42"
    )
    port map (
      IA => sdft_s1_im_2_CYMUXG2_5407,
      IB => sdft_s1_im_2_FASTCARRY_5408,
      SEL => sdft_s1_im_2_CYAND_5409,
      O => sdft_s1_im_2_CYMUXFAST_5410
    );
  sdft_s1_im_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y42"
    )
    port map (
      IA => sdft_s1_im_2_CY0G_5405,
      IB => sdft_s1_im_2_CYMUXF2_5406,
      SEL => sdft_s1_im_2_CYSELG_5397,
      O => sdft_s1_im_2_CYMUXG2_5407
    );
  sdft_s1_im_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000(19),
      O => sdft_s1_im_2_CY0G_5405
    );
  sdft_s1_im_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(19),
      O => sdft_s1_im_2_CYSELG_5397
    );
  sdft_s1_im_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_s1_im_2_CLKINV_5395
    );
  sdft_s1_im_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF1,
      O => sdft_s1_im_2_CEINV_5394
    );
  sdft_s1_im_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y41",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_0_XORF_5377,
      O => sdft_s1_im_0_DXMUX_5379
    );
  sdft_s1_im_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y41"
    )
    port map (
      I0 => sdft_s1_im_0_CYINIT_5376,
      I1 => sdft_Madd_im64_add0000_Madd_lut(16),
      O => sdft_s1_im_0_XORF_5377
    );
  sdft_s1_im_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y41"
    )
    port map (
      IA => sdft_s1_im_0_CY0F_5375,
      IB => sdft_s1_im_0_CYINIT_5376,
      SEL => sdft_s1_im_0_CYSELF_5358,
      O => sdft_Madd_im64_add0000_Madd_cy_16_Q
    );
  sdft_s1_im_0_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y41"
    )
    port map (
      IA => sdft_s1_im_0_CY0F_5375,
      IB => sdft_s1_im_0_CY0F_5375,
      SEL => sdft_s1_im_0_CYSELF_5358,
      O => sdft_s1_im_0_CYMUXF2_5353
    );
  sdft_s1_im_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y41",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_15_Q,
      O => sdft_s1_im_0_CYINIT_5376
    );
  sdft_s1_im_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y41",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_16,
      O => sdft_s1_im_0_CY0F_5375
    );
  sdft_s1_im_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y41",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(16),
      O => sdft_s1_im_0_CYSELF_5358
    );
  sdft_s1_im_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y41",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_0_XORG_5360,
      O => sdft_s1_im_0_DYMUX_5362
    );
  sdft_s1_im_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y41"
    )
    port map (
      I0 => sdft_Madd_im64_add0000_Madd_cy_16_Q,
      I1 => sdft_Madd_im64_add0000_Madd_lut(17),
      O => sdft_s1_im_0_XORG_5360
    );
  sdft_s1_im_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y41",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_0_CYMUXFAST_5357,
      O => sdft_Madd_im64_add0000_Madd_cy_17_Q
    );
  sdft_s1_im_0_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y41",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_15_Q,
      O => sdft_s1_im_0_FASTCARRY_5355
    );
  sdft_s1_im_0_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y41"
    )
    port map (
      I0 => sdft_s1_im_0_CYSELG_5344,
      I1 => sdft_s1_im_0_CYSELF_5358,
      O => sdft_s1_im_0_CYAND_5356
    );
  sdft_s1_im_0_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y41"
    )
    port map (
      IA => sdft_s1_im_0_CYMUXG2_5354,
      IB => sdft_s1_im_0_FASTCARRY_5355,
      SEL => sdft_s1_im_0_CYAND_5356,
      O => sdft_s1_im_0_CYMUXFAST_5357
    );
  sdft_s1_im_0_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y41"
    )
    port map (
      IA => sdft_s1_im_0_CY0G_5352,
      IB => sdft_s1_im_0_CYMUXF2_5353,
      SEL => sdft_s1_im_0_CYSELG_5344,
      O => sdft_s1_im_0_CYMUXG2_5354
    );
  sdft_s1_im_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y41",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000(17),
      O => sdft_s1_im_0_CY0G_5352
    );
  sdft_s1_im_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y41",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(17),
      O => sdft_s1_im_0_CYSELG_5344
    );
  sdft_s1_im_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y41",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_s1_im_0_CLKINV_5342
    );
  sdft_s1_im_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y41",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF1,
      O => sdft_s1_im_0_CEINV_5341
    );
  sdft_s1_im_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_6_XORF_5536,
      O => sdft_s1_im_6_DXMUX_5538
    );
  sdft_s1_im_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y44"
    )
    port map (
      I0 => sdft_s1_im_6_CYINIT_5535,
      I1 => sdft_Madd_im64_add0000_Madd_lut(22),
      O => sdft_s1_im_6_XORF_5536
    );
  sdft_s1_im_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y44"
    )
    port map (
      IA => sdft_s1_im_6_CY0F_5534,
      IB => sdft_s1_im_6_CYINIT_5535,
      SEL => sdft_s1_im_6_CYSELF_5517,
      O => sdft_Madd_im64_add0000_Madd_cy_22_Q
    );
  sdft_s1_im_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y44"
    )
    port map (
      IA => sdft_s1_im_6_CY0F_5534,
      IB => sdft_s1_im_6_CY0F_5534,
      SEL => sdft_s1_im_6_CYSELF_5517,
      O => sdft_s1_im_6_CYMUXF2_5512
    );
  sdft_s1_im_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_21_Q,
      O => sdft_s1_im_6_CYINIT_5535
    );
  sdft_s1_im_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000(22),
      O => sdft_s1_im_6_CY0F_5534
    );
  sdft_s1_im_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(22),
      O => sdft_s1_im_6_CYSELF_5517
    );
  sdft_s1_im_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_6_XORG_5519,
      O => sdft_s1_im_6_DYMUX_5521
    );
  sdft_s1_im_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y44"
    )
    port map (
      I0 => sdft_Madd_im64_add0000_Madd_cy_22_Q,
      I1 => sdft_Madd_im64_add0000_Madd_lut(23),
      O => sdft_s1_im_6_XORG_5519
    );
  sdft_s1_im_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_6_CYMUXFAST_5516,
      O => sdft_Madd_im64_add0000_Madd_cy_23_Q
    );
  sdft_s1_im_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_21_Q,
      O => sdft_s1_im_6_FASTCARRY_5514
    );
  sdft_s1_im_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y44"
    )
    port map (
      I0 => sdft_s1_im_6_CYSELG_5503,
      I1 => sdft_s1_im_6_CYSELF_5517,
      O => sdft_s1_im_6_CYAND_5515
    );
  sdft_s1_im_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y44"
    )
    port map (
      IA => sdft_s1_im_6_CYMUXG2_5513,
      IB => sdft_s1_im_6_FASTCARRY_5514,
      SEL => sdft_s1_im_6_CYAND_5515,
      O => sdft_s1_im_6_CYMUXFAST_5516
    );
  sdft_s1_im_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y44"
    )
    port map (
      IA => sdft_s1_im_6_CY0G_5511,
      IB => sdft_s1_im_6_CYMUXF2_5512,
      SEL => sdft_s1_im_6_CYSELG_5503,
      O => sdft_s1_im_6_CYMUXG2_5513
    );
  sdft_s1_im_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000(23),
      O => sdft_s1_im_6_CY0G_5511
    );
  sdft_s1_im_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(23),
      O => sdft_s1_im_6_CYSELG_5503
    );
  sdft_s1_im_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_s1_im_6_CLKINV_5501
    );
  sdft_s1_im_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF1,
      O => sdft_s1_im_6_CEINV_5500
    );
  sdft_Madd_im64_add0000_Madd_cy_15_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y40"
    )
    port map (
      IA => sdft_Madd_im64_add0000_Madd_cy_15_CY0F_5330,
      IB => sdft_Madd_im64_add0000_Madd_cy_15_CY0F_5330,
      SEL => sdft_Madd_im64_add0000_Madd_cy_15_CYSELF_5321,
      O => sdft_Madd_im64_add0000_Madd_cy_15_CYMUXF2_5316
    );
  sdft_Madd_im64_add0000_Madd_cy_15_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y40",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_14,
      O => sdft_Madd_im64_add0000_Madd_cy_15_CY0F_5330
    );
  sdft_Madd_im64_add0000_Madd_cy_15_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y40",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(14),
      O => sdft_Madd_im64_add0000_Madd_cy_15_CYSELF_5321
    );
  sdft_Madd_im64_add0000_Madd_cy_15_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y40",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_15_CYMUXFAST_5320,
      O => sdft_Madd_im64_add0000_Madd_cy_15_Q
    );
  sdft_Madd_im64_add0000_Madd_cy_15_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y40",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_13_CYMUXFAST_5289,
      O => sdft_Madd_im64_add0000_Madd_cy_15_FASTCARRY_5318
    );
  sdft_Madd_im64_add0000_Madd_cy_15_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y40"
    )
    port map (
      I0 => sdft_Madd_im64_add0000_Madd_cy_15_CYSELG_5307,
      I1 => sdft_Madd_im64_add0000_Madd_cy_15_CYSELF_5321,
      O => sdft_Madd_im64_add0000_Madd_cy_15_CYAND_5319
    );
  sdft_Madd_im64_add0000_Madd_cy_15_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y40"
    )
    port map (
      IA => sdft_Madd_im64_add0000_Madd_cy_15_CYMUXG2_5317,
      IB => sdft_Madd_im64_add0000_Madd_cy_15_FASTCARRY_5318,
      SEL => sdft_Madd_im64_add0000_Madd_cy_15_CYAND_5319,
      O => sdft_Madd_im64_add0000_Madd_cy_15_CYMUXFAST_5320
    );
  sdft_Madd_im64_add0000_Madd_cy_15_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y40"
    )
    port map (
      IA => sdft_Madd_im64_add0000_Madd_cy_15_CY0G_5315,
      IB => sdft_Madd_im64_add0000_Madd_cy_15_CYMUXF2_5316,
      SEL => sdft_Madd_im64_add0000_Madd_cy_15_CYSELG_5307,
      O => sdft_Madd_im64_add0000_Madd_cy_15_CYMUXG2_5317
    );
  sdft_Madd_im64_add0000_Madd_cy_15_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y40",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_15,
      O => sdft_Madd_im64_add0000_Madd_cy_15_CY0G_5315
    );
  sdft_Madd_im64_add0000_Madd_cy_15_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y40",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(15),
      O => sdft_Madd_im64_add0000_Madd_cy_15_CYSELG_5307
    );
  sdft_s1_im_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_10_XORF_5642,
      O => sdft_s1_im_10_DXMUX_5644
    );
  sdft_s1_im_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y46"
    )
    port map (
      I0 => sdft_s1_im_10_CYINIT_5641,
      I1 => sdft_Madd_im64_add0000_Madd_lut(26),
      O => sdft_s1_im_10_XORF_5642
    );
  sdft_s1_im_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y46"
    )
    port map (
      IA => sdft_s1_im_10_CY0F_5640,
      IB => sdft_s1_im_10_CYINIT_5641,
      SEL => sdft_s1_im_10_CYSELF_5623,
      O => sdft_Madd_im64_add0000_Madd_cy_26_Q
    );
  sdft_s1_im_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y46"
    )
    port map (
      IA => sdft_s1_im_10_CY0F_5640,
      IB => sdft_s1_im_10_CY0F_5640,
      SEL => sdft_s1_im_10_CYSELF_5623,
      O => sdft_s1_im_10_CYMUXF2_5618
    );
  sdft_s1_im_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_25_Q,
      O => sdft_s1_im_10_CYINIT_5641
    );
  sdft_s1_im_10_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000(26),
      O => sdft_s1_im_10_CY0F_5640
    );
  sdft_s1_im_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(26),
      O => sdft_s1_im_10_CYSELF_5623
    );
  sdft_s1_im_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_10_XORG_5625,
      O => sdft_s1_im_10_DYMUX_5627
    );
  sdft_s1_im_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y46"
    )
    port map (
      I0 => sdft_Madd_im64_add0000_Madd_cy_26_Q,
      I1 => sdft_Madd_im64_add0000_Madd_lut(27),
      O => sdft_s1_im_10_XORG_5625
    );
  sdft_s1_im_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_10_CYMUXFAST_5622,
      O => sdft_Madd_im64_add0000_Madd_cy_27_Q
    );
  sdft_s1_im_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_25_Q,
      O => sdft_s1_im_10_FASTCARRY_5620
    );
  sdft_s1_im_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y46"
    )
    port map (
      I0 => sdft_s1_im_10_CYSELG_5609,
      I1 => sdft_s1_im_10_CYSELF_5623,
      O => sdft_s1_im_10_CYAND_5621
    );
  sdft_s1_im_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y46"
    )
    port map (
      IA => sdft_s1_im_10_CYMUXG2_5619,
      IB => sdft_s1_im_10_FASTCARRY_5620,
      SEL => sdft_s1_im_10_CYAND_5621,
      O => sdft_s1_im_10_CYMUXFAST_5622
    );
  sdft_s1_im_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y46"
    )
    port map (
      IA => sdft_s1_im_10_CY0G_5617,
      IB => sdft_s1_im_10_CYMUXF2_5618,
      SEL => sdft_s1_im_10_CYSELG_5609,
      O => sdft_s1_im_10_CYMUXG2_5619
    );
  sdft_s1_im_10_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000(27),
      O => sdft_s1_im_10_CY0G_5617
    );
  sdft_s1_im_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(27),
      O => sdft_s1_im_10_CYSELG_5609
    );
  sdft_s1_im_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_s1_im_10_CLKINV_5607
    );
  sdft_s1_im_10_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF1,
      O => sdft_s1_im_10_CEINV_5606
    );
  sdft_s1_im_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_8_XORF_5589,
      O => sdft_s1_im_8_DXMUX_5591
    );
  sdft_s1_im_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y45"
    )
    port map (
      I0 => sdft_s1_im_8_CYINIT_5588,
      I1 => sdft_Madd_im64_add0000_Madd_lut(24),
      O => sdft_s1_im_8_XORF_5589
    );
  sdft_s1_im_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y45"
    )
    port map (
      IA => sdft_s1_im_8_CY0F_5587,
      IB => sdft_s1_im_8_CYINIT_5588,
      SEL => sdft_s1_im_8_CYSELF_5570,
      O => sdft_Madd_im64_add0000_Madd_cy_24_Q
    );
  sdft_s1_im_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y45"
    )
    port map (
      IA => sdft_s1_im_8_CY0F_5587,
      IB => sdft_s1_im_8_CY0F_5587,
      SEL => sdft_s1_im_8_CYSELF_5570,
      O => sdft_s1_im_8_CYMUXF2_5565
    );
  sdft_s1_im_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_23_Q,
      O => sdft_s1_im_8_CYINIT_5588
    );
  sdft_s1_im_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000(24),
      O => sdft_s1_im_8_CY0F_5587
    );
  sdft_s1_im_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(24),
      O => sdft_s1_im_8_CYSELF_5570
    );
  sdft_s1_im_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_8_XORG_5572,
      O => sdft_s1_im_8_DYMUX_5574
    );
  sdft_s1_im_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y45"
    )
    port map (
      I0 => sdft_Madd_im64_add0000_Madd_cy_24_Q,
      I1 => sdft_Madd_im64_add0000_Madd_lut(25),
      O => sdft_s1_im_8_XORG_5572
    );
  sdft_s1_im_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_8_CYMUXFAST_5569,
      O => sdft_Madd_im64_add0000_Madd_cy_25_Q
    );
  sdft_s1_im_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_23_Q,
      O => sdft_s1_im_8_FASTCARRY_5567
    );
  sdft_s1_im_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y45"
    )
    port map (
      I0 => sdft_s1_im_8_CYSELG_5556,
      I1 => sdft_s1_im_8_CYSELF_5570,
      O => sdft_s1_im_8_CYAND_5568
    );
  sdft_s1_im_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y45"
    )
    port map (
      IA => sdft_s1_im_8_CYMUXG2_5566,
      IB => sdft_s1_im_8_FASTCARRY_5567,
      SEL => sdft_s1_im_8_CYAND_5568,
      O => sdft_s1_im_8_CYMUXFAST_5569
    );
  sdft_s1_im_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y45"
    )
    port map (
      IA => sdft_s1_im_8_CY0G_5564,
      IB => sdft_s1_im_8_CYMUXF2_5565,
      SEL => sdft_s1_im_8_CYSELG_5556,
      O => sdft_s1_im_8_CYMUXG2_5566
    );
  sdft_s1_im_8_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000(25),
      O => sdft_s1_im_8_CY0G_5564
    );
  sdft_s1_im_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(25),
      O => sdft_s1_im_8_CYSELG_5556
    );
  sdft_s1_im_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_s1_im_8_CLKINV_5554
    );
  sdft_s1_im_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF1,
      O => sdft_s1_im_8_CEINV_5553
    );
  sdft_s1_im_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_12_XORF_5695,
      O => sdft_s1_im_12_DXMUX_5697
    );
  sdft_s1_im_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y47"
    )
    port map (
      I0 => sdft_s1_im_12_CYINIT_5694,
      I1 => sdft_Madd_im64_add0000_Madd_lut(28),
      O => sdft_s1_im_12_XORF_5695
    );
  sdft_s1_im_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y47"
    )
    port map (
      IA => sdft_s1_im_12_CY0F_5693,
      IB => sdft_s1_im_12_CYINIT_5694,
      SEL => sdft_s1_im_12_CYSELF_5676,
      O => sdft_Madd_im64_add0000_Madd_cy_28_Q
    );
  sdft_s1_im_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y47"
    )
    port map (
      IA => sdft_s1_im_12_CY0F_5693,
      IB => sdft_s1_im_12_CY0F_5693,
      SEL => sdft_s1_im_12_CYSELF_5676,
      O => sdft_s1_im_12_CYMUXF2_5671
    );
  sdft_s1_im_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_27_Q,
      O => sdft_s1_im_12_CYINIT_5694
    );
  sdft_s1_im_12_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000(28),
      O => sdft_s1_im_12_CY0F_5693
    );
  sdft_s1_im_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(28),
      O => sdft_s1_im_12_CYSELF_5676
    );
  sdft_s1_im_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_12_XORG_5678,
      O => sdft_s1_im_12_DYMUX_5680
    );
  sdft_s1_im_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y47"
    )
    port map (
      I0 => sdft_Madd_im64_add0000_Madd_cy_28_Q,
      I1 => sdft_Madd_im64_add0000_Madd_lut(29),
      O => sdft_s1_im_12_XORG_5678
    );
  sdft_s1_im_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_12_CYMUXFAST_5675,
      O => sdft_Madd_im64_add0000_Madd_cy_29_Q
    );
  sdft_s1_im_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_27_Q,
      O => sdft_s1_im_12_FASTCARRY_5673
    );
  sdft_s1_im_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y47"
    )
    port map (
      I0 => sdft_s1_im_12_CYSELG_5662,
      I1 => sdft_s1_im_12_CYSELF_5676,
      O => sdft_s1_im_12_CYAND_5674
    );
  sdft_s1_im_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y47"
    )
    port map (
      IA => sdft_s1_im_12_CYMUXG2_5672,
      IB => sdft_s1_im_12_FASTCARRY_5673,
      SEL => sdft_s1_im_12_CYAND_5674,
      O => sdft_s1_im_12_CYMUXFAST_5675
    );
  sdft_s1_im_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y47"
    )
    port map (
      IA => sdft_s1_im_12_CY0G_5670,
      IB => sdft_s1_im_12_CYMUXF2_5671,
      SEL => sdft_s1_im_12_CYSELG_5662,
      O => sdft_s1_im_12_CYMUXG2_5672
    );
  sdft_s1_im_12_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000(29),
      O => sdft_s1_im_12_CY0G_5670
    );
  sdft_s1_im_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(29),
      O => sdft_s1_im_12_CYSELG_5662
    );
  sdft_s1_im_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_s1_im_12_CLKINV_5660
    );
  sdft_s1_im_12_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF1,
      O => sdft_s1_im_12_CEINV_5659
    );
  sdft_re64_mult0000_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_29_XORF_7376,
      O => sdft_re64_mult0000(29)
    );
  sdft_re64_mult0000_29_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y73"
    )
    port map (
      I0 => sdft_re64_mult0000_29_CYINIT_7375,
      I1 => sdft_Mmult_re64_mult00000_Madd_lut(29),
      O => sdft_re64_mult0000_29_XORF_7376
    );
  sdft_re64_mult0000_29_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y73"
    )
    port map (
      IA => sdft_re64_mult0000_29_CY0F_7374,
      IB => sdft_re64_mult0000_29_CYINIT_7375,
      SEL => sdft_re64_mult0000_29_CYSELF_7362,
      O => sdft_Mmult_re64_mult00000_Madd_cy(29)
    );
  sdft_re64_mult0000_29_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y73"
    )
    port map (
      IA => sdft_re64_mult0000_29_CY0F_7374,
      IB => sdft_re64_mult0000_29_CY0F_7374,
      SEL => sdft_re64_mult0000_29_CYSELF_7362,
      O => sdft_re64_mult0000_29_CYMUXF2_7357
    );
  sdft_re64_mult0000_29_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_cy(28),
      O => sdft_re64_mult0000_29_CYINIT_7375
    );
  sdft_re64_mult0000_29_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X54Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_12,
      O => sdft_re64_mult0000_29_CY0F_7374
    );
  sdft_re64_mult0000_29_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_lut(29),
      O => sdft_re64_mult0000_29_CYSELF_7362
    );
  sdft_re64_mult0000_29_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_29_XORG_7364,
      O => sdft_re64_mult0000(30)
    );
  sdft_re64_mult0000_29_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y73"
    )
    port map (
      I0 => sdft_Mmult_re64_mult00000_Madd_cy(29),
      I1 => sdft_Mmult_re64_mult00000_Madd_lut(30),
      O => sdft_re64_mult0000_29_XORG_7364
    );
  sdft_re64_mult0000_29_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_29_CYMUXFAST_7361,
      O => sdft_Mmult_re64_mult00000_Madd_cy(30)
    );
  sdft_re64_mult0000_29_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X54Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_cy(28),
      O => sdft_re64_mult0000_29_FASTCARRY_7359
    );
  sdft_re64_mult0000_29_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X54Y73"
    )
    port map (
      I0 => sdft_re64_mult0000_29_CYSELG_7348,
      I1 => sdft_re64_mult0000_29_CYSELF_7362,
      O => sdft_re64_mult0000_29_CYAND_7360
    );
  sdft_re64_mult0000_29_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X54Y73"
    )
    port map (
      IA => sdft_re64_mult0000_29_CYMUXG2_7358,
      IB => sdft_re64_mult0000_29_FASTCARRY_7359,
      SEL => sdft_re64_mult0000_29_CYAND_7360,
      O => sdft_re64_mult0000_29_CYMUXFAST_7361
    );
  sdft_re64_mult0000_29_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y73"
    )
    port map (
      IA => sdft_re64_mult0000_29_CY0G_7356,
      IB => sdft_re64_mult0000_29_CYMUXF2_7357,
      SEL => sdft_re64_mult0000_29_CYSELG_7348,
      O => sdft_re64_mult0000_29_CYMUXG2_7358
    );
  sdft_re64_mult0000_29_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X54Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_13,
      O => sdft_re64_mult0000_29_CY0G_7356
    );
  sdft_re64_mult0000_29_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_lut(30),
      O => sdft_re64_mult0000_29_CYSELG_7348
    );
  sdft_re64_mult0000_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_21_XORF_7220,
      O => sdft_re64_mult0000(21)
    );
  sdft_re64_mult0000_21_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y69"
    )
    port map (
      I0 => sdft_re64_mult0000_21_CYINIT_7219,
      I1 => sdft_Mmult_re64_mult00000_Madd_lut(21),
      O => sdft_re64_mult0000_21_XORF_7220
    );
  sdft_re64_mult0000_21_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y69"
    )
    port map (
      IA => sdft_re64_mult0000_21_CY0F_7218,
      IB => sdft_re64_mult0000_21_CYINIT_7219,
      SEL => sdft_re64_mult0000_21_CYSELF_7206,
      O => sdft_Mmult_re64_mult00000_Madd_cy(21)
    );
  sdft_re64_mult0000_21_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y69"
    )
    port map (
      IA => sdft_re64_mult0000_21_CY0F_7218,
      IB => sdft_re64_mult0000_21_CY0F_7218,
      SEL => sdft_re64_mult0000_21_CYSELF_7206,
      O => sdft_re64_mult0000_21_CYMUXF2_7201
    );
  sdft_re64_mult0000_21_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_cy(20),
      O => sdft_re64_mult0000_21_CYINIT_7219
    );
  sdft_re64_mult0000_21_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X54Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_4,
      O => sdft_re64_mult0000_21_CY0F_7218
    );
  sdft_re64_mult0000_21_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_lut(21),
      O => sdft_re64_mult0000_21_CYSELF_7206
    );
  sdft_re64_mult0000_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_21_XORG_7208,
      O => sdft_re64_mult0000(22)
    );
  sdft_re64_mult0000_21_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y69"
    )
    port map (
      I0 => sdft_Mmult_re64_mult00000_Madd_cy(21),
      I1 => sdft_Mmult_re64_mult00000_Madd_lut(22),
      O => sdft_re64_mult0000_21_XORG_7208
    );
  sdft_re64_mult0000_21_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_21_CYMUXFAST_7205,
      O => sdft_Mmult_re64_mult00000_Madd_cy(22)
    );
  sdft_re64_mult0000_21_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X54Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_cy(20),
      O => sdft_re64_mult0000_21_FASTCARRY_7203
    );
  sdft_re64_mult0000_21_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X54Y69"
    )
    port map (
      I0 => sdft_re64_mult0000_21_CYSELG_7192,
      I1 => sdft_re64_mult0000_21_CYSELF_7206,
      O => sdft_re64_mult0000_21_CYAND_7204
    );
  sdft_re64_mult0000_21_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X54Y69"
    )
    port map (
      IA => sdft_re64_mult0000_21_CYMUXG2_7202,
      IB => sdft_re64_mult0000_21_FASTCARRY_7203,
      SEL => sdft_re64_mult0000_21_CYAND_7204,
      O => sdft_re64_mult0000_21_CYMUXFAST_7205
    );
  sdft_re64_mult0000_21_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y69"
    )
    port map (
      IA => sdft_re64_mult0000_21_CY0G_7200,
      IB => sdft_re64_mult0000_21_CYMUXF2_7201,
      SEL => sdft_re64_mult0000_21_CYSELG_7192,
      O => sdft_re64_mult0000_21_CYMUXG2_7202
    );
  sdft_re64_mult0000_21_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X54Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_5,
      O => sdft_re64_mult0000_21_CY0G_7200
    );
  sdft_re64_mult0000_21_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_lut(22),
      O => sdft_re64_mult0000_21_CYSELG_7192
    );
  sdft_re64_mult0000_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_23_XORF_7259,
      O => sdft_re64_mult0000(23)
    );
  sdft_re64_mult0000_23_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y70"
    )
    port map (
      I0 => sdft_re64_mult0000_23_CYINIT_7258,
      I1 => sdft_Mmult_re64_mult00000_Madd_lut(23),
      O => sdft_re64_mult0000_23_XORF_7259
    );
  sdft_re64_mult0000_23_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y70"
    )
    port map (
      IA => sdft_re64_mult0000_23_CY0F_7257,
      IB => sdft_re64_mult0000_23_CYINIT_7258,
      SEL => sdft_re64_mult0000_23_CYSELF_7245,
      O => sdft_Mmult_re64_mult00000_Madd_cy(23)
    );
  sdft_re64_mult0000_23_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y70"
    )
    port map (
      IA => sdft_re64_mult0000_23_CY0F_7257,
      IB => sdft_re64_mult0000_23_CY0F_7257,
      SEL => sdft_re64_mult0000_23_CYSELF_7245,
      O => sdft_re64_mult0000_23_CYMUXF2_7240
    );
  sdft_re64_mult0000_23_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_cy(22),
      O => sdft_re64_mult0000_23_CYINIT_7258
    );
  sdft_re64_mult0000_23_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X54Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_6,
      O => sdft_re64_mult0000_23_CY0F_7257
    );
  sdft_re64_mult0000_23_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_lut(23),
      O => sdft_re64_mult0000_23_CYSELF_7245
    );
  sdft_re64_mult0000_23_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_23_XORG_7247,
      O => sdft_re64_mult0000(24)
    );
  sdft_re64_mult0000_23_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y70"
    )
    port map (
      I0 => sdft_Mmult_re64_mult00000_Madd_cy(23),
      I1 => sdft_Mmult_re64_mult00000_Madd_lut(24),
      O => sdft_re64_mult0000_23_XORG_7247
    );
  sdft_re64_mult0000_23_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_23_CYMUXFAST_7244,
      O => sdft_Mmult_re64_mult00000_Madd_cy(24)
    );
  sdft_re64_mult0000_23_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X54Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_cy(22),
      O => sdft_re64_mult0000_23_FASTCARRY_7242
    );
  sdft_re64_mult0000_23_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X54Y70"
    )
    port map (
      I0 => sdft_re64_mult0000_23_CYSELG_7231,
      I1 => sdft_re64_mult0000_23_CYSELF_7245,
      O => sdft_re64_mult0000_23_CYAND_7243
    );
  sdft_re64_mult0000_23_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X54Y70"
    )
    port map (
      IA => sdft_re64_mult0000_23_CYMUXG2_7241,
      IB => sdft_re64_mult0000_23_FASTCARRY_7242,
      SEL => sdft_re64_mult0000_23_CYAND_7243,
      O => sdft_re64_mult0000_23_CYMUXFAST_7244
    );
  sdft_re64_mult0000_23_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y70"
    )
    port map (
      IA => sdft_re64_mult0000_23_CY0G_7239,
      IB => sdft_re64_mult0000_23_CYMUXF2_7240,
      SEL => sdft_re64_mult0000_23_CYSELG_7231,
      O => sdft_re64_mult0000_23_CYMUXG2_7241
    );
  sdft_re64_mult0000_23_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X54Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_7,
      O => sdft_re64_mult0000_23_CY0G_7239
    );
  sdft_re64_mult0000_23_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_lut(24),
      O => sdft_re64_mult0000_23_CYSELG_7231
    );
  sdft_re64_mult0000_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_25_XORF_7298,
      O => sdft_re64_mult0000(25)
    );
  sdft_re64_mult0000_25_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y71"
    )
    port map (
      I0 => sdft_re64_mult0000_25_CYINIT_7297,
      I1 => sdft_Mmult_re64_mult00000_Madd_lut(25),
      O => sdft_re64_mult0000_25_XORF_7298
    );
  sdft_re64_mult0000_25_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y71"
    )
    port map (
      IA => sdft_re64_mult0000_25_CY0F_7296,
      IB => sdft_re64_mult0000_25_CYINIT_7297,
      SEL => sdft_re64_mult0000_25_CYSELF_7284,
      O => sdft_Mmult_re64_mult00000_Madd_cy(25)
    );
  sdft_re64_mult0000_25_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y71"
    )
    port map (
      IA => sdft_re64_mult0000_25_CY0F_7296,
      IB => sdft_re64_mult0000_25_CY0F_7296,
      SEL => sdft_re64_mult0000_25_CYSELF_7284,
      O => sdft_re64_mult0000_25_CYMUXF2_7279
    );
  sdft_re64_mult0000_25_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_cy(24),
      O => sdft_re64_mult0000_25_CYINIT_7297
    );
  sdft_re64_mult0000_25_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X54Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_8,
      O => sdft_re64_mult0000_25_CY0F_7296
    );
  sdft_re64_mult0000_25_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_lut(25),
      O => sdft_re64_mult0000_25_CYSELF_7284
    );
  sdft_re64_mult0000_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_25_XORG_7286,
      O => sdft_re64_mult0000(26)
    );
  sdft_re64_mult0000_25_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y71"
    )
    port map (
      I0 => sdft_Mmult_re64_mult00000_Madd_cy(25),
      I1 => sdft_Mmult_re64_mult00000_Madd_lut(26),
      O => sdft_re64_mult0000_25_XORG_7286
    );
  sdft_re64_mult0000_25_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_25_CYMUXFAST_7283,
      O => sdft_Mmult_re64_mult00000_Madd_cy(26)
    );
  sdft_re64_mult0000_25_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X54Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_cy(24),
      O => sdft_re64_mult0000_25_FASTCARRY_7281
    );
  sdft_re64_mult0000_25_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X54Y71"
    )
    port map (
      I0 => sdft_re64_mult0000_25_CYSELG_7270,
      I1 => sdft_re64_mult0000_25_CYSELF_7284,
      O => sdft_re64_mult0000_25_CYAND_7282
    );
  sdft_re64_mult0000_25_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X54Y71"
    )
    port map (
      IA => sdft_re64_mult0000_25_CYMUXG2_7280,
      IB => sdft_re64_mult0000_25_FASTCARRY_7281,
      SEL => sdft_re64_mult0000_25_CYAND_7282,
      O => sdft_re64_mult0000_25_CYMUXFAST_7283
    );
  sdft_re64_mult0000_25_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y71"
    )
    port map (
      IA => sdft_re64_mult0000_25_CY0G_7278,
      IB => sdft_re64_mult0000_25_CYMUXF2_7279,
      SEL => sdft_re64_mult0000_25_CYSELG_7270,
      O => sdft_re64_mult0000_25_CYMUXG2_7280
    );
  sdft_re64_mult0000_25_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X54Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_9,
      O => sdft_re64_mult0000_25_CY0G_7278
    );
  sdft_re64_mult0000_25_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_lut(26),
      O => sdft_re64_mult0000_25_CYSELG_7270
    );
  sdft_re64_mult0000_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_19_XORF_7181,
      O => sdft_re64_mult0000(19)
    );
  sdft_re64_mult0000_19_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y68"
    )
    port map (
      I0 => sdft_re64_mult0000_19_CYINIT_7180,
      I1 => sdft_Mmult_re64_mult00000_Madd_lut(19),
      O => sdft_re64_mult0000_19_XORF_7181
    );
  sdft_re64_mult0000_19_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y68"
    )
    port map (
      IA => sdft_re64_mult0000_19_CY0F_7179,
      IB => sdft_re64_mult0000_19_CYINIT_7180,
      SEL => sdft_re64_mult0000_19_CYSELF_7167,
      O => sdft_Mmult_re64_mult00000_Madd_cy(19)
    );
  sdft_re64_mult0000_19_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y68"
    )
    port map (
      IA => sdft_re64_mult0000_19_CY0F_7179,
      IB => sdft_re64_mult0000_19_CY0F_7179,
      SEL => sdft_re64_mult0000_19_CYSELF_7167,
      O => sdft_re64_mult0000_19_CYMUXF2_7162
    );
  sdft_re64_mult0000_19_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_cy(18),
      O => sdft_re64_mult0000_19_CYINIT_7180
    );
  sdft_re64_mult0000_19_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X54Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_2,
      O => sdft_re64_mult0000_19_CY0F_7179
    );
  sdft_re64_mult0000_19_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_lut(19),
      O => sdft_re64_mult0000_19_CYSELF_7167
    );
  sdft_re64_mult0000_19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_19_XORG_7169,
      O => sdft_re64_mult0000(20)
    );
  sdft_re64_mult0000_19_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y68"
    )
    port map (
      I0 => sdft_Mmult_re64_mult00000_Madd_cy(19),
      I1 => sdft_Mmult_re64_mult00000_Madd_lut(20),
      O => sdft_re64_mult0000_19_XORG_7169
    );
  sdft_re64_mult0000_19_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_19_CYMUXFAST_7166,
      O => sdft_Mmult_re64_mult00000_Madd_cy(20)
    );
  sdft_re64_mult0000_19_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X54Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_cy(18),
      O => sdft_re64_mult0000_19_FASTCARRY_7164
    );
  sdft_re64_mult0000_19_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X54Y68"
    )
    port map (
      I0 => sdft_re64_mult0000_19_CYSELG_7153,
      I1 => sdft_re64_mult0000_19_CYSELF_7167,
      O => sdft_re64_mult0000_19_CYAND_7165
    );
  sdft_re64_mult0000_19_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X54Y68"
    )
    port map (
      IA => sdft_re64_mult0000_19_CYMUXG2_7163,
      IB => sdft_re64_mult0000_19_FASTCARRY_7164,
      SEL => sdft_re64_mult0000_19_CYAND_7165,
      O => sdft_re64_mult0000_19_CYMUXFAST_7166
    );
  sdft_re64_mult0000_19_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y68"
    )
    port map (
      IA => sdft_re64_mult0000_19_CY0G_7161,
      IB => sdft_re64_mult0000_19_CYMUXF2_7162,
      SEL => sdft_re64_mult0000_19_CYSELG_7153,
      O => sdft_re64_mult0000_19_CYMUXG2_7163
    );
  sdft_re64_mult0000_19_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X54Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_3,
      O => sdft_re64_mult0000_19_CY0G_7161
    );
  sdft_re64_mult0000_19_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_lut(20),
      O => sdft_re64_mult0000_19_CYSELG_7153
    );
  sdft_re64_mult0000_35_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_35_XORF_7493,
      O => sdft_re64_mult0000(35)
    );
  sdft_re64_mult0000_35_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y76"
    )
    port map (
      I0 => sdft_re64_mult0000_35_CYINIT_7492,
      I1 => sdft_Mmult_re64_mult00000_Madd_lut(35),
      O => sdft_re64_mult0000_35_XORF_7493
    );
  sdft_re64_mult0000_35_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y76"
    )
    port map (
      IA => sdft_re64_mult0000_35_CY0F_7491,
      IB => sdft_re64_mult0000_35_CYINIT_7492,
      SEL => sdft_re64_mult0000_35_CYSELF_7479,
      O => sdft_Mmult_re64_mult00000_Madd_cy(35)
    );
  sdft_re64_mult0000_35_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y76"
    )
    port map (
      IA => sdft_re64_mult0000_35_CY0F_7491,
      IB => sdft_re64_mult0000_35_CY0F_7491,
      SEL => sdft_re64_mult0000_35_CYSELF_7479,
      O => sdft_re64_mult0000_35_CYMUXF2_7474
    );
  sdft_re64_mult0000_35_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_cy(34),
      O => sdft_re64_mult0000_35_CYINIT_7492
    );
  sdft_re64_mult0000_35_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X54Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_18,
      O => sdft_re64_mult0000_35_CY0F_7491
    );
  sdft_re64_mult0000_35_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_lut(35),
      O => sdft_re64_mult0000_35_CYSELF_7479
    );
  sdft_re64_mult0000_35_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_35_XORG_7481,
      O => sdft_re64_mult0000(36)
    );
  sdft_re64_mult0000_35_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y76"
    )
    port map (
      I0 => sdft_Mmult_re64_mult00000_Madd_cy(35),
      I1 => sdft_Mmult_re64_mult00000_Madd_lut(36),
      O => sdft_re64_mult0000_35_XORG_7481
    );
  sdft_re64_mult0000_35_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_35_CYMUXFAST_7478,
      O => sdft_Mmult_re64_mult00000_Madd_cy(36)
    );
  sdft_re64_mult0000_35_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X54Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_cy(34),
      O => sdft_re64_mult0000_35_FASTCARRY_7476
    );
  sdft_re64_mult0000_35_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X54Y76"
    )
    port map (
      I0 => sdft_re64_mult0000_35_CYSELG_7465,
      I1 => sdft_re64_mult0000_35_CYSELF_7479,
      O => sdft_re64_mult0000_35_CYAND_7477
    );
  sdft_re64_mult0000_35_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X54Y76"
    )
    port map (
      IA => sdft_re64_mult0000_35_CYMUXG2_7475,
      IB => sdft_re64_mult0000_35_FASTCARRY_7476,
      SEL => sdft_re64_mult0000_35_CYAND_7477,
      O => sdft_re64_mult0000_35_CYMUXFAST_7478
    );
  sdft_re64_mult0000_35_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y76"
    )
    port map (
      IA => sdft_re64_mult0000_35_CY0G_7473,
      IB => sdft_re64_mult0000_35_CYMUXF2_7474,
      SEL => sdft_re64_mult0000_35_CYSELG_7465,
      O => sdft_re64_mult0000_35_CYMUXG2_7475
    );
  sdft_re64_mult0000_35_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X54Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_19,
      O => sdft_re64_mult0000_35_CY0G_7473
    );
  sdft_re64_mult0000_35_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_lut(36),
      O => sdft_re64_mult0000_35_CYSELG_7465
    );
  sdft_re64_mult0000_31_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_31_XORF_7415,
      O => sdft_re64_mult0000(31)
    );
  sdft_re64_mult0000_31_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y74"
    )
    port map (
      I0 => sdft_re64_mult0000_31_CYINIT_7414,
      I1 => sdft_Mmult_re64_mult00000_Madd_lut(31),
      O => sdft_re64_mult0000_31_XORF_7415
    );
  sdft_re64_mult0000_31_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y74"
    )
    port map (
      IA => sdft_re64_mult0000_31_CY0F_7413,
      IB => sdft_re64_mult0000_31_CYINIT_7414,
      SEL => sdft_re64_mult0000_31_CYSELF_7401,
      O => sdft_Mmult_re64_mult00000_Madd_cy(31)
    );
  sdft_re64_mult0000_31_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y74"
    )
    port map (
      IA => sdft_re64_mult0000_31_CY0F_7413,
      IB => sdft_re64_mult0000_31_CY0F_7413,
      SEL => sdft_re64_mult0000_31_CYSELF_7401,
      O => sdft_re64_mult0000_31_CYMUXF2_7396
    );
  sdft_re64_mult0000_31_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_cy(30),
      O => sdft_re64_mult0000_31_CYINIT_7414
    );
  sdft_re64_mult0000_31_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X54Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_14,
      O => sdft_re64_mult0000_31_CY0F_7413
    );
  sdft_re64_mult0000_31_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_lut(31),
      O => sdft_re64_mult0000_31_CYSELF_7401
    );
  sdft_re64_mult0000_31_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_31_XORG_7403,
      O => sdft_re64_mult0000(32)
    );
  sdft_re64_mult0000_31_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y74"
    )
    port map (
      I0 => sdft_Mmult_re64_mult00000_Madd_cy(31),
      I1 => sdft_Mmult_re64_mult00000_Madd_lut(32),
      O => sdft_re64_mult0000_31_XORG_7403
    );
  sdft_re64_mult0000_31_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_31_CYMUXFAST_7400,
      O => sdft_Mmult_re64_mult00000_Madd_cy(32)
    );
  sdft_re64_mult0000_31_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X54Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_cy(30),
      O => sdft_re64_mult0000_31_FASTCARRY_7398
    );
  sdft_re64_mult0000_31_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X54Y74"
    )
    port map (
      I0 => sdft_re64_mult0000_31_CYSELG_7387,
      I1 => sdft_re64_mult0000_31_CYSELF_7401,
      O => sdft_re64_mult0000_31_CYAND_7399
    );
  sdft_re64_mult0000_31_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X54Y74"
    )
    port map (
      IA => sdft_re64_mult0000_31_CYMUXG2_7397,
      IB => sdft_re64_mult0000_31_FASTCARRY_7398,
      SEL => sdft_re64_mult0000_31_CYAND_7399,
      O => sdft_re64_mult0000_31_CYMUXFAST_7400
    );
  sdft_re64_mult0000_31_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y74"
    )
    port map (
      IA => sdft_re64_mult0000_31_CY0G_7395,
      IB => sdft_re64_mult0000_31_CYMUXF2_7396,
      SEL => sdft_re64_mult0000_31_CYSELG_7387,
      O => sdft_re64_mult0000_31_CYMUXG2_7397
    );
  sdft_re64_mult0000_31_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X54Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_15,
      O => sdft_re64_mult0000_31_CY0G_7395
    );
  sdft_re64_mult0000_31_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_lut(32),
      O => sdft_re64_mult0000_31_CYSELG_7387
    );
  sdft_re64_mult0000_33_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_33_XORF_7454,
      O => sdft_re64_mult0000(33)
    );
  sdft_re64_mult0000_33_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y75"
    )
    port map (
      I0 => sdft_re64_mult0000_33_CYINIT_7453,
      I1 => sdft_Mmult_re64_mult00000_Madd_lut(33),
      O => sdft_re64_mult0000_33_XORF_7454
    );
  sdft_re64_mult0000_33_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y75"
    )
    port map (
      IA => sdft_re64_mult0000_33_CY0F_7452,
      IB => sdft_re64_mult0000_33_CYINIT_7453,
      SEL => sdft_re64_mult0000_33_CYSELF_7440,
      O => sdft_Mmult_re64_mult00000_Madd_cy(33)
    );
  sdft_re64_mult0000_33_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y75"
    )
    port map (
      IA => sdft_re64_mult0000_33_CY0F_7452,
      IB => sdft_re64_mult0000_33_CY0F_7452,
      SEL => sdft_re64_mult0000_33_CYSELF_7440,
      O => sdft_re64_mult0000_33_CYMUXF2_7435
    );
  sdft_re64_mult0000_33_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_cy(32),
      O => sdft_re64_mult0000_33_CYINIT_7453
    );
  sdft_re64_mult0000_33_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X54Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_16,
      O => sdft_re64_mult0000_33_CY0F_7452
    );
  sdft_re64_mult0000_33_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_lut(33),
      O => sdft_re64_mult0000_33_CYSELF_7440
    );
  sdft_re64_mult0000_33_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_33_XORG_7442,
      O => sdft_re64_mult0000(34)
    );
  sdft_re64_mult0000_33_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y75"
    )
    port map (
      I0 => sdft_Mmult_re64_mult00000_Madd_cy(33),
      I1 => sdft_Mmult_re64_mult00000_Madd_lut(34),
      O => sdft_re64_mult0000_33_XORG_7442
    );
  sdft_re64_mult0000_33_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_33_CYMUXFAST_7439,
      O => sdft_Mmult_re64_mult00000_Madd_cy(34)
    );
  sdft_re64_mult0000_33_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X54Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_cy(32),
      O => sdft_re64_mult0000_33_FASTCARRY_7437
    );
  sdft_re64_mult0000_33_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X54Y75"
    )
    port map (
      I0 => sdft_re64_mult0000_33_CYSELG_7426,
      I1 => sdft_re64_mult0000_33_CYSELF_7440,
      O => sdft_re64_mult0000_33_CYAND_7438
    );
  sdft_re64_mult0000_33_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X54Y75"
    )
    port map (
      IA => sdft_re64_mult0000_33_CYMUXG2_7436,
      IB => sdft_re64_mult0000_33_FASTCARRY_7437,
      SEL => sdft_re64_mult0000_33_CYAND_7438,
      O => sdft_re64_mult0000_33_CYMUXFAST_7439
    );
  sdft_re64_mult0000_33_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y75"
    )
    port map (
      IA => sdft_re64_mult0000_33_CY0G_7434,
      IB => sdft_re64_mult0000_33_CYMUXF2_7435,
      SEL => sdft_re64_mult0000_33_CYSELG_7426,
      O => sdft_re64_mult0000_33_CYMUXG2_7436
    );
  sdft_re64_mult0000_33_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X54Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_17,
      O => sdft_re64_mult0000_33_CY0G_7434
    );
  sdft_re64_mult0000_33_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_lut(34),
      O => sdft_re64_mult0000_33_CYSELG_7426
    );
  sdft_re64_mult0000_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_27_XORF_7337,
      O => sdft_re64_mult0000(27)
    );
  sdft_re64_mult0000_27_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y72"
    )
    port map (
      I0 => sdft_re64_mult0000_27_CYINIT_7336,
      I1 => sdft_Mmult_re64_mult00000_Madd_lut(27),
      O => sdft_re64_mult0000_27_XORF_7337
    );
  sdft_re64_mult0000_27_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y72"
    )
    port map (
      IA => sdft_re64_mult0000_27_CY0F_7335,
      IB => sdft_re64_mult0000_27_CYINIT_7336,
      SEL => sdft_re64_mult0000_27_CYSELF_7323,
      O => sdft_Mmult_re64_mult00000_Madd_cy(27)
    );
  sdft_re64_mult0000_27_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y72"
    )
    port map (
      IA => sdft_re64_mult0000_27_CY0F_7335,
      IB => sdft_re64_mult0000_27_CY0F_7335,
      SEL => sdft_re64_mult0000_27_CYSELF_7323,
      O => sdft_re64_mult0000_27_CYMUXF2_7318
    );
  sdft_re64_mult0000_27_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_cy(26),
      O => sdft_re64_mult0000_27_CYINIT_7336
    );
  sdft_re64_mult0000_27_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X54Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_10,
      O => sdft_re64_mult0000_27_CY0F_7335
    );
  sdft_re64_mult0000_27_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_lut(27),
      O => sdft_re64_mult0000_27_CYSELF_7323
    );
  sdft_re64_mult0000_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_27_XORG_7325,
      O => sdft_re64_mult0000(28)
    );
  sdft_re64_mult0000_27_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y72"
    )
    port map (
      I0 => sdft_Mmult_re64_mult00000_Madd_cy(27),
      I1 => sdft_Mmult_re64_mult00000_Madd_lut(28),
      O => sdft_re64_mult0000_27_XORG_7325
    );
  sdft_re64_mult0000_27_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_27_CYMUXFAST_7322,
      O => sdft_Mmult_re64_mult00000_Madd_cy(28)
    );
  sdft_re64_mult0000_27_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X54Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_cy(26),
      O => sdft_re64_mult0000_27_FASTCARRY_7320
    );
  sdft_re64_mult0000_27_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X54Y72"
    )
    port map (
      I0 => sdft_re64_mult0000_27_CYSELG_7309,
      I1 => sdft_re64_mult0000_27_CYSELF_7323,
      O => sdft_re64_mult0000_27_CYAND_7321
    );
  sdft_re64_mult0000_27_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X54Y72"
    )
    port map (
      IA => sdft_re64_mult0000_27_CYMUXG2_7319,
      IB => sdft_re64_mult0000_27_FASTCARRY_7320,
      SEL => sdft_re64_mult0000_27_CYAND_7321,
      O => sdft_re64_mult0000_27_CYMUXFAST_7322
    );
  sdft_re64_mult0000_27_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y72"
    )
    port map (
      IA => sdft_re64_mult0000_27_CY0G_7317,
      IB => sdft_re64_mult0000_27_CYMUXF2_7318,
      SEL => sdft_re64_mult0000_27_CYSELG_7309,
      O => sdft_re64_mult0000_27_CYMUXG2_7319
    );
  sdft_re64_mult0000_27_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X54Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_11,
      O => sdft_re64_mult0000_27_CY0G_7317
    );
  sdft_re64_mult0000_27_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_lut(28),
      O => sdft_re64_mult0000_27_CYSELG_7309
    );
  sdft_re64_mult0000_37_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_37_XORF_7532,
      O => sdft_re64_mult0000(37)
    );
  sdft_re64_mult0000_37_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y77"
    )
    port map (
      I0 => sdft_re64_mult0000_37_CYINIT_7531,
      I1 => sdft_Mmult_re64_mult00000_Madd_lut(37),
      O => sdft_re64_mult0000_37_XORF_7532
    );
  sdft_re64_mult0000_37_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y77"
    )
    port map (
      IA => sdft_re64_mult0000_37_CY0F_7530,
      IB => sdft_re64_mult0000_37_CYINIT_7531,
      SEL => sdft_re64_mult0000_37_CYSELF_7518,
      O => sdft_Mmult_re64_mult00000_Madd_cy(37)
    );
  sdft_re64_mult0000_37_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y77"
    )
    port map (
      IA => sdft_re64_mult0000_37_CY0F_7530,
      IB => sdft_re64_mult0000_37_CY0F_7530,
      SEL => sdft_re64_mult0000_37_CYSELF_7518,
      O => sdft_re64_mult0000_37_CYMUXF2_7513
    );
  sdft_re64_mult0000_37_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_cy(36),
      O => sdft_re64_mult0000_37_CYINIT_7531
    );
  sdft_re64_mult0000_37_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X54Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_20,
      O => sdft_re64_mult0000_37_CY0F_7530
    );
  sdft_re64_mult0000_37_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_lut(37),
      O => sdft_re64_mult0000_37_CYSELF_7518
    );
  sdft_re64_mult0000_37_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_37_XORG_7520,
      O => sdft_re64_mult0000(38)
    );
  sdft_re64_mult0000_37_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y77"
    )
    port map (
      I0 => sdft_Mmult_re64_mult00000_Madd_cy(37),
      I1 => sdft_Mmult_re64_mult00000_Madd_lut(38),
      O => sdft_re64_mult0000_37_XORG_7520
    );
  sdft_re64_mult0000_37_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_37_CYMUXFAST_7517,
      O => sdft_Mmult_re64_mult00000_Madd_cy(38)
    );
  sdft_re64_mult0000_37_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X54Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_cy(36),
      O => sdft_re64_mult0000_37_FASTCARRY_7515
    );
  sdft_re64_mult0000_37_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X54Y77"
    )
    port map (
      I0 => sdft_re64_mult0000_37_CYSELG_7504,
      I1 => sdft_re64_mult0000_37_CYSELF_7518,
      O => sdft_re64_mult0000_37_CYAND_7516
    );
  sdft_re64_mult0000_37_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X54Y77"
    )
    port map (
      IA => sdft_re64_mult0000_37_CYMUXG2_7514,
      IB => sdft_re64_mult0000_37_FASTCARRY_7515,
      SEL => sdft_re64_mult0000_37_CYAND_7516,
      O => sdft_re64_mult0000_37_CYMUXFAST_7517
    );
  sdft_re64_mult0000_37_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y77"
    )
    port map (
      IA => sdft_re64_mult0000_37_CY0G_7512,
      IB => sdft_re64_mult0000_37_CYMUXF2_7513,
      SEL => sdft_re64_mult0000_37_CYSELG_7504,
      O => sdft_re64_mult0000_37_CYMUXG2_7514
    );
  sdft_re64_mult0000_37_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X54Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_21,
      O => sdft_re64_mult0000_37_CY0G_7512
    );
  sdft_re64_mult0000_37_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_lut(38),
      O => sdft_re64_mult0000_37_CYSELG_7504
    );
  sdft_re64_sub0000_32_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_sub0000_32_XORF_8413,
      O => sdft_re64_sub0000(32)
    );
  sdft_re64_sub0000_32_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y72"
    )
    port map (
      I0 => sdft_re64_sub0000_32_CYINIT_8412,
      I1 => sdft_Msub_re64_sub0000_Madd_lut(32),
      O => sdft_re64_sub0000_32_XORF_8413
    );
  sdft_re64_sub0000_32_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y72"
    )
    port map (
      IA => sdft_re64_sub0000_32_CY0F_8411,
      IB => sdft_re64_sub0000_32_CYINIT_8412,
      SEL => sdft_re64_sub0000_32_CYSELF_8399,
      O => sdft_Msub_re64_sub0000_Madd_cy_32_Q
    );
  sdft_re64_sub0000_32_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y72"
    )
    port map (
      IA => sdft_re64_sub0000_32_CY0F_8411,
      IB => sdft_re64_sub0000_32_CY0F_8411,
      SEL => sdft_re64_sub0000_32_CYSELF_8399,
      O => sdft_re64_sub0000_32_CYMUXF2_8394
    );
  sdft_re64_sub0000_32_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_31_Q,
      O => sdft_re64_sub0000_32_CYINIT_8412
    );
  sdft_re64_sub0000_32_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000(32),
      O => sdft_re64_sub0000_32_CY0F_8411
    );
  sdft_re64_sub0000_32_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(32),
      O => sdft_re64_sub0000_32_CYSELF_8399
    );
  sdft_re64_sub0000_32_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_sub0000_32_XORG_8401,
      O => sdft_re64_sub0000(33)
    );
  sdft_re64_sub0000_32_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y72"
    )
    port map (
      I0 => sdft_Msub_re64_sub0000_Madd_cy_32_Q,
      I1 => sdft_Msub_re64_sub0000_Madd_lut(33),
      O => sdft_re64_sub0000_32_XORG_8401
    );
  sdft_re64_sub0000_32_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_sub0000_32_CYMUXFAST_8398,
      O => sdft_Msub_re64_sub0000_Madd_cy_33_Q
    );
  sdft_re64_sub0000_32_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_31_Q,
      O => sdft_re64_sub0000_32_FASTCARRY_8396
    );
  sdft_re64_sub0000_32_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y72"
    )
    port map (
      I0 => sdft_re64_sub0000_32_CYSELG_8385,
      I1 => sdft_re64_sub0000_32_CYSELF_8399,
      O => sdft_re64_sub0000_32_CYAND_8397
    );
  sdft_re64_sub0000_32_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y72"
    )
    port map (
      IA => sdft_re64_sub0000_32_CYMUXG2_8395,
      IB => sdft_re64_sub0000_32_FASTCARRY_8396,
      SEL => sdft_re64_sub0000_32_CYAND_8397,
      O => sdft_re64_sub0000_32_CYMUXFAST_8398
    );
  sdft_re64_sub0000_32_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y72"
    )
    port map (
      IA => sdft_re64_sub0000_32_CY0G_8393,
      IB => sdft_re64_sub0000_32_CYMUXF2_8394,
      SEL => sdft_re64_sub0000_32_CYSELG_8385,
      O => sdft_re64_sub0000_32_CYMUXG2_8395
    );
  sdft_re64_sub0000_32_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000(33),
      O => sdft_re64_sub0000_32_CY0G_8393
    );
  sdft_re64_sub0000_32_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(33),
      O => sdft_re64_sub0000_32_CYSELG_8385
    );
  sdft_s1_re_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_6_XORF_8157,
      O => sdft_s1_re_6_DXMUX_8159
    );
  sdft_s1_re_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y67"
    )
    port map (
      I0 => sdft_s1_re_6_CYINIT_8156,
      I1 => sdft_Msub_re64_sub0000_Madd_lut(22),
      O => sdft_s1_re_6_XORF_8157
    );
  sdft_s1_re_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y67"
    )
    port map (
      IA => sdft_s1_re_6_CY0F_8155,
      IB => sdft_s1_re_6_CYINIT_8156,
      SEL => sdft_s1_re_6_CYSELF_8138,
      O => sdft_Msub_re64_sub0000_Madd_cy_22_Q
    );
  sdft_s1_re_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y67"
    )
    port map (
      IA => sdft_s1_re_6_CY0F_8155,
      IB => sdft_s1_re_6_CY0F_8155,
      SEL => sdft_s1_re_6_CYSELF_8138,
      O => sdft_s1_re_6_CYMUXF2_8133
    );
  sdft_s1_re_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_21_Q,
      O => sdft_s1_re_6_CYINIT_8156
    );
  sdft_s1_re_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000(22),
      O => sdft_s1_re_6_CY0F_8155
    );
  sdft_s1_re_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(22),
      O => sdft_s1_re_6_CYSELF_8138
    );
  sdft_s1_re_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_6_XORG_8140,
      O => sdft_s1_re_6_DYMUX_8142
    );
  sdft_s1_re_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y67"
    )
    port map (
      I0 => sdft_Msub_re64_sub0000_Madd_cy_22_Q,
      I1 => sdft_Msub_re64_sub0000_Madd_lut(23),
      O => sdft_s1_re_6_XORG_8140
    );
  sdft_s1_re_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_6_CYMUXFAST_8137,
      O => sdft_Msub_re64_sub0000_Madd_cy_23_Q
    );
  sdft_s1_re_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_21_Q,
      O => sdft_s1_re_6_FASTCARRY_8135
    );
  sdft_s1_re_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y67"
    )
    port map (
      I0 => sdft_s1_re_6_CYSELG_8124,
      I1 => sdft_s1_re_6_CYSELF_8138,
      O => sdft_s1_re_6_CYAND_8136
    );
  sdft_s1_re_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y67"
    )
    port map (
      IA => sdft_s1_re_6_CYMUXG2_8134,
      IB => sdft_s1_re_6_FASTCARRY_8135,
      SEL => sdft_s1_re_6_CYAND_8136,
      O => sdft_s1_re_6_CYMUXFAST_8137
    );
  sdft_s1_re_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y67"
    )
    port map (
      IA => sdft_s1_re_6_CY0G_8132,
      IB => sdft_s1_re_6_CYMUXF2_8133,
      SEL => sdft_s1_re_6_CYSELG_8124,
      O => sdft_s1_re_6_CYMUXG2_8134
    );
  sdft_s1_re_6_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000(23),
      O => sdft_s1_re_6_CY0G_8132
    );
  sdft_s1_re_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(23),
      O => sdft_s1_re_6_CYSELG_8124
    );
  sdft_s1_re_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_s1_re_6_CLKINV_8122
    );
  sdft_s1_re_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF1,
      O => sdft_s1_re_6_CEINV_8121
    );
  sdft_s1_re_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_10_XORF_8263,
      O => sdft_s1_re_10_DXMUX_8265
    );
  sdft_s1_re_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y69"
    )
    port map (
      I0 => sdft_s1_re_10_CYINIT_8262,
      I1 => sdft_Msub_re64_sub0000_Madd_lut(26),
      O => sdft_s1_re_10_XORF_8263
    );
  sdft_s1_re_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y69"
    )
    port map (
      IA => sdft_s1_re_10_CY0F_8261,
      IB => sdft_s1_re_10_CYINIT_8262,
      SEL => sdft_s1_re_10_CYSELF_8244,
      O => sdft_Msub_re64_sub0000_Madd_cy_26_Q
    );
  sdft_s1_re_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y69"
    )
    port map (
      IA => sdft_s1_re_10_CY0F_8261,
      IB => sdft_s1_re_10_CY0F_8261,
      SEL => sdft_s1_re_10_CYSELF_8244,
      O => sdft_s1_re_10_CYMUXF2_8239
    );
  sdft_s1_re_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_25_Q,
      O => sdft_s1_re_10_CYINIT_8262
    );
  sdft_s1_re_10_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000(26),
      O => sdft_s1_re_10_CY0F_8261
    );
  sdft_s1_re_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(26),
      O => sdft_s1_re_10_CYSELF_8244
    );
  sdft_s1_re_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_10_XORG_8246,
      O => sdft_s1_re_10_DYMUX_8248
    );
  sdft_s1_re_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y69"
    )
    port map (
      I0 => sdft_Msub_re64_sub0000_Madd_cy_26_Q,
      I1 => sdft_Msub_re64_sub0000_Madd_lut(27),
      O => sdft_s1_re_10_XORG_8246
    );
  sdft_s1_re_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_10_CYMUXFAST_8243,
      O => sdft_Msub_re64_sub0000_Madd_cy_27_Q
    );
  sdft_s1_re_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_25_Q,
      O => sdft_s1_re_10_FASTCARRY_8241
    );
  sdft_s1_re_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y69"
    )
    port map (
      I0 => sdft_s1_re_10_CYSELG_8230,
      I1 => sdft_s1_re_10_CYSELF_8244,
      O => sdft_s1_re_10_CYAND_8242
    );
  sdft_s1_re_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y69"
    )
    port map (
      IA => sdft_s1_re_10_CYMUXG2_8240,
      IB => sdft_s1_re_10_FASTCARRY_8241,
      SEL => sdft_s1_re_10_CYAND_8242,
      O => sdft_s1_re_10_CYMUXFAST_8243
    );
  sdft_s1_re_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y69"
    )
    port map (
      IA => sdft_s1_re_10_CY0G_8238,
      IB => sdft_s1_re_10_CYMUXF2_8239,
      SEL => sdft_s1_re_10_CYSELG_8230,
      O => sdft_s1_re_10_CYMUXG2_8240
    );
  sdft_s1_re_10_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000(27),
      O => sdft_s1_re_10_CY0G_8238
    );
  sdft_s1_re_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(27),
      O => sdft_s1_re_10_CYSELG_8230
    );
  sdft_s1_re_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_s1_re_10_CLKINV_8228
    );
  sdft_s1_re_10_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF1,
      O => sdft_s1_re_10_CEINV_8227
    );
  sdft_s1_re_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_12_XORF_8316,
      O => sdft_s1_re_12_DXMUX_8318
    );
  sdft_s1_re_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y70"
    )
    port map (
      I0 => sdft_s1_re_12_CYINIT_8315,
      I1 => sdft_Msub_re64_sub0000_Madd_lut(28),
      O => sdft_s1_re_12_XORF_8316
    );
  sdft_s1_re_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y70"
    )
    port map (
      IA => sdft_s1_re_12_CY0F_8314,
      IB => sdft_s1_re_12_CYINIT_8315,
      SEL => sdft_s1_re_12_CYSELF_8297,
      O => sdft_Msub_re64_sub0000_Madd_cy_28_Q
    );
  sdft_s1_re_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y70"
    )
    port map (
      IA => sdft_s1_re_12_CY0F_8314,
      IB => sdft_s1_re_12_CY0F_8314,
      SEL => sdft_s1_re_12_CYSELF_8297,
      O => sdft_s1_re_12_CYMUXF2_8292
    );
  sdft_s1_re_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_27_Q,
      O => sdft_s1_re_12_CYINIT_8315
    );
  sdft_s1_re_12_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000(28),
      O => sdft_s1_re_12_CY0F_8314
    );
  sdft_s1_re_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(28),
      O => sdft_s1_re_12_CYSELF_8297
    );
  sdft_s1_re_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_12_XORG_8299,
      O => sdft_s1_re_12_DYMUX_8301
    );
  sdft_s1_re_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y70"
    )
    port map (
      I0 => sdft_Msub_re64_sub0000_Madd_cy_28_Q,
      I1 => sdft_Msub_re64_sub0000_Madd_lut(29),
      O => sdft_s1_re_12_XORG_8299
    );
  sdft_s1_re_12_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_12_CYMUXFAST_8296,
      O => sdft_Msub_re64_sub0000_Madd_cy_29_Q
    );
  sdft_s1_re_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_27_Q,
      O => sdft_s1_re_12_FASTCARRY_8294
    );
  sdft_s1_re_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y70"
    )
    port map (
      I0 => sdft_s1_re_12_CYSELG_8283,
      I1 => sdft_s1_re_12_CYSELF_8297,
      O => sdft_s1_re_12_CYAND_8295
    );
  sdft_s1_re_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y70"
    )
    port map (
      IA => sdft_s1_re_12_CYMUXG2_8293,
      IB => sdft_s1_re_12_FASTCARRY_8294,
      SEL => sdft_s1_re_12_CYAND_8295,
      O => sdft_s1_re_12_CYMUXFAST_8296
    );
  sdft_s1_re_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y70"
    )
    port map (
      IA => sdft_s1_re_12_CY0G_8291,
      IB => sdft_s1_re_12_CYMUXF2_8292,
      SEL => sdft_s1_re_12_CYSELG_8283,
      O => sdft_s1_re_12_CYMUXG2_8293
    );
  sdft_s1_re_12_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000(29),
      O => sdft_s1_re_12_CY0G_8291
    );
  sdft_s1_re_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(29),
      O => sdft_s1_re_12_CYSELG_8283
    );
  sdft_s1_re_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_s1_re_12_CLKINV_8281
    );
  sdft_s1_re_12_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF1,
      O => sdft_s1_re_12_CEINV_8280
    );
  sdft_s1_re_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_8_XORF_8210,
      O => sdft_s1_re_8_DXMUX_8212
    );
  sdft_s1_re_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y68"
    )
    port map (
      I0 => sdft_s1_re_8_CYINIT_8209,
      I1 => sdft_Msub_re64_sub0000_Madd_lut(24),
      O => sdft_s1_re_8_XORF_8210
    );
  sdft_s1_re_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y68"
    )
    port map (
      IA => sdft_s1_re_8_CY0F_8208,
      IB => sdft_s1_re_8_CYINIT_8209,
      SEL => sdft_s1_re_8_CYSELF_8191,
      O => sdft_Msub_re64_sub0000_Madd_cy_24_Q
    );
  sdft_s1_re_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y68"
    )
    port map (
      IA => sdft_s1_re_8_CY0F_8208,
      IB => sdft_s1_re_8_CY0F_8208,
      SEL => sdft_s1_re_8_CYSELF_8191,
      O => sdft_s1_re_8_CYMUXF2_8186
    );
  sdft_s1_re_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_23_Q,
      O => sdft_s1_re_8_CYINIT_8209
    );
  sdft_s1_re_8_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000(24),
      O => sdft_s1_re_8_CY0F_8208
    );
  sdft_s1_re_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(24),
      O => sdft_s1_re_8_CYSELF_8191
    );
  sdft_s1_re_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_8_XORG_8193,
      O => sdft_s1_re_8_DYMUX_8195
    );
  sdft_s1_re_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y68"
    )
    port map (
      I0 => sdft_Msub_re64_sub0000_Madd_cy_24_Q,
      I1 => sdft_Msub_re64_sub0000_Madd_lut(25),
      O => sdft_s1_re_8_XORG_8193
    );
  sdft_s1_re_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_8_CYMUXFAST_8190,
      O => sdft_Msub_re64_sub0000_Madd_cy_25_Q
    );
  sdft_s1_re_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_23_Q,
      O => sdft_s1_re_8_FASTCARRY_8188
    );
  sdft_s1_re_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y68"
    )
    port map (
      I0 => sdft_s1_re_8_CYSELG_8177,
      I1 => sdft_s1_re_8_CYSELF_8191,
      O => sdft_s1_re_8_CYAND_8189
    );
  sdft_s1_re_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y68"
    )
    port map (
      IA => sdft_s1_re_8_CYMUXG2_8187,
      IB => sdft_s1_re_8_FASTCARRY_8188,
      SEL => sdft_s1_re_8_CYAND_8189,
      O => sdft_s1_re_8_CYMUXFAST_8190
    );
  sdft_s1_re_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y68"
    )
    port map (
      IA => sdft_s1_re_8_CY0G_8185,
      IB => sdft_s1_re_8_CYMUXF2_8186,
      SEL => sdft_s1_re_8_CYSELG_8177,
      O => sdft_s1_re_8_CYMUXG2_8187
    );
  sdft_s1_re_8_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000(25),
      O => sdft_s1_re_8_CY0G_8185
    );
  sdft_s1_re_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(25),
      O => sdft_s1_re_8_CYSELG_8177
    );
  sdft_s1_re_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_s1_re_8_CLKINV_8175
    );
  sdft_s1_re_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF1,
      O => sdft_s1_re_8_CEINV_8174
    );
  sdft_s1_re_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_14_XORF_8369,
      O => sdft_s1_re_14_DXMUX_8371
    );
  sdft_s1_re_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y71"
    )
    port map (
      I0 => sdft_s1_re_14_CYINIT_8368,
      I1 => sdft_Msub_re64_sub0000_Madd_lut(30),
      O => sdft_s1_re_14_XORF_8369
    );
  sdft_s1_re_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y71"
    )
    port map (
      IA => sdft_s1_re_14_CY0F_8367,
      IB => sdft_s1_re_14_CYINIT_8368,
      SEL => sdft_s1_re_14_CYSELF_8350,
      O => sdft_Msub_re64_sub0000_Madd_cy_30_Q
    );
  sdft_s1_re_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y71"
    )
    port map (
      IA => sdft_s1_re_14_CY0F_8367,
      IB => sdft_s1_re_14_CY0F_8367,
      SEL => sdft_s1_re_14_CYSELF_8350,
      O => sdft_s1_re_14_CYMUXF2_8345
    );
  sdft_s1_re_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_29_Q,
      O => sdft_s1_re_14_CYINIT_8368
    );
  sdft_s1_re_14_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000(30),
      O => sdft_s1_re_14_CY0F_8367
    );
  sdft_s1_re_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(30),
      O => sdft_s1_re_14_CYSELF_8350
    );
  sdft_s1_re_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_14_XORG_8352,
      O => sdft_s1_re_14_DYMUX_8354
    );
  sdft_s1_re_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y71"
    )
    port map (
      I0 => sdft_Msub_re64_sub0000_Madd_cy_30_Q,
      I1 => sdft_Msub_re64_sub0000_Madd_lut(31),
      O => sdft_s1_re_14_XORG_8352
    );
  sdft_s1_re_14_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_14_CYMUXFAST_8349,
      O => sdft_Msub_re64_sub0000_Madd_cy_31_Q
    );
  sdft_s1_re_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_29_Q,
      O => sdft_s1_re_14_FASTCARRY_8347
    );
  sdft_s1_re_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y71"
    )
    port map (
      I0 => sdft_s1_re_14_CYSELG_8336,
      I1 => sdft_s1_re_14_CYSELF_8350,
      O => sdft_s1_re_14_CYAND_8348
    );
  sdft_s1_re_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y71"
    )
    port map (
      IA => sdft_s1_re_14_CYMUXG2_8346,
      IB => sdft_s1_re_14_FASTCARRY_8347,
      SEL => sdft_s1_re_14_CYAND_8348,
      O => sdft_s1_re_14_CYMUXFAST_8349
    );
  sdft_s1_re_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y71"
    )
    port map (
      IA => sdft_s1_re_14_CY0G_8344,
      IB => sdft_s1_re_14_CYMUXF2_8345,
      SEL => sdft_s1_re_14_CYSELG_8336,
      O => sdft_s1_re_14_CYMUXG2_8346
    );
  sdft_s1_re_14_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000(31),
      O => sdft_s1_re_14_CY0G_8344
    );
  sdft_s1_re_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(31),
      O => sdft_s1_re_14_CYSELG_8336
    );
  sdft_s1_re_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_s1_re_14_CLKINV_8334
    );
  sdft_s1_re_14_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF1,
      O => sdft_s1_re_14_CEINV_8333
    );
  sdft_s1_re_3 : X_FF
    generic map(
      LOC => "SLICE_X53Y65",
      INIT => '0'
    )
    port map (
      I => sdft_s1_re_2_DYMUX_8036,
      CE => sdft_s1_re_2_CEINV_8015,
      CLK => sdft_s1_re_2_CLKINV_8016,
      SET => GND,
      RST => GND,
      O => sdft_s1_re_3_4318
    );
  sdft_Msub_re64_sub0000_Madd_lut_18_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X53Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_re64_mult0000(18),
      ADR2 => VCC,
      ADR3 => sdft_re64_mult0001(18),
      O => sdft_Msub_re64_sub0000_Madd_lut(18)
    );
  sdft_Msub_re64_sub0000_Madd_lut_19_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X53Y65"
    )
    port map (
      ADR0 => sdft_re64_mult0001(19),
      ADR1 => sdft_re64_mult0000(19),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Msub_re64_sub0000_Madd_lut(19)
    );
  sdft_s1_re_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y65",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_2_XORF_8051,
      O => sdft_s1_re_2_DXMUX_8053
    );
  sdft_s1_re_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y65"
    )
    port map (
      I0 => sdft_s1_re_2_CYINIT_8050,
      I1 => sdft_Msub_re64_sub0000_Madd_lut(18),
      O => sdft_s1_re_2_XORF_8051
    );
  sdft_s1_re_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y65"
    )
    port map (
      IA => sdft_s1_re_2_CY0F_8049,
      IB => sdft_s1_re_2_CYINIT_8050,
      SEL => sdft_s1_re_2_CYSELF_8032,
      O => sdft_Msub_re64_sub0000_Madd_cy_18_Q
    );
  sdft_s1_re_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y65"
    )
    port map (
      IA => sdft_s1_re_2_CY0F_8049,
      IB => sdft_s1_re_2_CY0F_8049,
      SEL => sdft_s1_re_2_CYSELF_8032,
      O => sdft_s1_re_2_CYMUXF2_8027
    );
  sdft_s1_re_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y65",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_17_Q,
      O => sdft_s1_re_2_CYINIT_8050
    );
  sdft_s1_re_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y65",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000(18),
      O => sdft_s1_re_2_CY0F_8049
    );
  sdft_s1_re_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y65",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(18),
      O => sdft_s1_re_2_CYSELF_8032
    );
  sdft_s1_re_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y65",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_2_XORG_8034,
      O => sdft_s1_re_2_DYMUX_8036
    );
  sdft_s1_re_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y65"
    )
    port map (
      I0 => sdft_Msub_re64_sub0000_Madd_cy_18_Q,
      I1 => sdft_Msub_re64_sub0000_Madd_lut(19),
      O => sdft_s1_re_2_XORG_8034
    );
  sdft_s1_re_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y65",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_2_CYMUXFAST_8031,
      O => sdft_Msub_re64_sub0000_Madd_cy_19_Q
    );
  sdft_s1_re_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y65",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_17_Q,
      O => sdft_s1_re_2_FASTCARRY_8029
    );
  sdft_s1_re_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y65"
    )
    port map (
      I0 => sdft_s1_re_2_CYSELG_8018,
      I1 => sdft_s1_re_2_CYSELF_8032,
      O => sdft_s1_re_2_CYAND_8030
    );
  sdft_s1_re_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y65"
    )
    port map (
      IA => sdft_s1_re_2_CYMUXG2_8028,
      IB => sdft_s1_re_2_FASTCARRY_8029,
      SEL => sdft_s1_re_2_CYAND_8030,
      O => sdft_s1_re_2_CYMUXFAST_8031
    );
  sdft_s1_re_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y65"
    )
    port map (
      IA => sdft_s1_re_2_CY0G_8026,
      IB => sdft_s1_re_2_CYMUXF2_8027,
      SEL => sdft_s1_re_2_CYSELG_8018,
      O => sdft_s1_re_2_CYMUXG2_8028
    );
  sdft_s1_re_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y65",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000(19),
      O => sdft_s1_re_2_CY0G_8026
    );
  sdft_s1_re_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y65",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(19),
      O => sdft_s1_re_2_CYSELG_8018
    );
  sdft_s1_re_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y65",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_s1_re_2_CLKINV_8016
    );
  sdft_s1_re_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y65",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF1,
      O => sdft_s1_re_2_CEINV_8015
    );
  sdft_s1_re_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y66",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_4_XORF_8104,
      O => sdft_s1_re_4_DXMUX_8106
    );
  sdft_s1_re_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y66"
    )
    port map (
      I0 => sdft_s1_re_4_CYINIT_8103,
      I1 => sdft_Msub_re64_sub0000_Madd_lut(20),
      O => sdft_s1_re_4_XORF_8104
    );
  sdft_s1_re_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y66"
    )
    port map (
      IA => sdft_s1_re_4_CY0F_8102,
      IB => sdft_s1_re_4_CYINIT_8103,
      SEL => sdft_s1_re_4_CYSELF_8085,
      O => sdft_Msub_re64_sub0000_Madd_cy_20_Q
    );
  sdft_s1_re_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y66"
    )
    port map (
      IA => sdft_s1_re_4_CY0F_8102,
      IB => sdft_s1_re_4_CY0F_8102,
      SEL => sdft_s1_re_4_CYSELF_8085,
      O => sdft_s1_re_4_CYMUXF2_8080
    );
  sdft_s1_re_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y66",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_19_Q,
      O => sdft_s1_re_4_CYINIT_8103
    );
  sdft_s1_re_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y66",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000(20),
      O => sdft_s1_re_4_CY0F_8102
    );
  sdft_s1_re_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y66",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(20),
      O => sdft_s1_re_4_CYSELF_8085
    );
  sdft_s1_re_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y66",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_4_XORG_8087,
      O => sdft_s1_re_4_DYMUX_8089
    );
  sdft_s1_re_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y66"
    )
    port map (
      I0 => sdft_Msub_re64_sub0000_Madd_cy_20_Q,
      I1 => sdft_Msub_re64_sub0000_Madd_lut(21),
      O => sdft_s1_re_4_XORG_8087
    );
  sdft_s1_re_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y66",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_4_CYMUXFAST_8084,
      O => sdft_Msub_re64_sub0000_Madd_cy_21_Q
    );
  sdft_s1_re_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y66",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_19_Q,
      O => sdft_s1_re_4_FASTCARRY_8082
    );
  sdft_s1_re_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y66"
    )
    port map (
      I0 => sdft_s1_re_4_CYSELG_8071,
      I1 => sdft_s1_re_4_CYSELF_8085,
      O => sdft_s1_re_4_CYAND_8083
    );
  sdft_s1_re_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y66"
    )
    port map (
      IA => sdft_s1_re_4_CYMUXG2_8081,
      IB => sdft_s1_re_4_FASTCARRY_8082,
      SEL => sdft_s1_re_4_CYAND_8083,
      O => sdft_s1_re_4_CYMUXFAST_8084
    );
  sdft_s1_re_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y66"
    )
    port map (
      IA => sdft_s1_re_4_CY0G_8079,
      IB => sdft_s1_re_4_CYMUXF2_8080,
      SEL => sdft_s1_re_4_CYSELG_8071,
      O => sdft_s1_re_4_CYMUXG2_8081
    );
  sdft_s1_re_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y66",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000(21),
      O => sdft_s1_re_4_CY0G_8079
    );
  sdft_s1_re_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y66",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(21),
      O => sdft_s1_re_4_CYSELG_8071
    );
  sdft_s1_re_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y66",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_s1_re_4_CLKINV_8069
    );
  sdft_s1_re_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y66",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF1,
      O => sdft_s1_re_4_CEINV_8068
    );
  sdft_Msub_re64_sub0000_Madd_lut_23_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X53Y67"
    )
    port map (
      ADR0 => sdft_re64_mult0000(23),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_re64_mult0001(23),
      O => sdft_Msub_re64_sub0000_Madd_lut(23)
    );
  sdft_Msub_re64_sub0000_Madd_lut_21_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X53Y66"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_re64_mult0000(21),
      ADR2 => VCC,
      ADR3 => sdft_re64_mult0001(21),
      O => sdft_Msub_re64_sub0000_Madd_lut(21)
    );
  sdft_s1_re_2 : X_FF
    generic map(
      LOC => "SLICE_X53Y65",
      INIT => '0'
    )
    port map (
      I => sdft_s1_re_2_DXMUX_8053,
      CE => sdft_s1_re_2_CEINV_8015,
      CLK => sdft_s1_re_2_CLKINV_8016,
      SET => GND,
      RST => GND,
      O => sdft_s1_re_2_4317
    );
  sdft_Msub_re64_sub0000_Madd_cy_11_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y61"
    )
    port map (
      IA => sdft_Msub_re64_sub0000_Madd_cy_11_CY0F_7889,
      IB => sdft_Msub_re64_sub0000_Madd_cy_11_CY0F_7889,
      SEL => sdft_Msub_re64_sub0000_Madd_cy_11_CYSELF_7880,
      O => sdft_Msub_re64_sub0000_Madd_cy_11_CYMUXF2_7875
    );
  sdft_Msub_re64_sub0000_Madd_cy_11_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y61",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_10,
      O => sdft_Msub_re64_sub0000_Madd_cy_11_CY0F_7889
    );
  sdft_Msub_re64_sub0000_Madd_cy_11_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y61",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(10),
      O => sdft_Msub_re64_sub0000_Madd_cy_11_CYSELF_7880
    );
  sdft_Msub_re64_sub0000_Madd_cy_11_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y61",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_9_CYMUXFAST_7848,
      O => sdft_Msub_re64_sub0000_Madd_cy_11_FASTCARRY_7877
    );
  sdft_Msub_re64_sub0000_Madd_cy_11_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y61"
    )
    port map (
      I0 => sdft_Msub_re64_sub0000_Madd_cy_11_CYSELG_7866,
      I1 => sdft_Msub_re64_sub0000_Madd_cy_11_CYSELF_7880,
      O => sdft_Msub_re64_sub0000_Madd_cy_11_CYAND_7878
    );
  sdft_Msub_re64_sub0000_Madd_cy_11_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y61"
    )
    port map (
      IA => sdft_Msub_re64_sub0000_Madd_cy_11_CYMUXG2_7876,
      IB => sdft_Msub_re64_sub0000_Madd_cy_11_FASTCARRY_7877,
      SEL => sdft_Msub_re64_sub0000_Madd_cy_11_CYAND_7878,
      O => sdft_Msub_re64_sub0000_Madd_cy_11_CYMUXFAST_7879
    );
  sdft_Msub_re64_sub0000_Madd_cy_11_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y61"
    )
    port map (
      IA => sdft_Msub_re64_sub0000_Madd_cy_11_CY0G_7874,
      IB => sdft_Msub_re64_sub0000_Madd_cy_11_CYMUXF2_7875,
      SEL => sdft_Msub_re64_sub0000_Madd_cy_11_CYSELG_7866,
      O => sdft_Msub_re64_sub0000_Madd_cy_11_CYMUXG2_7876
    );
  sdft_Msub_re64_sub0000_Madd_cy_11_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y61",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_11,
      O => sdft_Msub_re64_sub0000_Madd_cy_11_CY0G_7874
    );
  sdft_Msub_re64_sub0000_Madd_cy_11_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y61",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(11),
      O => sdft_Msub_re64_sub0000_Madd_cy_11_CYSELG_7866
    );
  sdft_Mmult_re64_mult00000_Madd_lut_47_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X54Y82"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0000_submult_1_30,
      ADR2 => sdft_Mmult_re64_mult0000_submult_0_47,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00000_Madd_lut(47)
    );
  sdft_re64_mult0000_47_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y82",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_47_XORF_7703,
      O => sdft_re64_mult0000(47)
    );
  sdft_re64_mult0000_47_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y82"
    )
    port map (
      I0 => sdft_re64_mult0000_47_CYINIT_7702,
      I1 => sdft_Mmult_re64_mult00000_Madd_lut(47),
      O => sdft_re64_mult0000_47_XORF_7703
    );
  sdft_re64_mult0000_47_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y82",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_45_CYMUXFAST_7673,
      O => sdft_re64_mult0000_47_CYINIT_7702
    );
  sdft_Mmult_re64_mult00000_Madd_lut_44_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X54Y80"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_1_27,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_re64_mult0000_submult_0_44,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00000_Madd_lut(44)
    );
  sdft_Mmult_re64_mult00000_Madd_lut_43_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X54Y80"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0000_submult_1_26,
      ADR2 => sdft_Mmult_re64_mult0000_submult_0_43,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00000_Madd_lut(43)
    );
  sdft_re64_mult0000_43_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_43_XORF_7649,
      O => sdft_re64_mult0000(43)
    );
  sdft_re64_mult0000_43_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y80"
    )
    port map (
      I0 => sdft_re64_mult0000_43_CYINIT_7648,
      I1 => sdft_Mmult_re64_mult00000_Madd_lut(43),
      O => sdft_re64_mult0000_43_XORF_7649
    );
  sdft_re64_mult0000_43_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y80"
    )
    port map (
      IA => sdft_re64_mult0000_43_CY0F_7647,
      IB => sdft_re64_mult0000_43_CYINIT_7648,
      SEL => sdft_re64_mult0000_43_CYSELF_7635,
      O => sdft_Mmult_re64_mult00000_Madd_cy(43)
    );
  sdft_re64_mult0000_43_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y80"
    )
    port map (
      IA => sdft_re64_mult0000_43_CY0F_7647,
      IB => sdft_re64_mult0000_43_CY0F_7647,
      SEL => sdft_re64_mult0000_43_CYSELF_7635,
      O => sdft_re64_mult0000_43_CYMUXF2_7630
    );
  sdft_re64_mult0000_43_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_cy(42),
      O => sdft_re64_mult0000_43_CYINIT_7648
    );
  sdft_re64_mult0000_43_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X54Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_26,
      O => sdft_re64_mult0000_43_CY0F_7647
    );
  sdft_re64_mult0000_43_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_lut(43),
      O => sdft_re64_mult0000_43_CYSELF_7635
    );
  sdft_re64_mult0000_43_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_43_XORG_7637,
      O => sdft_re64_mult0000(44)
    );
  sdft_re64_mult0000_43_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y80"
    )
    port map (
      I0 => sdft_Mmult_re64_mult00000_Madd_cy(43),
      I1 => sdft_Mmult_re64_mult00000_Madd_lut(44),
      O => sdft_re64_mult0000_43_XORG_7637
    );
  sdft_re64_mult0000_43_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_43_CYMUXFAST_7634,
      O => sdft_Mmult_re64_mult00000_Madd_cy(44)
    );
  sdft_re64_mult0000_43_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X54Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_cy(42),
      O => sdft_re64_mult0000_43_FASTCARRY_7632
    );
  sdft_re64_mult0000_43_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X54Y80"
    )
    port map (
      I0 => sdft_re64_mult0000_43_CYSELG_7621,
      I1 => sdft_re64_mult0000_43_CYSELF_7635,
      O => sdft_re64_mult0000_43_CYAND_7633
    );
  sdft_re64_mult0000_43_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X54Y80"
    )
    port map (
      IA => sdft_re64_mult0000_43_CYMUXG2_7631,
      IB => sdft_re64_mult0000_43_FASTCARRY_7632,
      SEL => sdft_re64_mult0000_43_CYAND_7633,
      O => sdft_re64_mult0000_43_CYMUXFAST_7634
    );
  sdft_re64_mult0000_43_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y80"
    )
    port map (
      IA => sdft_re64_mult0000_43_CY0G_7629,
      IB => sdft_re64_mult0000_43_CYMUXF2_7630,
      SEL => sdft_re64_mult0000_43_CYSELG_7621,
      O => sdft_re64_mult0000_43_CYMUXG2_7631
    );
  sdft_re64_mult0000_43_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X54Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_27,
      O => sdft_re64_mult0000_43_CY0G_7629
    );
  sdft_re64_mult0000_43_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_lut(44),
      O => sdft_re64_mult0000_43_CYSELG_7621
    );
  sdft_Msub_re64_sub0000_Madd_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X53Y57"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_2,
      ADR1 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Msub_re64_sub0000_Madd_lut(2)
    );
  sdft_Msub_re64_sub0000_Madd_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X53Y57"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_3,
      ADR1 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Msub_re64_sub0000_Madd_lut(3)
    );
  sdft_Msub_re64_sub0000_Madd_cy_3_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y57"
    )
    port map (
      IA => sdft_Msub_re64_sub0000_Madd_cy_3_CY0F_7765,
      IB => sdft_Msub_re64_sub0000_Madd_cy_3_CY0F_7765,
      SEL => sdft_Msub_re64_sub0000_Madd_cy_3_CYSELF_7756,
      O => sdft_Msub_re64_sub0000_Madd_cy_3_CYMUXF2_7751
    );
  sdft_Msub_re64_sub0000_Madd_cy_3_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y57",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_2,
      O => sdft_Msub_re64_sub0000_Madd_cy_3_CY0F_7765
    );
  sdft_Msub_re64_sub0000_Madd_cy_3_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y57",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(2),
      O => sdft_Msub_re64_sub0000_Madd_cy_3_CYSELF_7756
    );
  sdft_Msub_re64_sub0000_Madd_cy_3_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y57",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_1_CYMUXG_7722,
      O => sdft_Msub_re64_sub0000_Madd_cy_3_FASTCARRY_7753
    );
  sdft_Msub_re64_sub0000_Madd_cy_3_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y57"
    )
    port map (
      I0 => sdft_Msub_re64_sub0000_Madd_cy_3_CYSELG_7742,
      I1 => sdft_Msub_re64_sub0000_Madd_cy_3_CYSELF_7756,
      O => sdft_Msub_re64_sub0000_Madd_cy_3_CYAND_7754
    );
  sdft_Msub_re64_sub0000_Madd_cy_3_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y57"
    )
    port map (
      IA => sdft_Msub_re64_sub0000_Madd_cy_3_CYMUXG2_7752,
      IB => sdft_Msub_re64_sub0000_Madd_cy_3_FASTCARRY_7753,
      SEL => sdft_Msub_re64_sub0000_Madd_cy_3_CYAND_7754,
      O => sdft_Msub_re64_sub0000_Madd_cy_3_CYMUXFAST_7755
    );
  sdft_Msub_re64_sub0000_Madd_cy_3_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y57"
    )
    port map (
      IA => sdft_Msub_re64_sub0000_Madd_cy_3_CY0G_7750,
      IB => sdft_Msub_re64_sub0000_Madd_cy_3_CYMUXF2_7751,
      SEL => sdft_Msub_re64_sub0000_Madd_cy_3_CYSELG_7742,
      O => sdft_Msub_re64_sub0000_Madd_cy_3_CYMUXG2_7752
    );
  sdft_Msub_re64_sub0000_Madd_cy_3_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y57",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_3,
      O => sdft_Msub_re64_sub0000_Madd_cy_3_CY0G_7750
    );
  sdft_Msub_re64_sub0000_Madd_cy_3_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y57",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(3),
      O => sdft_Msub_re64_sub0000_Madd_cy_3_CYSELG_7742
    );
  sdft_Msub_re64_sub0000_Madd_lut_11_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X53Y61"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_11,
      ADR2 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_11,
      ADR3 => VCC,
      O => sdft_Msub_re64_sub0000_Madd_lut(11)
    );
  sdft_Msub_re64_sub0000_Madd_cy_13_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y62"
    )
    port map (
      IA => sdft_Msub_re64_sub0000_Madd_cy_13_CY0F_7920,
      IB => sdft_Msub_re64_sub0000_Madd_cy_13_CY0F_7920,
      SEL => sdft_Msub_re64_sub0000_Madd_cy_13_CYSELF_7911,
      O => sdft_Msub_re64_sub0000_Madd_cy_13_CYMUXF2_7906
    );
  sdft_Msub_re64_sub0000_Madd_cy_13_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y62",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_12,
      O => sdft_Msub_re64_sub0000_Madd_cy_13_CY0F_7920
    );
  sdft_Msub_re64_sub0000_Madd_cy_13_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y62",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(12),
      O => sdft_Msub_re64_sub0000_Madd_cy_13_CYSELF_7911
    );
  sdft_Msub_re64_sub0000_Madd_cy_13_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y62",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_11_CYMUXFAST_7879,
      O => sdft_Msub_re64_sub0000_Madd_cy_13_FASTCARRY_7908
    );
  sdft_Msub_re64_sub0000_Madd_cy_13_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y62"
    )
    port map (
      I0 => sdft_Msub_re64_sub0000_Madd_cy_13_CYSELG_7897,
      I1 => sdft_Msub_re64_sub0000_Madd_cy_13_CYSELF_7911,
      O => sdft_Msub_re64_sub0000_Madd_cy_13_CYAND_7909
    );
  sdft_Msub_re64_sub0000_Madd_cy_13_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y62"
    )
    port map (
      IA => sdft_Msub_re64_sub0000_Madd_cy_13_CYMUXG2_7907,
      IB => sdft_Msub_re64_sub0000_Madd_cy_13_FASTCARRY_7908,
      SEL => sdft_Msub_re64_sub0000_Madd_cy_13_CYAND_7909,
      O => sdft_Msub_re64_sub0000_Madd_cy_13_CYMUXFAST_7910
    );
  sdft_Msub_re64_sub0000_Madd_cy_13_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y62"
    )
    port map (
      IA => sdft_Msub_re64_sub0000_Madd_cy_13_CY0G_7905,
      IB => sdft_Msub_re64_sub0000_Madd_cy_13_CYMUXF2_7906,
      SEL => sdft_Msub_re64_sub0000_Madd_cy_13_CYSELG_7897,
      O => sdft_Msub_re64_sub0000_Madd_cy_13_CYMUXG2_7907
    );
  sdft_Msub_re64_sub0000_Madd_cy_13_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y62",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_13,
      O => sdft_Msub_re64_sub0000_Madd_cy_13_CY0G_7905
    );
  sdft_Msub_re64_sub0000_Madd_cy_13_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y62",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(13),
      O => sdft_Msub_re64_sub0000_Madd_cy_13_CYSELG_7897
    );
  sdft_Msub_re64_sub0000_Madd_lut_9_Q : X_LUT4
    generic map(
      INIT => X"C3C3",
      LOC => "SLICE_X53Y60"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_9,
      ADR2 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_9,
      ADR3 => VCC,
      O => sdft_Msub_re64_sub0000_Madd_lut(9)
    );
  sdft_Msub_re64_sub0000_Madd_lut_8_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X53Y60"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_8,
      ADR1 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_8,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Msub_re64_sub0000_Madd_lut(8)
    );
  sdft_Msub_re64_sub0000_Madd_cy_9_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y60"
    )
    port map (
      IA => sdft_Msub_re64_sub0000_Madd_cy_9_CY0F_7858,
      IB => sdft_Msub_re64_sub0000_Madd_cy_9_CY0F_7858,
      SEL => sdft_Msub_re64_sub0000_Madd_cy_9_CYSELF_7849,
      O => sdft_Msub_re64_sub0000_Madd_cy_9_CYMUXF2_7844
    );
  sdft_Msub_re64_sub0000_Madd_cy_9_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y60",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_8,
      O => sdft_Msub_re64_sub0000_Madd_cy_9_CY0F_7858
    );
  sdft_Msub_re64_sub0000_Madd_cy_9_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y60",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(8),
      O => sdft_Msub_re64_sub0000_Madd_cy_9_CYSELF_7849
    );
  sdft_Msub_re64_sub0000_Madd_cy_9_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y60",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_7_CYMUXFAST_7817,
      O => sdft_Msub_re64_sub0000_Madd_cy_9_FASTCARRY_7846
    );
  sdft_Msub_re64_sub0000_Madd_cy_9_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y60"
    )
    port map (
      I0 => sdft_Msub_re64_sub0000_Madd_cy_9_CYSELG_7835,
      I1 => sdft_Msub_re64_sub0000_Madd_cy_9_CYSELF_7849,
      O => sdft_Msub_re64_sub0000_Madd_cy_9_CYAND_7847
    );
  sdft_Msub_re64_sub0000_Madd_cy_9_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y60"
    )
    port map (
      IA => sdft_Msub_re64_sub0000_Madd_cy_9_CYMUXG2_7845,
      IB => sdft_Msub_re64_sub0000_Madd_cy_9_FASTCARRY_7846,
      SEL => sdft_Msub_re64_sub0000_Madd_cy_9_CYAND_7847,
      O => sdft_Msub_re64_sub0000_Madd_cy_9_CYMUXFAST_7848
    );
  sdft_Msub_re64_sub0000_Madd_cy_9_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y60"
    )
    port map (
      IA => sdft_Msub_re64_sub0000_Madd_cy_9_CY0G_7843,
      IB => sdft_Msub_re64_sub0000_Madd_cy_9_CYMUXF2_7844,
      SEL => sdft_Msub_re64_sub0000_Madd_cy_9_CYSELG_7835,
      O => sdft_Msub_re64_sub0000_Madd_cy_9_CYMUXG2_7845
    );
  sdft_Msub_re64_sub0000_Madd_cy_9_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y60",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_9,
      O => sdft_Msub_re64_sub0000_Madd_cy_9_CY0G_7843
    );
  sdft_Msub_re64_sub0000_Madd_cy_9_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y60",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(9),
      O => sdft_Msub_re64_sub0000_Madd_cy_9_CYSELG_7835
    );
  sdft_Mmult_re64_mult00000_Madd_lut_41_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X54Y79"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0000_submult_1_24,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0000_submult_0_41,
      O => sdft_Mmult_re64_mult00000_Madd_lut(41)
    );
  sdft_re64_mult0000_41_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_41_XORF_7610,
      O => sdft_re64_mult0000(41)
    );
  sdft_re64_mult0000_41_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y79"
    )
    port map (
      I0 => sdft_re64_mult0000_41_CYINIT_7609,
      I1 => sdft_Mmult_re64_mult00000_Madd_lut(41),
      O => sdft_re64_mult0000_41_XORF_7610
    );
  sdft_re64_mult0000_41_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y79"
    )
    port map (
      IA => sdft_re64_mult0000_41_CY0F_7608,
      IB => sdft_re64_mult0000_41_CYINIT_7609,
      SEL => sdft_re64_mult0000_41_CYSELF_7596,
      O => sdft_Mmult_re64_mult00000_Madd_cy(41)
    );
  sdft_re64_mult0000_41_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y79"
    )
    port map (
      IA => sdft_re64_mult0000_41_CY0F_7608,
      IB => sdft_re64_mult0000_41_CY0F_7608,
      SEL => sdft_re64_mult0000_41_CYSELF_7596,
      O => sdft_re64_mult0000_41_CYMUXF2_7591
    );
  sdft_re64_mult0000_41_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_cy(40),
      O => sdft_re64_mult0000_41_CYINIT_7609
    );
  sdft_re64_mult0000_41_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X54Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_24,
      O => sdft_re64_mult0000_41_CY0F_7608
    );
  sdft_re64_mult0000_41_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_lut(41),
      O => sdft_re64_mult0000_41_CYSELF_7596
    );
  sdft_re64_mult0000_41_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_41_XORG_7598,
      O => sdft_re64_mult0000(42)
    );
  sdft_re64_mult0000_41_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y79"
    )
    port map (
      I0 => sdft_Mmult_re64_mult00000_Madd_cy(41),
      I1 => sdft_Mmult_re64_mult00000_Madd_lut(42),
      O => sdft_re64_mult0000_41_XORG_7598
    );
  sdft_re64_mult0000_41_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_41_CYMUXFAST_7595,
      O => sdft_Mmult_re64_mult00000_Madd_cy(42)
    );
  sdft_re64_mult0000_41_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X54Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_cy(40),
      O => sdft_re64_mult0000_41_FASTCARRY_7593
    );
  sdft_re64_mult0000_41_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X54Y79"
    )
    port map (
      I0 => sdft_re64_mult0000_41_CYSELG_7582,
      I1 => sdft_re64_mult0000_41_CYSELF_7596,
      O => sdft_re64_mult0000_41_CYAND_7594
    );
  sdft_re64_mult0000_41_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X54Y79"
    )
    port map (
      IA => sdft_re64_mult0000_41_CYMUXG2_7592,
      IB => sdft_re64_mult0000_41_FASTCARRY_7593,
      SEL => sdft_re64_mult0000_41_CYAND_7594,
      O => sdft_re64_mult0000_41_CYMUXFAST_7595
    );
  sdft_re64_mult0000_41_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y79"
    )
    port map (
      IA => sdft_re64_mult0000_41_CY0G_7590,
      IB => sdft_re64_mult0000_41_CYMUXF2_7591,
      SEL => sdft_re64_mult0000_41_CYSELG_7582,
      O => sdft_re64_mult0000_41_CYMUXG2_7592
    );
  sdft_re64_mult0000_41_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X54Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_25,
      O => sdft_re64_mult0000_41_CY0G_7590
    );
  sdft_re64_mult0000_41_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_lut(42),
      O => sdft_re64_mult0000_41_CYSELG_7582
    );
  sdft_Msub_re64_sub0000_Madd_lut_4_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X53Y58"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_4,
      ADR1 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_4,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Msub_re64_sub0000_Madd_lut(4)
    );
  sdft_Msub_re64_sub0000_Madd_lut_5_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X53Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_5,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_5,
      O => sdft_Msub_re64_sub0000_Madd_lut(5)
    );
  sdft_Msub_re64_sub0000_Madd_cy_5_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y58"
    )
    port map (
      IA => sdft_Msub_re64_sub0000_Madd_cy_5_CY0F_7796,
      IB => sdft_Msub_re64_sub0000_Madd_cy_5_CY0F_7796,
      SEL => sdft_Msub_re64_sub0000_Madd_cy_5_CYSELF_7787,
      O => sdft_Msub_re64_sub0000_Madd_cy_5_CYMUXF2_7782
    );
  sdft_Msub_re64_sub0000_Madd_cy_5_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y58",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_4,
      O => sdft_Msub_re64_sub0000_Madd_cy_5_CY0F_7796
    );
  sdft_Msub_re64_sub0000_Madd_cy_5_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y58",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(4),
      O => sdft_Msub_re64_sub0000_Madd_cy_5_CYSELF_7787
    );
  sdft_Msub_re64_sub0000_Madd_cy_5_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y58",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_3_CYMUXFAST_7755,
      O => sdft_Msub_re64_sub0000_Madd_cy_5_FASTCARRY_7784
    );
  sdft_Msub_re64_sub0000_Madd_cy_5_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y58"
    )
    port map (
      I0 => sdft_Msub_re64_sub0000_Madd_cy_5_CYSELG_7773,
      I1 => sdft_Msub_re64_sub0000_Madd_cy_5_CYSELF_7787,
      O => sdft_Msub_re64_sub0000_Madd_cy_5_CYAND_7785
    );
  sdft_Msub_re64_sub0000_Madd_cy_5_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y58"
    )
    port map (
      IA => sdft_Msub_re64_sub0000_Madd_cy_5_CYMUXG2_7783,
      IB => sdft_Msub_re64_sub0000_Madd_cy_5_FASTCARRY_7784,
      SEL => sdft_Msub_re64_sub0000_Madd_cy_5_CYAND_7785,
      O => sdft_Msub_re64_sub0000_Madd_cy_5_CYMUXFAST_7786
    );
  sdft_Msub_re64_sub0000_Madd_cy_5_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y58"
    )
    port map (
      IA => sdft_Msub_re64_sub0000_Madd_cy_5_CY0G_7781,
      IB => sdft_Msub_re64_sub0000_Madd_cy_5_CYMUXF2_7782,
      SEL => sdft_Msub_re64_sub0000_Madd_cy_5_CYSELG_7773,
      O => sdft_Msub_re64_sub0000_Madd_cy_5_CYMUXG2_7783
    );
  sdft_Msub_re64_sub0000_Madd_cy_5_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y58",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_5,
      O => sdft_Msub_re64_sub0000_Madd_cy_5_CY0G_7781
    );
  sdft_Msub_re64_sub0000_Madd_cy_5_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y58",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(5),
      O => sdft_Msub_re64_sub0000_Madd_cy_5_CYSELG_7773
    );
  sdft_Msub_re64_sub0000_Madd_lut_6_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X53Y59"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_6,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_6,
      ADR3 => VCC,
      O => sdft_Msub_re64_sub0000_Madd_lut(6)
    );
  sdft_Msub_re64_sub0000_Madd_lut_7_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X53Y59"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_7,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_7,
      O => sdft_Msub_re64_sub0000_Madd_lut(7)
    );
  sdft_Msub_re64_sub0000_Madd_cy_7_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y59"
    )
    port map (
      IA => sdft_Msub_re64_sub0000_Madd_cy_7_CY0F_7827,
      IB => sdft_Msub_re64_sub0000_Madd_cy_7_CY0F_7827,
      SEL => sdft_Msub_re64_sub0000_Madd_cy_7_CYSELF_7818,
      O => sdft_Msub_re64_sub0000_Madd_cy_7_CYMUXF2_7813
    );
  sdft_Msub_re64_sub0000_Madd_cy_7_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y59",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_6,
      O => sdft_Msub_re64_sub0000_Madd_cy_7_CY0F_7827
    );
  sdft_Msub_re64_sub0000_Madd_cy_7_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y59",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(6),
      O => sdft_Msub_re64_sub0000_Madd_cy_7_CYSELF_7818
    );
  sdft_Msub_re64_sub0000_Madd_cy_7_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y59",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_5_CYMUXFAST_7786,
      O => sdft_Msub_re64_sub0000_Madd_cy_7_FASTCARRY_7815
    );
  sdft_Msub_re64_sub0000_Madd_cy_7_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y59"
    )
    port map (
      I0 => sdft_Msub_re64_sub0000_Madd_cy_7_CYSELG_7804,
      I1 => sdft_Msub_re64_sub0000_Madd_cy_7_CYSELF_7818,
      O => sdft_Msub_re64_sub0000_Madd_cy_7_CYAND_7816
    );
  sdft_Msub_re64_sub0000_Madd_cy_7_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y59"
    )
    port map (
      IA => sdft_Msub_re64_sub0000_Madd_cy_7_CYMUXG2_7814,
      IB => sdft_Msub_re64_sub0000_Madd_cy_7_FASTCARRY_7815,
      SEL => sdft_Msub_re64_sub0000_Madd_cy_7_CYAND_7816,
      O => sdft_Msub_re64_sub0000_Madd_cy_7_CYMUXFAST_7817
    );
  sdft_Msub_re64_sub0000_Madd_cy_7_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y59"
    )
    port map (
      IA => sdft_Msub_re64_sub0000_Madd_cy_7_CY0G_7812,
      IB => sdft_Msub_re64_sub0000_Madd_cy_7_CYMUXF2_7813,
      SEL => sdft_Msub_re64_sub0000_Madd_cy_7_CYSELG_7804,
      O => sdft_Msub_re64_sub0000_Madd_cy_7_CYMUXG2_7814
    );
  sdft_Msub_re64_sub0000_Madd_cy_7_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y59",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_7,
      O => sdft_Msub_re64_sub0000_Madd_cy_7_CY0G_7812
    );
  sdft_Msub_re64_sub0000_Madd_cy_7_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y59",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(7),
      O => sdft_Msub_re64_sub0000_Madd_cy_7_CYSELG_7804
    );
  sdft_re64_mult0000_39_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_39_XORF_7571,
      O => sdft_re64_mult0000(39)
    );
  sdft_re64_mult0000_39_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y78"
    )
    port map (
      I0 => sdft_re64_mult0000_39_CYINIT_7570,
      I1 => sdft_Mmult_re64_mult00000_Madd_lut(39),
      O => sdft_re64_mult0000_39_XORF_7571
    );
  sdft_re64_mult0000_39_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y78"
    )
    port map (
      IA => sdft_re64_mult0000_39_CY0F_7569,
      IB => sdft_re64_mult0000_39_CYINIT_7570,
      SEL => sdft_re64_mult0000_39_CYSELF_7557,
      O => sdft_Mmult_re64_mult00000_Madd_cy(39)
    );
  sdft_re64_mult0000_39_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y78"
    )
    port map (
      IA => sdft_re64_mult0000_39_CY0F_7569,
      IB => sdft_re64_mult0000_39_CY0F_7569,
      SEL => sdft_re64_mult0000_39_CYSELF_7557,
      O => sdft_re64_mult0000_39_CYMUXF2_7552
    );
  sdft_re64_mult0000_39_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_cy(38),
      O => sdft_re64_mult0000_39_CYINIT_7570
    );
  sdft_re64_mult0000_39_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X54Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_22,
      O => sdft_re64_mult0000_39_CY0F_7569
    );
  sdft_re64_mult0000_39_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_lut(39),
      O => sdft_re64_mult0000_39_CYSELF_7557
    );
  sdft_re64_mult0000_39_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_39_XORG_7559,
      O => sdft_re64_mult0000(40)
    );
  sdft_re64_mult0000_39_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y78"
    )
    port map (
      I0 => sdft_Mmult_re64_mult00000_Madd_cy(39),
      I1 => sdft_Mmult_re64_mult00000_Madd_lut(40),
      O => sdft_re64_mult0000_39_XORG_7559
    );
  sdft_re64_mult0000_39_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_39_CYMUXFAST_7556,
      O => sdft_Mmult_re64_mult00000_Madd_cy(40)
    );
  sdft_re64_mult0000_39_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X54Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_cy(38),
      O => sdft_re64_mult0000_39_FASTCARRY_7554
    );
  sdft_re64_mult0000_39_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X54Y78"
    )
    port map (
      I0 => sdft_re64_mult0000_39_CYSELG_7543,
      I1 => sdft_re64_mult0000_39_CYSELF_7557,
      O => sdft_re64_mult0000_39_CYAND_7555
    );
  sdft_re64_mult0000_39_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X54Y78"
    )
    port map (
      IA => sdft_re64_mult0000_39_CYMUXG2_7553,
      IB => sdft_re64_mult0000_39_FASTCARRY_7554,
      SEL => sdft_re64_mult0000_39_CYAND_7555,
      O => sdft_re64_mult0000_39_CYMUXFAST_7556
    );
  sdft_re64_mult0000_39_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y78"
    )
    port map (
      IA => sdft_re64_mult0000_39_CY0G_7551,
      IB => sdft_re64_mult0000_39_CYMUXF2_7552,
      SEL => sdft_re64_mult0000_39_CYSELG_7543,
      O => sdft_re64_mult0000_39_CYMUXG2_7553
    );
  sdft_re64_mult0000_39_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X54Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_23,
      O => sdft_re64_mult0000_39_CY0G_7551
    );
  sdft_re64_mult0000_39_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_lut(40),
      O => sdft_re64_mult0000_39_CYSELG_7543
    );
  sdft_Msub_re64_sub0000_Madd_lut_1_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X53Y56"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_1,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_1,
      ADR3 => VCC,
      O => sdft_Msub_re64_sub0000_Madd_lut(1)
    );
  sdft_Msub_re64_sub0000_Madd_lut_0_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X53Y56"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_0,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_0,
      ADR3 => VCC,
      O => sdft_Msub_re64_sub0000_Madd_lut(0)
    );
  sdft_Msub_re64_sub0000_Madd_cy_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y56"
    )
    port map (
      IA => sdft_Msub_re64_sub0000_Madd_cy_1_CY0F_7733,
      IB => sdft_Msub_re64_sub0000_Madd_cy_1_CYINIT_7734,
      SEL => sdft_Msub_re64_sub0000_Madd_cy_1_CYSELF_7725,
      O => sdft_Msub_re64_sub0000_Madd_cy_0_Q
    );
  sdft_Msub_re64_sub0000_Madd_cy_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_1_BXINV_7723,
      O => sdft_Msub_re64_sub0000_Madd_cy_1_CYINIT_7734
    );
  sdft_Msub_re64_sub0000_Madd_cy_1_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_0,
      O => sdft_Msub_re64_sub0000_Madd_cy_1_CY0F_7733
    );
  sdft_Msub_re64_sub0000_Madd_cy_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(0),
      O => sdft_Msub_re64_sub0000_Madd_cy_1_CYSELF_7725
    );
  sdft_Msub_re64_sub0000_Madd_cy_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => '1',
      O => sdft_Msub_re64_sub0000_Madd_cy_1_BXINV_7723
    );
  sdft_Msub_re64_sub0000_Madd_cy_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X53Y56"
    )
    port map (
      IA => sdft_Msub_re64_sub0000_Madd_cy_1_CY0G_7720,
      IB => sdft_Msub_re64_sub0000_Madd_cy_0_Q,
      SEL => sdft_Msub_re64_sub0000_Madd_cy_1_CYSELG_7712,
      O => sdft_Msub_re64_sub0000_Madd_cy_1_CYMUXG_7722
    );
  sdft_Msub_re64_sub0000_Madd_cy_1_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_1,
      O => sdft_Msub_re64_sub0000_Madd_cy_1_CY0G_7720
    );
  sdft_Msub_re64_sub0000_Madd_cy_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(1),
      O => sdft_Msub_re64_sub0000_Madd_cy_1_CYSELG_7712
    );
  sdft_Mmult_re64_mult00000_Madd_lut_45_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X54Y81"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0000_submult_1_28,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0000_submult_0_45,
      O => sdft_Mmult_re64_mult00000_Madd_lut(45)
    );
  sdft_Mmult_re64_mult00000_Madd_lut_46_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X54Y81"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_0_46,
      ADR1 => sdft_Mmult_re64_mult0000_submult_1_29,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00000_Madd_lut(46)
    );
  sdft_re64_mult0000_45_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y81",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_45_XORF_7688,
      O => sdft_re64_mult0000(45)
    );
  sdft_re64_mult0000_45_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y81"
    )
    port map (
      I0 => sdft_re64_mult0000_45_CYINIT_7687,
      I1 => sdft_Mmult_re64_mult00000_Madd_lut(45),
      O => sdft_re64_mult0000_45_XORF_7688
    );
  sdft_re64_mult0000_45_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y81"
    )
    port map (
      IA => sdft_re64_mult0000_45_CY0F_7686,
      IB => sdft_re64_mult0000_45_CYINIT_7687,
      SEL => sdft_re64_mult0000_45_CYSELF_7674,
      O => sdft_Mmult_re64_mult00000_Madd_cy(45)
    );
  sdft_re64_mult0000_45_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y81"
    )
    port map (
      IA => sdft_re64_mult0000_45_CY0F_7686,
      IB => sdft_re64_mult0000_45_CY0F_7686,
      SEL => sdft_re64_mult0000_45_CYSELF_7674,
      O => sdft_re64_mult0000_45_CYMUXF2_7669
    );
  sdft_re64_mult0000_45_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y81",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_cy(44),
      O => sdft_re64_mult0000_45_CYINIT_7687
    );
  sdft_re64_mult0000_45_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X54Y81",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_28,
      O => sdft_re64_mult0000_45_CY0F_7686
    );
  sdft_re64_mult0000_45_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y81",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_lut(45),
      O => sdft_re64_mult0000_45_CYSELF_7674
    );
  sdft_re64_mult0000_45_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y81",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_45_XORG_7676,
      O => sdft_re64_mult0000(46)
    );
  sdft_re64_mult0000_45_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y81"
    )
    port map (
      I0 => sdft_Mmult_re64_mult00000_Madd_cy(45),
      I1 => sdft_Mmult_re64_mult00000_Madd_lut(46),
      O => sdft_re64_mult0000_45_XORG_7676
    );
  sdft_re64_mult0000_45_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X54Y81",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_cy(44),
      O => sdft_re64_mult0000_45_FASTCARRY_7671
    );
  sdft_re64_mult0000_45_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X54Y81"
    )
    port map (
      I0 => sdft_re64_mult0000_45_CYSELG_7660,
      I1 => sdft_re64_mult0000_45_CYSELF_7674,
      O => sdft_re64_mult0000_45_CYAND_7672
    );
  sdft_re64_mult0000_45_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X54Y81"
    )
    port map (
      IA => sdft_re64_mult0000_45_CYMUXG2_7670,
      IB => sdft_re64_mult0000_45_FASTCARRY_7671,
      SEL => sdft_re64_mult0000_45_CYAND_7672,
      O => sdft_re64_mult0000_45_CYMUXFAST_7673
    );
  sdft_re64_mult0000_45_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y81"
    )
    port map (
      IA => sdft_re64_mult0000_45_CY0G_7668,
      IB => sdft_re64_mult0000_45_CYMUXF2_7669,
      SEL => sdft_re64_mult0000_45_CYSELG_7660,
      O => sdft_re64_mult0000_45_CYMUXG2_7670
    );
  sdft_re64_mult0000_45_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X54Y81",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_29,
      O => sdft_re64_mult0000_45_CY0G_7668
    );
  sdft_re64_mult0000_45_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y81",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_lut(46),
      O => sdft_re64_mult0000_45_CYSELG_7660
    );
  sdft_Msub_re64_sub0000_Madd_lut_17_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X53Y64"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_re64_mult0000(17),
      ADR2 => VCC,
      ADR3 => sdft_re64_mult0001(17),
      O => sdft_Msub_re64_sub0000_Madd_lut(17)
    );
  sdft_s1_re_0 : X_FF
    generic map(
      LOC => "SLICE_X53Y64",
      INIT => '0'
    )
    port map (
      I => sdft_s1_re_0_DXMUX_8000,
      CE => sdft_s1_re_0_CEINV_7962,
      CLK => sdft_s1_re_0_CLKINV_7963,
      SET => GND,
      RST => GND,
      O => sdft_s1_re_0_4312
    );
  sdft_Msub_re64_sub0000_Madd_lut_16_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X53Y64"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_16,
      ADR1 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_16,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Msub_re64_sub0000_Madd_lut(16)
    );
  sdft_s1_re_1 : X_FF
    generic map(
      LOC => "SLICE_X53Y64",
      INIT => '0'
    )
    port map (
      I => sdft_s1_re_0_DYMUX_7983,
      CE => sdft_s1_re_0_CEINV_7962,
      CLK => sdft_s1_re_0_CLKINV_7963,
      SET => GND,
      RST => GND,
      O => sdft_s1_re_1_4313
    );
  sdft_s1_re_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y64",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_0_XORF_7998,
      O => sdft_s1_re_0_DXMUX_8000
    );
  sdft_s1_re_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y64"
    )
    port map (
      I0 => sdft_s1_re_0_CYINIT_7997,
      I1 => sdft_Msub_re64_sub0000_Madd_lut(16),
      O => sdft_s1_re_0_XORF_7998
    );
  sdft_s1_re_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y64"
    )
    port map (
      IA => sdft_s1_re_0_CY0F_7996,
      IB => sdft_s1_re_0_CYINIT_7997,
      SEL => sdft_s1_re_0_CYSELF_7979,
      O => sdft_Msub_re64_sub0000_Madd_cy_16_Q
    );
  sdft_s1_re_0_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y64"
    )
    port map (
      IA => sdft_s1_re_0_CY0F_7996,
      IB => sdft_s1_re_0_CY0F_7996,
      SEL => sdft_s1_re_0_CYSELF_7979,
      O => sdft_s1_re_0_CYMUXF2_7974
    );
  sdft_s1_re_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y64",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_15_Q,
      O => sdft_s1_re_0_CYINIT_7997
    );
  sdft_s1_re_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y64",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_16,
      O => sdft_s1_re_0_CY0F_7996
    );
  sdft_s1_re_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y64",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(16),
      O => sdft_s1_re_0_CYSELF_7979
    );
  sdft_s1_re_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y64",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_0_XORG_7981,
      O => sdft_s1_re_0_DYMUX_7983
    );
  sdft_s1_re_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y64"
    )
    port map (
      I0 => sdft_Msub_re64_sub0000_Madd_cy_16_Q,
      I1 => sdft_Msub_re64_sub0000_Madd_lut(17),
      O => sdft_s1_re_0_XORG_7981
    );
  sdft_s1_re_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y64",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_0_CYMUXFAST_7978,
      O => sdft_Msub_re64_sub0000_Madd_cy_17_Q
    );
  sdft_s1_re_0_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y64",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_15_Q,
      O => sdft_s1_re_0_FASTCARRY_7976
    );
  sdft_s1_re_0_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y64"
    )
    port map (
      I0 => sdft_s1_re_0_CYSELG_7965,
      I1 => sdft_s1_re_0_CYSELF_7979,
      O => sdft_s1_re_0_CYAND_7977
    );
  sdft_s1_re_0_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y64"
    )
    port map (
      IA => sdft_s1_re_0_CYMUXG2_7975,
      IB => sdft_s1_re_0_FASTCARRY_7976,
      SEL => sdft_s1_re_0_CYAND_7977,
      O => sdft_s1_re_0_CYMUXFAST_7978
    );
  sdft_s1_re_0_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y64"
    )
    port map (
      IA => sdft_s1_re_0_CY0G_7973,
      IB => sdft_s1_re_0_CYMUXF2_7974,
      SEL => sdft_s1_re_0_CYSELG_7965,
      O => sdft_s1_re_0_CYMUXG2_7975
    );
  sdft_s1_re_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y64",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000(17),
      O => sdft_s1_re_0_CY0G_7973
    );
  sdft_s1_re_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y64",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(17),
      O => sdft_s1_re_0_CYSELG_7965
    );
  sdft_s1_re_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y64",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_s1_re_0_CLKINV_7963
    );
  sdft_s1_re_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y64",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF1,
      O => sdft_s1_re_0_CEINV_7962
    );
  sdft_Msub_re64_sub0000_Madd_cy_15_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y63"
    )
    port map (
      IA => sdft_Msub_re64_sub0000_Madd_cy_15_CY0F_7951,
      IB => sdft_Msub_re64_sub0000_Madd_cy_15_CY0F_7951,
      SEL => sdft_Msub_re64_sub0000_Madd_cy_15_CYSELF_7942,
      O => sdft_Msub_re64_sub0000_Madd_cy_15_CYMUXF2_7937
    );
  sdft_Msub_re64_sub0000_Madd_cy_15_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y63",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_14,
      O => sdft_Msub_re64_sub0000_Madd_cy_15_CY0F_7951
    );
  sdft_Msub_re64_sub0000_Madd_cy_15_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y63",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(14),
      O => sdft_Msub_re64_sub0000_Madd_cy_15_CYSELF_7942
    );
  sdft_Msub_re64_sub0000_Madd_cy_15_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y63",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_15_CYMUXFAST_7941,
      O => sdft_Msub_re64_sub0000_Madd_cy_15_Q
    );
  sdft_Msub_re64_sub0000_Madd_cy_15_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y63",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_13_CYMUXFAST_7910,
      O => sdft_Msub_re64_sub0000_Madd_cy_15_FASTCARRY_7939
    );
  sdft_Msub_re64_sub0000_Madd_cy_15_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y63"
    )
    port map (
      I0 => sdft_Msub_re64_sub0000_Madd_cy_15_CYSELG_7928,
      I1 => sdft_Msub_re64_sub0000_Madd_cy_15_CYSELF_7942,
      O => sdft_Msub_re64_sub0000_Madd_cy_15_CYAND_7940
    );
  sdft_Msub_re64_sub0000_Madd_cy_15_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y63"
    )
    port map (
      IA => sdft_Msub_re64_sub0000_Madd_cy_15_CYMUXG2_7938,
      IB => sdft_Msub_re64_sub0000_Madd_cy_15_FASTCARRY_7939,
      SEL => sdft_Msub_re64_sub0000_Madd_cy_15_CYAND_7940,
      O => sdft_Msub_re64_sub0000_Madd_cy_15_CYMUXFAST_7941
    );
  sdft_Msub_re64_sub0000_Madd_cy_15_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y63"
    )
    port map (
      IA => sdft_Msub_re64_sub0000_Madd_cy_15_CY0G_7936,
      IB => sdft_Msub_re64_sub0000_Madd_cy_15_CYMUXF2_7937,
      SEL => sdft_Msub_re64_sub0000_Madd_cy_15_CYSELG_7928,
      O => sdft_Msub_re64_sub0000_Madd_cy_15_CYMUXG2_7938
    );
  sdft_Msub_re64_sub0000_Madd_cy_15_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y63",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_15,
      O => sdft_Msub_re64_sub0000_Madd_cy_15_CY0G_7936
    );
  sdft_Msub_re64_sub0000_Madd_cy_15_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y63",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(15),
      O => sdft_Msub_re64_sub0000_Madd_cy_15_CYSELG_7928
    );
  sdft_Msub_re64_sub0000_Madd_lut_20_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X53Y66"
    )
    port map (
      ADR0 => sdft_re64_mult0001(20),
      ADR1 => sdft_re64_mult0000(20),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Msub_re64_sub0000_Madd_lut(20)
    );
  sdft_s1_re_4 : X_FF
    generic map(
      LOC => "SLICE_X53Y66",
      INIT => '0'
    )
    port map (
      I => sdft_s1_re_4_DXMUX_8106,
      CE => sdft_s1_re_4_CEINV_8068,
      CLK => sdft_s1_re_4_CLKINV_8069,
      SET => GND,
      RST => GND,
      O => sdft_s1_re_4_4322
    );
  sdft_s1_re_5 : X_FF
    generic map(
      LOC => "SLICE_X53Y66",
      INIT => '0'
    )
    port map (
      I => sdft_s1_re_4_DYMUX_8089,
      CE => sdft_s1_re_4_CEINV_8068,
      CLK => sdft_s1_re_4_CLKINV_8069,
      SET => GND,
      RST => GND,
      O => sdft_s1_re_5_4323
    );
  sdft_Msub_re64_sub0000_Madd_lut_13_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X53Y62"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_13,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_13,
      ADR3 => VCC,
      O => sdft_Msub_re64_sub0000_Madd_lut(13)
    );
  sdft_Msub_re64_sub0000_Madd_lut_14_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X53Y63"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_14,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_14,
      O => sdft_Msub_re64_sub0000_Madd_lut(14)
    );
  sdft_s1_im_16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_16_XORF_5801,
      O => sdft_s1_im_16_DXMUX_5803
    );
  sdft_s1_im_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y49"
    )
    port map (
      I0 => sdft_s1_im_16_CYINIT_5800,
      I1 => sdft_Madd_im64_add0000_Madd_lut(32),
      O => sdft_s1_im_16_XORF_5801
    );
  sdft_s1_im_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y49"
    )
    port map (
      IA => sdft_s1_im_16_CY0F_5799,
      IB => sdft_s1_im_16_CYINIT_5800,
      SEL => sdft_s1_im_16_CYSELF_5782,
      O => sdft_Madd_im64_add0000_Madd_cy_32_Q
    );
  sdft_s1_im_16_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y49"
    )
    port map (
      IA => sdft_s1_im_16_CY0F_5799,
      IB => sdft_s1_im_16_CY0F_5799,
      SEL => sdft_s1_im_16_CYSELF_5782,
      O => sdft_s1_im_16_CYMUXF2_5777
    );
  sdft_s1_im_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_31_Q,
      O => sdft_s1_im_16_CYINIT_5800
    );
  sdft_s1_im_16_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000(32),
      O => sdft_s1_im_16_CY0F_5799
    );
  sdft_s1_im_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(32),
      O => sdft_s1_im_16_CYSELF_5782
    );
  sdft_s1_im_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_16_XORG_5784,
      O => sdft_s1_im_16_DYMUX_5786
    );
  sdft_s1_im_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y49"
    )
    port map (
      I0 => sdft_Madd_im64_add0000_Madd_cy_32_Q,
      I1 => sdft_Madd_im64_add0000_Madd_lut(33),
      O => sdft_s1_im_16_XORG_5784
    );
  sdft_s1_im_16_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_16_CYMUXFAST_5781,
      O => sdft_Madd_im64_add0000_Madd_cy_33_Q
    );
  sdft_s1_im_16_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_31_Q,
      O => sdft_s1_im_16_FASTCARRY_5779
    );
  sdft_s1_im_16_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y49"
    )
    port map (
      I0 => sdft_s1_im_16_CYSELG_5768,
      I1 => sdft_s1_im_16_CYSELF_5782,
      O => sdft_s1_im_16_CYAND_5780
    );
  sdft_s1_im_16_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y49"
    )
    port map (
      IA => sdft_s1_im_16_CYMUXG2_5778,
      IB => sdft_s1_im_16_FASTCARRY_5779,
      SEL => sdft_s1_im_16_CYAND_5780,
      O => sdft_s1_im_16_CYMUXFAST_5781
    );
  sdft_s1_im_16_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y49"
    )
    port map (
      IA => sdft_s1_im_16_CY0G_5776,
      IB => sdft_s1_im_16_CYMUXF2_5777,
      SEL => sdft_s1_im_16_CYSELG_5768,
      O => sdft_s1_im_16_CYMUXG2_5778
    );
  sdft_s1_im_16_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000(33),
      O => sdft_s1_im_16_CY0G_5776
    );
  sdft_s1_im_16_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(33),
      O => sdft_s1_im_16_CYSELG_5768
    );
  sdft_s1_im_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_s1_im_16_CLKINV_5766
    );
  sdft_s1_im_16_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF1,
      O => sdft_s1_im_16_CEINV_5765
    );
  sdft_s1_im_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_14_XORF_5748,
      O => sdft_s1_im_14_DXMUX_5750
    );
  sdft_s1_im_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y48"
    )
    port map (
      I0 => sdft_s1_im_14_CYINIT_5747,
      I1 => sdft_Madd_im64_add0000_Madd_lut(30),
      O => sdft_s1_im_14_XORF_5748
    );
  sdft_s1_im_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y48"
    )
    port map (
      IA => sdft_s1_im_14_CY0F_5746,
      IB => sdft_s1_im_14_CYINIT_5747,
      SEL => sdft_s1_im_14_CYSELF_5729,
      O => sdft_Madd_im64_add0000_Madd_cy_30_Q
    );
  sdft_s1_im_14_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y48"
    )
    port map (
      IA => sdft_s1_im_14_CY0F_5746,
      IB => sdft_s1_im_14_CY0F_5746,
      SEL => sdft_s1_im_14_CYSELF_5729,
      O => sdft_s1_im_14_CYMUXF2_5724
    );
  sdft_s1_im_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_29_Q,
      O => sdft_s1_im_14_CYINIT_5747
    );
  sdft_s1_im_14_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000(30),
      O => sdft_s1_im_14_CY0F_5746
    );
  sdft_s1_im_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(30),
      O => sdft_s1_im_14_CYSELF_5729
    );
  sdft_s1_im_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_14_XORG_5731,
      O => sdft_s1_im_14_DYMUX_5733
    );
  sdft_s1_im_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y48"
    )
    port map (
      I0 => sdft_Madd_im64_add0000_Madd_cy_30_Q,
      I1 => sdft_Madd_im64_add0000_Madd_lut(31),
      O => sdft_s1_im_14_XORG_5731
    );
  sdft_s1_im_14_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_14_CYMUXFAST_5728,
      O => sdft_Madd_im64_add0000_Madd_cy_31_Q
    );
  sdft_s1_im_14_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_29_Q,
      O => sdft_s1_im_14_FASTCARRY_5726
    );
  sdft_s1_im_14_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y48"
    )
    port map (
      I0 => sdft_s1_im_14_CYSELG_5715,
      I1 => sdft_s1_im_14_CYSELF_5729,
      O => sdft_s1_im_14_CYAND_5727
    );
  sdft_s1_im_14_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y48"
    )
    port map (
      IA => sdft_s1_im_14_CYMUXG2_5725,
      IB => sdft_s1_im_14_FASTCARRY_5726,
      SEL => sdft_s1_im_14_CYAND_5727,
      O => sdft_s1_im_14_CYMUXFAST_5728
    );
  sdft_s1_im_14_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y48"
    )
    port map (
      IA => sdft_s1_im_14_CY0G_5723,
      IB => sdft_s1_im_14_CYMUXF2_5724,
      SEL => sdft_s1_im_14_CYSELG_5715,
      O => sdft_s1_im_14_CYMUXG2_5725
    );
  sdft_s1_im_14_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000(31),
      O => sdft_s1_im_14_CY0G_5723
    );
  sdft_s1_im_14_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(31),
      O => sdft_s1_im_14_CYSELG_5715
    );
  sdft_s1_im_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_s1_im_14_CLKINV_5713
    );
  sdft_s1_im_14_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF1,
      O => sdft_s1_im_14_CEINV_5712
    );
  sdft_Msub_re64_sub0000_Madd_lut_12_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X53Y62"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_12,
      ADR1 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_12,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Msub_re64_sub0000_Madd_lut(12)
    );
  sdft_s1_im_20_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_20_XORF_5907,
      O => sdft_s1_im_20_DXMUX_5909
    );
  sdft_s1_im_20_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y51"
    )
    port map (
      I0 => sdft_s1_im_20_CYINIT_5906,
      I1 => sdft_Madd_im64_add0000_Madd_lut(36),
      O => sdft_s1_im_20_XORF_5907
    );
  sdft_s1_im_20_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y51"
    )
    port map (
      IA => sdft_s1_im_20_CY0F_5905,
      IB => sdft_s1_im_20_CYINIT_5906,
      SEL => sdft_s1_im_20_CYSELF_5888,
      O => sdft_Madd_im64_add0000_Madd_cy_36_Q
    );
  sdft_s1_im_20_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y51"
    )
    port map (
      IA => sdft_s1_im_20_CY0F_5905,
      IB => sdft_s1_im_20_CY0F_5905,
      SEL => sdft_s1_im_20_CYSELF_5888,
      O => sdft_s1_im_20_CYMUXF2_5883
    );
  sdft_s1_im_20_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_35_Q,
      O => sdft_s1_im_20_CYINIT_5906
    );
  sdft_s1_im_20_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000(36),
      O => sdft_s1_im_20_CY0F_5905
    );
  sdft_s1_im_20_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(36),
      O => sdft_s1_im_20_CYSELF_5888
    );
  sdft_s1_im_20_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_20_XORG_5890,
      O => sdft_s1_im_20_DYMUX_5892
    );
  sdft_s1_im_20_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y51"
    )
    port map (
      I0 => sdft_Madd_im64_add0000_Madd_cy_36_Q,
      I1 => sdft_Madd_im64_add0000_Madd_lut(37),
      O => sdft_s1_im_20_XORG_5890
    );
  sdft_s1_im_20_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_20_CYMUXFAST_5887,
      O => sdft_Madd_im64_add0000_Madd_cy_37_Q
    );
  sdft_s1_im_20_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_35_Q,
      O => sdft_s1_im_20_FASTCARRY_5885
    );
  sdft_s1_im_20_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y51"
    )
    port map (
      I0 => sdft_s1_im_20_CYSELG_5874,
      I1 => sdft_s1_im_20_CYSELF_5888,
      O => sdft_s1_im_20_CYAND_5886
    );
  sdft_s1_im_20_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y51"
    )
    port map (
      IA => sdft_s1_im_20_CYMUXG2_5884,
      IB => sdft_s1_im_20_FASTCARRY_5885,
      SEL => sdft_s1_im_20_CYAND_5886,
      O => sdft_s1_im_20_CYMUXFAST_5887
    );
  sdft_s1_im_20_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y51"
    )
    port map (
      IA => sdft_s1_im_20_CY0G_5882,
      IB => sdft_s1_im_20_CYMUXF2_5883,
      SEL => sdft_s1_im_20_CYSELG_5874,
      O => sdft_s1_im_20_CYMUXG2_5884
    );
  sdft_s1_im_20_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000(37),
      O => sdft_s1_im_20_CY0G_5882
    );
  sdft_s1_im_20_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(37),
      O => sdft_s1_im_20_CYSELG_5874
    );
  sdft_s1_im_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_s1_im_20_CLKINV_5872
    );
  sdft_s1_im_20_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF1,
      O => sdft_s1_im_20_CEINV_5871
    );
  sdft_s1_im_18_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_18_XORF_5854,
      O => sdft_s1_im_18_DXMUX_5856
    );
  sdft_s1_im_18_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y50"
    )
    port map (
      I0 => sdft_s1_im_18_CYINIT_5853,
      I1 => sdft_Madd_im64_add0000_Madd_lut(34),
      O => sdft_s1_im_18_XORF_5854
    );
  sdft_s1_im_18_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y50"
    )
    port map (
      IA => sdft_s1_im_18_CY0F_5852,
      IB => sdft_s1_im_18_CYINIT_5853,
      SEL => sdft_s1_im_18_CYSELF_5835,
      O => sdft_Madd_im64_add0000_Madd_cy_34_Q
    );
  sdft_s1_im_18_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y50"
    )
    port map (
      IA => sdft_s1_im_18_CY0F_5852,
      IB => sdft_s1_im_18_CY0F_5852,
      SEL => sdft_s1_im_18_CYSELF_5835,
      O => sdft_s1_im_18_CYMUXF2_5830
    );
  sdft_s1_im_18_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_33_Q,
      O => sdft_s1_im_18_CYINIT_5853
    );
  sdft_s1_im_18_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000(34),
      O => sdft_s1_im_18_CY0F_5852
    );
  sdft_s1_im_18_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(34),
      O => sdft_s1_im_18_CYSELF_5835
    );
  sdft_s1_im_18_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_18_XORG_5837,
      O => sdft_s1_im_18_DYMUX_5839
    );
  sdft_s1_im_18_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y50"
    )
    port map (
      I0 => sdft_Madd_im64_add0000_Madd_cy_34_Q,
      I1 => sdft_Madd_im64_add0000_Madd_lut(35),
      O => sdft_s1_im_18_XORG_5837
    );
  sdft_s1_im_18_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_18_CYMUXFAST_5834,
      O => sdft_Madd_im64_add0000_Madd_cy_35_Q
    );
  sdft_s1_im_18_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_33_Q,
      O => sdft_s1_im_18_FASTCARRY_5832
    );
  sdft_s1_im_18_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y50"
    )
    port map (
      I0 => sdft_s1_im_18_CYSELG_5821,
      I1 => sdft_s1_im_18_CYSELF_5835,
      O => sdft_s1_im_18_CYAND_5833
    );
  sdft_s1_im_18_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y50"
    )
    port map (
      IA => sdft_s1_im_18_CYMUXG2_5831,
      IB => sdft_s1_im_18_FASTCARRY_5832,
      SEL => sdft_s1_im_18_CYAND_5833,
      O => sdft_s1_im_18_CYMUXFAST_5834
    );
  sdft_s1_im_18_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y50"
    )
    port map (
      IA => sdft_s1_im_18_CY0G_5829,
      IB => sdft_s1_im_18_CYMUXF2_5830,
      SEL => sdft_s1_im_18_CYSELG_5821,
      O => sdft_s1_im_18_CYMUXG2_5831
    );
  sdft_s1_im_18_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000(35),
      O => sdft_s1_im_18_CY0G_5829
    );
  sdft_s1_im_18_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(35),
      O => sdft_s1_im_18_CYSELG_5821
    );
  sdft_s1_im_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_s1_im_18_CLKINV_5819
    );
  sdft_s1_im_18_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF1,
      O => sdft_s1_im_18_CEINV_5818
    );
  sdft_Msub_re64_sub0000_Madd_lut_10_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X53Y61"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_10,
      ADR1 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_10,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Msub_re64_sub0000_Madd_lut(10)
    );
  sdft_Msub_re64_sub0000_Madd_lut_15_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X53Y63"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_15,
      ADR1 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_15,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Msub_re64_sub0000_Madd_lut(15)
    );
  sdft_s1_im_30_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_30_XORF_6164,
      O => sdft_s1_im_30_DXMUX_6166
    );
  sdft_s1_im_30_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y56"
    )
    port map (
      I0 => sdft_s1_im_30_CYINIT_6163,
      I1 => sdft_Madd_im64_add0000_Madd_lut(46),
      O => sdft_s1_im_30_XORF_6164
    );
  sdft_s1_im_30_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y56"
    )
    port map (
      IA => sdft_s1_im_30_CY0F_6162,
      IB => sdft_s1_im_30_CYINIT_6163,
      SEL => sdft_s1_im_30_CYSELF_6154,
      O => sdft_Madd_im64_add0000_Madd_cy_46_Q
    );
  sdft_s1_im_30_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_28_CYMUXFAST_6099,
      O => sdft_s1_im_30_CYINIT_6163
    );
  sdft_s1_im_30_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000(46),
      O => sdft_s1_im_30_CY0F_6162
    );
  sdft_s1_im_30_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(46),
      O => sdft_s1_im_30_CYSELF_6154
    );
  sdft_s1_im_30_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_30_XORG_6146,
      O => sdft_s1_im_30_DYMUX_6148
    );
  sdft_s1_im_30_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y56"
    )
    port map (
      I0 => sdft_Madd_im64_add0000_Madd_cy_46_Q,
      I1 => sdft_Madd_im64_add0000_Madd_lut(47),
      O => sdft_s1_im_30_XORG_6146
    );
  sdft_s1_im_30_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_s1_im_30_CLKINV_6136
    );
  sdft_s1_im_30_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF1,
      O => sdft_s1_im_30_CEINV_6135
    );
  sdft_s1_re_16_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_16_XORF_6214,
      O => sdft_s1_re_16_DXMUX_6216
    );
  sdft_s1_re_16_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y72"
    )
    port map (
      I0 => sdft_s1_re_16_CYINIT_6213,
      I1 => sdft_Madd_s1_re_add0000_lut(16),
      O => sdft_s1_re_16_XORF_6214
    );
  sdft_s1_re_16_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y72"
    )
    port map (
      IA => sdft_s1_re_16_CY0F_6212,
      IB => sdft_s1_re_16_CYINIT_6213,
      SEL => sdft_s1_re_16_CYSELF_6204,
      O => sdft_Madd_s1_re_add0000_cy_16_Q
    );
  sdft_s1_re_16_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_16_BXINV_6202,
      O => sdft_s1_re_16_CYINIT_6213
    );
  sdft_s1_re_16_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X52Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => data_0_IBUF_4023,
      O => sdft_s1_re_16_CY0F_6212
    );
  sdft_s1_re_16_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_s1_re_add0000_lut(16),
      O => sdft_s1_re_16_CYSELF_6204
    );
  sdft_s1_re_16_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_s1_re_16_BXINV_6202
    );
  sdft_s1_re_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_16_XORG_6195,
      O => sdft_s1_re_16_DYMUX_6197
    );
  sdft_s1_re_16_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y72"
    )
    port map (
      I0 => sdft_Madd_s1_re_add0000_cy_16_Q,
      I1 => sdft_Madd_s1_re_add0000_lut(17),
      O => sdft_s1_re_16_XORG_6195
    );
  sdft_s1_re_16_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_16_CYMUXG_6194,
      O => sdft_Madd_s1_re_add0000_cy_17_Q
    );
  sdft_s1_re_16_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X52Y72"
    )
    port map (
      IA => sdft_s1_re_16_CY0G_6192,
      IB => sdft_Madd_s1_re_add0000_cy_16_Q,
      SEL => sdft_s1_re_16_CYSELG_6184,
      O => sdft_s1_re_16_CYMUXG_6194
    );
  sdft_s1_re_16_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X52Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => data_1_IBUF_4025,
      O => sdft_s1_re_16_CY0G_6192
    );
  sdft_s1_re_16_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X52Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_s1_re_add0000_lut(17),
      O => sdft_s1_re_16_CYSELG_6184
    );
  sdft_s1_re_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_s1_re_16_CLKINV_6182
    );
  sdft_s1_re_16_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF1,
      O => sdft_s1_re_16_CEINV_6181
    );
  sdft_Mmult_re64_mult00000_Madd_lut_28_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X54Y72"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_0_28,
      ADR1 => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_11,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00000_Madd_lut(28)
    );
  sdft_Mmult_re64_mult00000_Madd_lut_27_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X54Y72"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_10,
      ADR2 => sdft_Mmult_re64_mult0000_submult_0_27,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00000_Madd_lut(27)
    );
  sdft_Mmult_re64_mult00000_Madd_lut_29_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X54Y73"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_12,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0000_submult_0_29,
      O => sdft_Mmult_re64_mult00000_Madd_lut(29)
    );
  sdft_s1_im_24_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_24_XORF_6013,
      O => sdft_s1_im_24_DXMUX_6015
    );
  sdft_s1_im_24_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y53"
    )
    port map (
      I0 => sdft_s1_im_24_CYINIT_6012,
      I1 => sdft_Madd_im64_add0000_Madd_lut(40),
      O => sdft_s1_im_24_XORF_6013
    );
  sdft_s1_im_24_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y53"
    )
    port map (
      IA => sdft_s1_im_24_CY0F_6011,
      IB => sdft_s1_im_24_CYINIT_6012,
      SEL => sdft_s1_im_24_CYSELF_5994,
      O => sdft_Madd_im64_add0000_Madd_cy_40_Q
    );
  sdft_s1_im_24_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y53"
    )
    port map (
      IA => sdft_s1_im_24_CY0F_6011,
      IB => sdft_s1_im_24_CY0F_6011,
      SEL => sdft_s1_im_24_CYSELF_5994,
      O => sdft_s1_im_24_CYMUXF2_5989
    );
  sdft_s1_im_24_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_39_Q,
      O => sdft_s1_im_24_CYINIT_6012
    );
  sdft_s1_im_24_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000(40),
      O => sdft_s1_im_24_CY0F_6011
    );
  sdft_s1_im_24_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(40),
      O => sdft_s1_im_24_CYSELF_5994
    );
  sdft_s1_im_24_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_24_XORG_5996,
      O => sdft_s1_im_24_DYMUX_5998
    );
  sdft_s1_im_24_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y53"
    )
    port map (
      I0 => sdft_Madd_im64_add0000_Madd_cy_40_Q,
      I1 => sdft_Madd_im64_add0000_Madd_lut(41),
      O => sdft_s1_im_24_XORG_5996
    );
  sdft_s1_im_24_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_24_CYMUXFAST_5993,
      O => sdft_Madd_im64_add0000_Madd_cy_41_Q
    );
  sdft_s1_im_24_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_39_Q,
      O => sdft_s1_im_24_FASTCARRY_5991
    );
  sdft_s1_im_24_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y53"
    )
    port map (
      I0 => sdft_s1_im_24_CYSELG_5980,
      I1 => sdft_s1_im_24_CYSELF_5994,
      O => sdft_s1_im_24_CYAND_5992
    );
  sdft_s1_im_24_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y53"
    )
    port map (
      IA => sdft_s1_im_24_CYMUXG2_5990,
      IB => sdft_s1_im_24_FASTCARRY_5991,
      SEL => sdft_s1_im_24_CYAND_5992,
      O => sdft_s1_im_24_CYMUXFAST_5993
    );
  sdft_s1_im_24_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y53"
    )
    port map (
      IA => sdft_s1_im_24_CY0G_5988,
      IB => sdft_s1_im_24_CYMUXF2_5989,
      SEL => sdft_s1_im_24_CYSELG_5980,
      O => sdft_s1_im_24_CYMUXG2_5990
    );
  sdft_s1_im_24_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000(41),
      O => sdft_s1_im_24_CY0G_5988
    );
  sdft_s1_im_24_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(41),
      O => sdft_s1_im_24_CYSELG_5980
    );
  sdft_s1_im_24_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_s1_im_24_CLKINV_5978
    );
  sdft_s1_im_24_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF1,
      O => sdft_s1_im_24_CEINV_5977
    );
  sdft_Mmult_re64_mult00000_Madd_lut_30_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X54Y73"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_13,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0000_submult_0_30,
      O => sdft_Mmult_re64_mult00000_Madd_lut(30)
    );
  sdft_s1_im_26_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_26_XORF_6066,
      O => sdft_s1_im_26_DXMUX_6068
    );
  sdft_s1_im_26_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y54"
    )
    port map (
      I0 => sdft_s1_im_26_CYINIT_6065,
      I1 => sdft_Madd_im64_add0000_Madd_lut(42),
      O => sdft_s1_im_26_XORF_6066
    );
  sdft_s1_im_26_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y54"
    )
    port map (
      IA => sdft_s1_im_26_CY0F_6064,
      IB => sdft_s1_im_26_CYINIT_6065,
      SEL => sdft_s1_im_26_CYSELF_6047,
      O => sdft_Madd_im64_add0000_Madd_cy_42_Q
    );
  sdft_s1_im_26_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y54"
    )
    port map (
      IA => sdft_s1_im_26_CY0F_6064,
      IB => sdft_s1_im_26_CY0F_6064,
      SEL => sdft_s1_im_26_CYSELF_6047,
      O => sdft_s1_im_26_CYMUXF2_6042
    );
  sdft_s1_im_26_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_41_Q,
      O => sdft_s1_im_26_CYINIT_6065
    );
  sdft_s1_im_26_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000(42),
      O => sdft_s1_im_26_CY0F_6064
    );
  sdft_s1_im_26_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(42),
      O => sdft_s1_im_26_CYSELF_6047
    );
  sdft_s1_im_26_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_26_XORG_6049,
      O => sdft_s1_im_26_DYMUX_6051
    );
  sdft_s1_im_26_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y54"
    )
    port map (
      I0 => sdft_Madd_im64_add0000_Madd_cy_42_Q,
      I1 => sdft_Madd_im64_add0000_Madd_lut(43),
      O => sdft_s1_im_26_XORG_6049
    );
  sdft_s1_im_26_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_26_CYMUXFAST_6046,
      O => sdft_Madd_im64_add0000_Madd_cy_43_Q
    );
  sdft_s1_im_26_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_41_Q,
      O => sdft_s1_im_26_FASTCARRY_6044
    );
  sdft_s1_im_26_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y54"
    )
    port map (
      I0 => sdft_s1_im_26_CYSELG_6033,
      I1 => sdft_s1_im_26_CYSELF_6047,
      O => sdft_s1_im_26_CYAND_6045
    );
  sdft_s1_im_26_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y54"
    )
    port map (
      IA => sdft_s1_im_26_CYMUXG2_6043,
      IB => sdft_s1_im_26_FASTCARRY_6044,
      SEL => sdft_s1_im_26_CYAND_6045,
      O => sdft_s1_im_26_CYMUXFAST_6046
    );
  sdft_s1_im_26_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y54"
    )
    port map (
      IA => sdft_s1_im_26_CY0G_6041,
      IB => sdft_s1_im_26_CYMUXF2_6042,
      SEL => sdft_s1_im_26_CYSELG_6033,
      O => sdft_s1_im_26_CYMUXG2_6043
    );
  sdft_s1_im_26_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000(43),
      O => sdft_s1_im_26_CY0G_6041
    );
  sdft_s1_im_26_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(43),
      O => sdft_s1_im_26_CYSELG_6033
    );
  sdft_s1_im_26_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_s1_im_26_CLKINV_6031
    );
  sdft_s1_im_26_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF1,
      O => sdft_s1_im_26_CEINV_6030
    );
  sdft_s1_im_28_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_28_XORF_6119,
      O => sdft_s1_im_28_DXMUX_6121
    );
  sdft_s1_im_28_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y55"
    )
    port map (
      I0 => sdft_s1_im_28_CYINIT_6118,
      I1 => sdft_Madd_im64_add0000_Madd_lut(44),
      O => sdft_s1_im_28_XORF_6119
    );
  sdft_s1_im_28_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y55"
    )
    port map (
      IA => sdft_s1_im_28_CY0F_6117,
      IB => sdft_s1_im_28_CYINIT_6118,
      SEL => sdft_s1_im_28_CYSELF_6100,
      O => sdft_Madd_im64_add0000_Madd_cy_44_Q
    );
  sdft_s1_im_28_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y55"
    )
    port map (
      IA => sdft_s1_im_28_CY0F_6117,
      IB => sdft_s1_im_28_CY0F_6117,
      SEL => sdft_s1_im_28_CYSELF_6100,
      O => sdft_s1_im_28_CYMUXF2_6095
    );
  sdft_s1_im_28_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_43_Q,
      O => sdft_s1_im_28_CYINIT_6118
    );
  sdft_s1_im_28_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000(44),
      O => sdft_s1_im_28_CY0F_6117
    );
  sdft_s1_im_28_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(44),
      O => sdft_s1_im_28_CYSELF_6100
    );
  sdft_s1_im_28_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_28_XORG_6102,
      O => sdft_s1_im_28_DYMUX_6104
    );
  sdft_s1_im_28_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y55"
    )
    port map (
      I0 => sdft_Madd_im64_add0000_Madd_cy_44_Q,
      I1 => sdft_Madd_im64_add0000_Madd_lut(45),
      O => sdft_s1_im_28_XORG_6102
    );
  sdft_s1_im_28_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_43_Q,
      O => sdft_s1_im_28_FASTCARRY_6097
    );
  sdft_s1_im_28_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y55"
    )
    port map (
      I0 => sdft_s1_im_28_CYSELG_6086,
      I1 => sdft_s1_im_28_CYSELF_6100,
      O => sdft_s1_im_28_CYAND_6098
    );
  sdft_s1_im_28_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y55"
    )
    port map (
      IA => sdft_s1_im_28_CYMUXG2_6096,
      IB => sdft_s1_im_28_FASTCARRY_6097,
      SEL => sdft_s1_im_28_CYAND_6098,
      O => sdft_s1_im_28_CYMUXFAST_6099
    );
  sdft_s1_im_28_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y55"
    )
    port map (
      IA => sdft_s1_im_28_CY0G_6094,
      IB => sdft_s1_im_28_CYMUXF2_6095,
      SEL => sdft_s1_im_28_CYSELG_6086,
      O => sdft_s1_im_28_CYMUXG2_6096
    );
  sdft_s1_im_28_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000(45),
      O => sdft_s1_im_28_CY0G_6094
    );
  sdft_s1_im_28_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(45),
      O => sdft_s1_im_28_CYSELG_6086
    );
  sdft_s1_im_28_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_s1_im_28_CLKINV_6084
    );
  sdft_s1_im_28_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF1,
      O => sdft_s1_im_28_CEINV_6083
    );
  sdft_Mmult_re64_mult00000_Madd_lut_25_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X54Y71"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_8,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0000_submult_0_25,
      O => sdft_Mmult_re64_mult00000_Madd_lut(25)
    );
  sdft_s1_re_20_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_20_XORF_6320,
      O => sdft_s1_re_20_DXMUX_6322
    );
  sdft_s1_re_20_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y74"
    )
    port map (
      I0 => sdft_s1_re_20_CYINIT_6319,
      I1 => sdft_Madd_s1_re_add0000_lut(20),
      O => sdft_s1_re_20_XORF_6320
    );
  sdft_s1_re_20_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y74"
    )
    port map (
      IA => sdft_s1_re_20_CY0F_6318,
      IB => sdft_s1_re_20_CYINIT_6319,
      SEL => sdft_s1_re_20_CYSELF_6301,
      O => sdft_Madd_s1_re_add0000_cy_20_Q
    );
  sdft_s1_re_20_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y74"
    )
    port map (
      IA => sdft_s1_re_20_CY0F_6318,
      IB => sdft_s1_re_20_CY0F_6318,
      SEL => sdft_s1_re_20_CYSELF_6301,
      O => sdft_s1_re_20_CYMUXF2_6296
    );
  sdft_s1_re_20_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_s1_re_add0000_cy_19_Q,
      O => sdft_s1_re_20_CYINIT_6319
    );
  sdft_s1_re_20_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X52Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => data_4_IBUF_4037,
      O => sdft_s1_re_20_CY0F_6318
    );
  sdft_s1_re_20_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_s1_re_add0000_lut(20),
      O => sdft_s1_re_20_CYSELF_6301
    );
  sdft_s1_re_20_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_20_XORG_6303,
      O => sdft_s1_re_20_DYMUX_6305
    );
  sdft_s1_re_20_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y74"
    )
    port map (
      I0 => sdft_Madd_s1_re_add0000_cy_20_Q,
      I1 => sdft_Madd_s1_re_add0000_lut(21),
      O => sdft_s1_re_20_XORG_6303
    );
  sdft_s1_re_20_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_20_CYMUXFAST_6300,
      O => sdft_Madd_s1_re_add0000_cy_21_Q
    );
  sdft_s1_re_20_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X52Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_s1_re_add0000_cy_19_Q,
      O => sdft_s1_re_20_FASTCARRY_6298
    );
  sdft_s1_re_20_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X52Y74"
    )
    port map (
      I0 => sdft_s1_re_20_CYSELG_6287,
      I1 => sdft_s1_re_20_CYSELF_6301,
      O => sdft_s1_re_20_CYAND_6299
    );
  sdft_s1_re_20_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X52Y74"
    )
    port map (
      IA => sdft_s1_re_20_CYMUXG2_6297,
      IB => sdft_s1_re_20_FASTCARRY_6298,
      SEL => sdft_s1_re_20_CYAND_6299,
      O => sdft_s1_re_20_CYMUXFAST_6300
    );
  sdft_s1_re_20_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y74"
    )
    port map (
      IA => sdft_s1_re_20_CY0G_6295,
      IB => sdft_s1_re_20_CYMUXF2_6296,
      SEL => sdft_s1_re_20_CYSELG_6287,
      O => sdft_s1_re_20_CYMUXG2_6297
    );
  sdft_s1_re_20_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X52Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => data_5_IBUF_4039,
      O => sdft_s1_re_20_CY0G_6295
    );
  sdft_s1_re_20_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X52Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_s1_re_add0000_lut(21),
      O => sdft_s1_re_20_CYSELG_6287
    );
  sdft_s1_re_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_s1_re_20_CLKINV_6285
    );
  sdft_s1_re_20_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF1,
      O => sdft_s1_re_20_CEINV_6284
    );
  sdft_s1_im_22_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_22_XORF_5960,
      O => sdft_s1_im_22_DXMUX_5962
    );
  sdft_s1_im_22_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X45Y52"
    )
    port map (
      I0 => sdft_s1_im_22_CYINIT_5959,
      I1 => sdft_Madd_im64_add0000_Madd_lut(38),
      O => sdft_s1_im_22_XORF_5960
    );
  sdft_s1_im_22_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X45Y52"
    )
    port map (
      IA => sdft_s1_im_22_CY0F_5958,
      IB => sdft_s1_im_22_CYINIT_5959,
      SEL => sdft_s1_im_22_CYSELF_5941,
      O => sdft_Madd_im64_add0000_Madd_cy_38_Q
    );
  sdft_s1_im_22_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y52"
    )
    port map (
      IA => sdft_s1_im_22_CY0F_5958,
      IB => sdft_s1_im_22_CY0F_5958,
      SEL => sdft_s1_im_22_CYSELF_5941,
      O => sdft_s1_im_22_CYMUXF2_5936
    );
  sdft_s1_im_22_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X45Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_37_Q,
      O => sdft_s1_im_22_CYINIT_5959
    );
  sdft_s1_im_22_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X45Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000(38),
      O => sdft_s1_im_22_CY0F_5958
    );
  sdft_s1_im_22_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X45Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(38),
      O => sdft_s1_im_22_CYSELF_5941
    );
  sdft_s1_im_22_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_22_XORG_5943,
      O => sdft_s1_im_22_DYMUX_5945
    );
  sdft_s1_im_22_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X45Y52"
    )
    port map (
      I0 => sdft_Madd_im64_add0000_Madd_cy_38_Q,
      I1 => sdft_Madd_im64_add0000_Madd_lut(39),
      O => sdft_s1_im_22_XORG_5943
    );
  sdft_s1_im_22_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_22_CYMUXFAST_5940,
      O => sdft_Madd_im64_add0000_Madd_cy_39_Q
    );
  sdft_s1_im_22_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X45Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_cy_37_Q,
      O => sdft_s1_im_22_FASTCARRY_5938
    );
  sdft_s1_im_22_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X45Y52"
    )
    port map (
      I0 => sdft_s1_im_22_CYSELG_5927,
      I1 => sdft_s1_im_22_CYSELF_5941,
      O => sdft_s1_im_22_CYAND_5939
    );
  sdft_s1_im_22_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X45Y52"
    )
    port map (
      IA => sdft_s1_im_22_CYMUXG2_5937,
      IB => sdft_s1_im_22_FASTCARRY_5938,
      SEL => sdft_s1_im_22_CYAND_5939,
      O => sdft_s1_im_22_CYMUXFAST_5940
    );
  sdft_s1_im_22_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X45Y52"
    )
    port map (
      IA => sdft_s1_im_22_CY0G_5935,
      IB => sdft_s1_im_22_CYMUXF2_5936,
      SEL => sdft_s1_im_22_CYSELG_5927,
      O => sdft_s1_im_22_CYMUXG2_5937
    );
  sdft_s1_im_22_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X45Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000(39),
      O => sdft_s1_im_22_CY0G_5935
    );
  sdft_s1_im_22_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X45Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_im64_add0000_Madd_lut(39),
      O => sdft_s1_im_22_CYSELG_5927
    );
  sdft_s1_im_22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_s1_im_22_CLKINV_5925
    );
  sdft_s1_im_22_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X45Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF1,
      O => sdft_s1_im_22_CEINV_5924
    );
  sdft_s1_re_18_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_18_XORF_6267,
      O => sdft_s1_re_18_DXMUX_6269
    );
  sdft_s1_re_18_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y73"
    )
    port map (
      I0 => sdft_s1_re_18_CYINIT_6266,
      I1 => sdft_Madd_s1_re_add0000_lut(18),
      O => sdft_s1_re_18_XORF_6267
    );
  sdft_s1_re_18_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y73"
    )
    port map (
      IA => sdft_s1_re_18_CY0F_6265,
      IB => sdft_s1_re_18_CYINIT_6266,
      SEL => sdft_s1_re_18_CYSELF_6248,
      O => sdft_Madd_s1_re_add0000_cy_18_Q
    );
  sdft_s1_re_18_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y73"
    )
    port map (
      IA => sdft_s1_re_18_CY0F_6265,
      IB => sdft_s1_re_18_CY0F_6265,
      SEL => sdft_s1_re_18_CYSELF_6248,
      O => sdft_s1_re_18_CYMUXF2_6243
    );
  sdft_s1_re_18_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_s1_re_add0000_cy_17_Q,
      O => sdft_s1_re_18_CYINIT_6266
    );
  sdft_s1_re_18_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X52Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => data_2_IBUF_4030,
      O => sdft_s1_re_18_CY0F_6265
    );
  sdft_s1_re_18_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_s1_re_add0000_lut(18),
      O => sdft_s1_re_18_CYSELF_6248
    );
  sdft_s1_re_18_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_18_XORG_6250,
      O => sdft_s1_re_18_DYMUX_6252
    );
  sdft_s1_re_18_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y73"
    )
    port map (
      I0 => sdft_Madd_s1_re_add0000_cy_18_Q,
      I1 => sdft_Madd_s1_re_add0000_lut(19),
      O => sdft_s1_re_18_XORG_6250
    );
  sdft_s1_re_18_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_18_CYMUXFAST_6247,
      O => sdft_Madd_s1_re_add0000_cy_19_Q
    );
  sdft_s1_re_18_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X52Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_s1_re_add0000_cy_17_Q,
      O => sdft_s1_re_18_FASTCARRY_6245
    );
  sdft_s1_re_18_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X52Y73"
    )
    port map (
      I0 => sdft_s1_re_18_CYSELG_6234,
      I1 => sdft_s1_re_18_CYSELF_6248,
      O => sdft_s1_re_18_CYAND_6246
    );
  sdft_s1_re_18_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X52Y73"
    )
    port map (
      IA => sdft_s1_re_18_CYMUXG2_6244,
      IB => sdft_s1_re_18_FASTCARRY_6245,
      SEL => sdft_s1_re_18_CYAND_6246,
      O => sdft_s1_re_18_CYMUXFAST_6247
    );
  sdft_s1_re_18_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y73"
    )
    port map (
      IA => sdft_s1_re_18_CY0G_6242,
      IB => sdft_s1_re_18_CYMUXF2_6243,
      SEL => sdft_s1_re_18_CYSELG_6234,
      O => sdft_s1_re_18_CYMUXG2_6244
    );
  sdft_s1_re_18_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X52Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => data_3_IBUF_4032,
      O => sdft_s1_re_18_CY0G_6242
    );
  sdft_s1_re_18_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X52Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_s1_re_add0000_lut(19),
      O => sdft_s1_re_18_CYSELG_6234
    );
  sdft_s1_re_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_s1_re_18_CLKINV_6232
    );
  sdft_s1_re_18_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF1,
      O => sdft_s1_re_18_CEINV_6231
    );
  sdft_Mmult_re64_mult00000_Madd_lut_26_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X54Y71"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_0_26,
      ADR1 => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_9,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00000_Madd_lut(26)
    );
  sdft_Mmult_re64_mult00000_Madd_lut_35_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X54Y76"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0000_submult_1_18,
      ADR2 => sdft_Mmult_re64_mult0000_submult_0_35,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00000_Madd_lut(35)
    );
  sdft_Mmult_re64_mult00000_Madd_lut_34_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X54Y75"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0000_submult_1_17,
      ADR2 => sdft_Mmult_re64_mult0000_submult_0_34,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00000_Madd_lut(34)
    );
  sdft_s1_re_26_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_26_XORF_6479,
      O => sdft_s1_re_26_DXMUX_6481
    );
  sdft_s1_re_26_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y77"
    )
    port map (
      I0 => sdft_s1_re_26_CYINIT_6478,
      I1 => sdft_Madd_s1_re_add0000_lut(26),
      O => sdft_s1_re_26_XORF_6479
    );
  sdft_s1_re_26_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y77"
    )
    port map (
      IA => sdft_s1_re_26_CY0F_6477,
      IB => sdft_s1_re_26_CYINIT_6478,
      SEL => sdft_s1_re_26_CYSELF_6460,
      O => sdft_Madd_s1_re_add0000_cy_26_Q
    );
  sdft_s1_re_26_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y77"
    )
    port map (
      IA => sdft_s1_re_26_CY0F_6477,
      IB => sdft_s1_re_26_CY0F_6477,
      SEL => sdft_s1_re_26_CYSELF_6460,
      O => sdft_s1_re_26_CYMUXF2_6455
    );
  sdft_s1_re_26_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_s1_re_add0000_cy_25_Q,
      O => sdft_s1_re_26_CYINIT_6478
    );
  sdft_s1_re_26_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X52Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => data_10_IBUF_4058,
      O => sdft_s1_re_26_CY0F_6477
    );
  sdft_s1_re_26_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_s1_re_add0000_lut(26),
      O => sdft_s1_re_26_CYSELF_6460
    );
  sdft_s1_re_26_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_26_XORG_6462,
      O => sdft_s1_re_26_DYMUX_6464
    );
  sdft_s1_re_26_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y77"
    )
    port map (
      I0 => sdft_Madd_s1_re_add0000_cy_26_Q,
      I1 => sdft_Madd_s1_re_add0000_lut(27),
      O => sdft_s1_re_26_XORG_6462
    );
  sdft_s1_re_26_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_26_CYMUXFAST_6459,
      O => sdft_Madd_s1_re_add0000_cy_27_Q
    );
  sdft_s1_re_26_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X52Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_s1_re_add0000_cy_25_Q,
      O => sdft_s1_re_26_FASTCARRY_6457
    );
  sdft_s1_re_26_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X52Y77"
    )
    port map (
      I0 => sdft_s1_re_26_CYSELG_6446,
      I1 => sdft_s1_re_26_CYSELF_6460,
      O => sdft_s1_re_26_CYAND_6458
    );
  sdft_s1_re_26_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X52Y77"
    )
    port map (
      IA => sdft_s1_re_26_CYMUXG2_6456,
      IB => sdft_s1_re_26_FASTCARRY_6457,
      SEL => sdft_s1_re_26_CYAND_6458,
      O => sdft_s1_re_26_CYMUXFAST_6459
    );
  sdft_s1_re_26_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y77"
    )
    port map (
      IA => sdft_s1_re_26_CY0G_6454,
      IB => sdft_s1_re_26_CYMUXF2_6455,
      SEL => sdft_s1_re_26_CYSELG_6446,
      O => sdft_s1_re_26_CYMUXG2_6456
    );
  sdft_s1_re_26_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X52Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => data_11_IBUF_4060,
      O => sdft_s1_re_26_CY0G_6454
    );
  sdft_s1_re_26_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X52Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_s1_re_add0000_lut(27),
      O => sdft_s1_re_26_CYSELG_6446
    );
  sdft_s1_re_26_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_s1_re_26_CLKINV_6444
    );
  sdft_s1_re_26_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF1,
      O => sdft_s1_re_26_CEINV_6443
    );
  sdft_Mmult_re64_mult00000_Madd_lut_31_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X54Y74"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_14,
      ADR2 => sdft_Mmult_re64_mult0000_submult_0_31,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00000_Madd_lut(31)
    );
  sdft_Mmult_im64_mult0000_submult_1_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_21_XORF_6696,
      O => sdft_Mmult_im64_mult0000_submult_1_21
    );
  sdft_Mmult_im64_mult0000_submult_1_21_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y54"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_1_21_CYINIT_6695,
      I1 => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(21),
      O => sdft_Mmult_im64_mult0000_submult_1_21_XORF_6696
    );
  sdft_Mmult_im64_mult0000_submult_1_21_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y54"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_1_21_CY0F_6694,
      IB => sdft_Mmult_im64_mult0000_submult_1_21_CYINIT_6695,
      SEL => sdft_Mmult_im64_mult0000_submult_1_21_CYSELF_6682,
      O => sdft_Mmult_im64_mult0000_submult_10_Madd_cy_21_Q
    );
  sdft_Mmult_im64_mult0000_submult_1_21_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y54"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_1_21_CY0F_6694,
      IB => sdft_Mmult_im64_mult0000_submult_1_21_CY0F_6694,
      SEL => sdft_Mmult_im64_mult0000_submult_1_21_CYSELF_6682,
      O => sdft_Mmult_im64_mult0000_submult_1_21_CYMUXF2_6677
    );
  sdft_Mmult_im64_mult0000_submult_1_21_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_10_Madd_cy_20_Q,
      O => sdft_Mmult_im64_mult0000_submult_1_21_CYINIT_6695
    );
  sdft_Mmult_im64_mult0000_submult_1_21_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X49Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_4,
      O => sdft_Mmult_im64_mult0000_submult_1_21_CY0F_6694
    );
  sdft_Mmult_im64_mult0000_submult_1_21_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(21),
      O => sdft_Mmult_im64_mult0000_submult_1_21_CYSELF_6682
    );
  sdft_Mmult_im64_mult0000_submult_1_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_21_XORG_6684,
      O => sdft_Mmult_im64_mult0000_submult_1_22
    );
  sdft_Mmult_im64_mult0000_submult_1_21_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y54"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_10_Madd_cy_21_Q,
      I1 => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(22),
      O => sdft_Mmult_im64_mult0000_submult_1_21_XORG_6684
    );
  sdft_Mmult_im64_mult0000_submult_1_21_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_21_CYMUXFAST_6681,
      O => sdft_Mmult_im64_mult0000_submult_10_Madd_cy_22_Q
    );
  sdft_Mmult_im64_mult0000_submult_1_21_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_10_Madd_cy_20_Q,
      O => sdft_Mmult_im64_mult0000_submult_1_21_FASTCARRY_6679
    );
  sdft_Mmult_im64_mult0000_submult_1_21_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y54"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_1_21_CYSELG_6668,
      I1 => sdft_Mmult_im64_mult0000_submult_1_21_CYSELF_6682,
      O => sdft_Mmult_im64_mult0000_submult_1_21_CYAND_6680
    );
  sdft_Mmult_im64_mult0000_submult_1_21_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y54"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_1_21_CYMUXG2_6678,
      IB => sdft_Mmult_im64_mult0000_submult_1_21_FASTCARRY_6679,
      SEL => sdft_Mmult_im64_mult0000_submult_1_21_CYAND_6680,
      O => sdft_Mmult_im64_mult0000_submult_1_21_CYMUXFAST_6681
    );
  sdft_Mmult_im64_mult0000_submult_1_21_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y54"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_1_21_CY0G_6676,
      IB => sdft_Mmult_im64_mult0000_submult_1_21_CYMUXF2_6677,
      SEL => sdft_Mmult_im64_mult0000_submult_1_21_CYSELG_6668,
      O => sdft_Mmult_im64_mult0000_submult_1_21_CYMUXG2_6678
    );
  sdft_Mmult_im64_mult0000_submult_1_21_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X49Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_5,
      O => sdft_Mmult_im64_mult0000_submult_1_21_CY0G_6676
    );
  sdft_Mmult_im64_mult0000_submult_1_21_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(22),
      O => sdft_Mmult_im64_mult0000_submult_1_21_CYSELG_6668
    );
  sdft_s1_re_22_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_22_XORF_6373,
      O => sdft_s1_re_22_DXMUX_6375
    );
  sdft_s1_re_22_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y75"
    )
    port map (
      I0 => sdft_s1_re_22_CYINIT_6372,
      I1 => sdft_Madd_s1_re_add0000_lut(22),
      O => sdft_s1_re_22_XORF_6373
    );
  sdft_s1_re_22_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y75"
    )
    port map (
      IA => sdft_s1_re_22_CY0F_6371,
      IB => sdft_s1_re_22_CYINIT_6372,
      SEL => sdft_s1_re_22_CYSELF_6354,
      O => sdft_Madd_s1_re_add0000_cy_22_Q
    );
  sdft_s1_re_22_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y75"
    )
    port map (
      IA => sdft_s1_re_22_CY0F_6371,
      IB => sdft_s1_re_22_CY0F_6371,
      SEL => sdft_s1_re_22_CYSELF_6354,
      O => sdft_s1_re_22_CYMUXF2_6349
    );
  sdft_s1_re_22_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_s1_re_add0000_cy_21_Q,
      O => sdft_s1_re_22_CYINIT_6372
    );
  sdft_s1_re_22_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X52Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => data_6_IBUF_4044,
      O => sdft_s1_re_22_CY0F_6371
    );
  sdft_s1_re_22_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_s1_re_add0000_lut(22),
      O => sdft_s1_re_22_CYSELF_6354
    );
  sdft_s1_re_22_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_22_XORG_6356,
      O => sdft_s1_re_22_DYMUX_6358
    );
  sdft_s1_re_22_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y75"
    )
    port map (
      I0 => sdft_Madd_s1_re_add0000_cy_22_Q,
      I1 => sdft_Madd_s1_re_add0000_lut(23),
      O => sdft_s1_re_22_XORG_6356
    );
  sdft_s1_re_22_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_22_CYMUXFAST_6353,
      O => sdft_Madd_s1_re_add0000_cy_23_Q
    );
  sdft_s1_re_22_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X52Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_s1_re_add0000_cy_21_Q,
      O => sdft_s1_re_22_FASTCARRY_6351
    );
  sdft_s1_re_22_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X52Y75"
    )
    port map (
      I0 => sdft_s1_re_22_CYSELG_6340,
      I1 => sdft_s1_re_22_CYSELF_6354,
      O => sdft_s1_re_22_CYAND_6352
    );
  sdft_s1_re_22_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X52Y75"
    )
    port map (
      IA => sdft_s1_re_22_CYMUXG2_6350,
      IB => sdft_s1_re_22_FASTCARRY_6351,
      SEL => sdft_s1_re_22_CYAND_6352,
      O => sdft_s1_re_22_CYMUXFAST_6353
    );
  sdft_s1_re_22_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y75"
    )
    port map (
      IA => sdft_s1_re_22_CY0G_6348,
      IB => sdft_s1_re_22_CYMUXF2_6349,
      SEL => sdft_s1_re_22_CYSELG_6340,
      O => sdft_s1_re_22_CYMUXG2_6350
    );
  sdft_s1_re_22_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X52Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => data_7_IBUF_4046,
      O => sdft_s1_re_22_CY0G_6348
    );
  sdft_s1_re_22_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X52Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_s1_re_add0000_lut(23),
      O => sdft_s1_re_22_CYSELG_6340
    );
  sdft_s1_re_22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_s1_re_22_CLKINV_6338
    );
  sdft_s1_re_22_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF1,
      O => sdft_s1_re_22_CEINV_6337
    );
  sdft_s1_re_30_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_30_XORF_6577,
      O => sdft_s1_re_30_DXMUX_6579
    );
  sdft_s1_re_30_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y79"
    )
    port map (
      I0 => sdft_s1_re_30_CYINIT_6576,
      I1 => sdft_Madd_s1_re_add0000_lut(30),
      O => sdft_s1_re_30_XORF_6577
    );
  sdft_s1_re_30_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y79"
    )
    port map (
      IA => sdft_s1_re_30_CY0F_6575,
      IB => sdft_s1_re_30_CYINIT_6576,
      SEL => sdft_s1_re_30_CYSELF_6567,
      O => sdft_Madd_s1_re_add0000_cy_30_Q
    );
  sdft_s1_re_30_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_28_CYMUXFAST_6512,
      O => sdft_s1_re_30_CYINIT_6576
    );
  sdft_s1_re_30_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X52Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => data_14_IBUF_4072,
      O => sdft_s1_re_30_CY0F_6575
    );
  sdft_s1_re_30_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_s1_re_add0000_lut(30),
      O => sdft_s1_re_30_CYSELF_6567
    );
  sdft_s1_re_30_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_30_XORG_6559,
      O => sdft_s1_re_30_DYMUX_6561
    );
  sdft_s1_re_30_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y79"
    )
    port map (
      I0 => sdft_Madd_s1_re_add0000_cy_30_Q,
      I1 => sdft_Madd_s1_re_add0000_lut(31),
      O => sdft_s1_re_30_XORG_6559
    );
  sdft_s1_re_30_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_s1_re_30_CLKINV_6549
    );
  sdft_s1_re_30_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF1,
      O => sdft_s1_re_30_CEINV_6548
    );
  sdft_Mmult_re64_mult00000_Madd_lut_36_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X54Y76"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_1_19,
      ADR1 => sdft_Mmult_re64_mult0000_submult_0_36,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00000_Madd_lut(36)
    );
  sdft_s1_re_24_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_24_XORF_6426,
      O => sdft_s1_re_24_DXMUX_6428
    );
  sdft_s1_re_24_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y76"
    )
    port map (
      I0 => sdft_s1_re_24_CYINIT_6425,
      I1 => sdft_Madd_s1_re_add0000_lut(24),
      O => sdft_s1_re_24_XORF_6426
    );
  sdft_s1_re_24_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y76"
    )
    port map (
      IA => sdft_s1_re_24_CY0F_6424,
      IB => sdft_s1_re_24_CYINIT_6425,
      SEL => sdft_s1_re_24_CYSELF_6407,
      O => sdft_Madd_s1_re_add0000_cy_24_Q
    );
  sdft_s1_re_24_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y76"
    )
    port map (
      IA => sdft_s1_re_24_CY0F_6424,
      IB => sdft_s1_re_24_CY0F_6424,
      SEL => sdft_s1_re_24_CYSELF_6407,
      O => sdft_s1_re_24_CYMUXF2_6402
    );
  sdft_s1_re_24_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_s1_re_add0000_cy_23_Q,
      O => sdft_s1_re_24_CYINIT_6425
    );
  sdft_s1_re_24_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X52Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => data_8_IBUF_4051,
      O => sdft_s1_re_24_CY0F_6424
    );
  sdft_s1_re_24_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_s1_re_add0000_lut(24),
      O => sdft_s1_re_24_CYSELF_6407
    );
  sdft_s1_re_24_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_24_XORG_6409,
      O => sdft_s1_re_24_DYMUX_6411
    );
  sdft_s1_re_24_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y76"
    )
    port map (
      I0 => sdft_Madd_s1_re_add0000_cy_24_Q,
      I1 => sdft_Madd_s1_re_add0000_lut(25),
      O => sdft_s1_re_24_XORG_6409
    );
  sdft_s1_re_24_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_24_CYMUXFAST_6406,
      O => sdft_Madd_s1_re_add0000_cy_25_Q
    );
  sdft_s1_re_24_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X52Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_s1_re_add0000_cy_23_Q,
      O => sdft_s1_re_24_FASTCARRY_6404
    );
  sdft_s1_re_24_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X52Y76"
    )
    port map (
      I0 => sdft_s1_re_24_CYSELG_6393,
      I1 => sdft_s1_re_24_CYSELF_6407,
      O => sdft_s1_re_24_CYAND_6405
    );
  sdft_s1_re_24_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X52Y76"
    )
    port map (
      IA => sdft_s1_re_24_CYMUXG2_6403,
      IB => sdft_s1_re_24_FASTCARRY_6404,
      SEL => sdft_s1_re_24_CYAND_6405,
      O => sdft_s1_re_24_CYMUXFAST_6406
    );
  sdft_s1_re_24_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y76"
    )
    port map (
      IA => sdft_s1_re_24_CY0G_6401,
      IB => sdft_s1_re_24_CYMUXF2_6402,
      SEL => sdft_s1_re_24_CYSELG_6393,
      O => sdft_s1_re_24_CYMUXG2_6403
    );
  sdft_s1_re_24_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X52Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => data_9_IBUF_4053,
      O => sdft_s1_re_24_CY0G_6401
    );
  sdft_s1_re_24_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X52Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_s1_re_add0000_lut(25),
      O => sdft_s1_re_24_CYSELG_6393
    );
  sdft_s1_re_24_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_s1_re_24_CLKINV_6391
    );
  sdft_s1_re_24_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF1,
      O => sdft_s1_re_24_CEINV_6390
    );
  sdft_s1_re_28_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_28_XORF_6532,
      O => sdft_s1_re_28_DXMUX_6534
    );
  sdft_s1_re_28_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y78"
    )
    port map (
      I0 => sdft_s1_re_28_CYINIT_6531,
      I1 => sdft_Madd_s1_re_add0000_lut(28),
      O => sdft_s1_re_28_XORF_6532
    );
  sdft_s1_re_28_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y78"
    )
    port map (
      IA => sdft_s1_re_28_CY0F_6530,
      IB => sdft_s1_re_28_CYINIT_6531,
      SEL => sdft_s1_re_28_CYSELF_6513,
      O => sdft_Madd_s1_re_add0000_cy_28_Q
    );
  sdft_s1_re_28_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y78"
    )
    port map (
      IA => sdft_s1_re_28_CY0F_6530,
      IB => sdft_s1_re_28_CY0F_6530,
      SEL => sdft_s1_re_28_CYSELF_6513,
      O => sdft_s1_re_28_CYMUXF2_6508
    );
  sdft_s1_re_28_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_s1_re_add0000_cy_27_Q,
      O => sdft_s1_re_28_CYINIT_6531
    );
  sdft_s1_re_28_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X52Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => data_12_IBUF_4065,
      O => sdft_s1_re_28_CY0F_6530
    );
  sdft_s1_re_28_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_s1_re_add0000_lut(28),
      O => sdft_s1_re_28_CYSELF_6513
    );
  sdft_s1_re_28_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_28_XORG_6515,
      O => sdft_s1_re_28_DYMUX_6517
    );
  sdft_s1_re_28_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y78"
    )
    port map (
      I0 => sdft_Madd_s1_re_add0000_cy_28_Q,
      I1 => sdft_Madd_s1_re_add0000_lut(29),
      O => sdft_s1_re_28_XORG_6515
    );
  sdft_s1_re_28_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X52Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_s1_re_add0000_cy_27_Q,
      O => sdft_s1_re_28_FASTCARRY_6510
    );
  sdft_s1_re_28_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X52Y78"
    )
    port map (
      I0 => sdft_s1_re_28_CYSELG_6499,
      I1 => sdft_s1_re_28_CYSELF_6513,
      O => sdft_s1_re_28_CYAND_6511
    );
  sdft_s1_re_28_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X52Y78"
    )
    port map (
      IA => sdft_s1_re_28_CYMUXG2_6509,
      IB => sdft_s1_re_28_FASTCARRY_6510,
      SEL => sdft_s1_re_28_CYAND_6511,
      O => sdft_s1_re_28_CYMUXFAST_6512
    );
  sdft_s1_re_28_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y78"
    )
    port map (
      IA => sdft_s1_re_28_CY0G_6507,
      IB => sdft_s1_re_28_CYMUXF2_6508,
      SEL => sdft_s1_re_28_CYSELG_6499,
      O => sdft_s1_re_28_CYMUXG2_6509
    );
  sdft_s1_re_28_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X52Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => data_13_IBUF_4067,
      O => sdft_s1_re_28_CY0G_6507
    );
  sdft_s1_re_28_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X52Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Madd_s1_re_add0000_lut(29),
      O => sdft_s1_re_28_CYSELG_6499
    );
  sdft_s1_re_28_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_s1_re_28_CLKINV_6497
    );
  sdft_s1_re_28_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF1,
      O => sdft_s1_re_28_CEINV_6496
    );
  sdft_Mmult_re64_mult00000_Madd_lut_33_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X54Y75"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_16,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0000_submult_0_33,
      O => sdft_Mmult_re64_mult00000_Madd_lut(33)
    );
  sdft_Mmult_im64_mult0000_submult_1_17_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_17_XORF_6618,
      O => sdft_Mmult_im64_mult0000_submult_1_17
    );
  sdft_Mmult_im64_mult0000_submult_1_17_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y52"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_1_17_CYINIT_6617,
      I1 => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(17),
      O => sdft_Mmult_im64_mult0000_submult_1_17_XORF_6618
    );
  sdft_Mmult_im64_mult0000_submult_1_17_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y52"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_1_17_CY0F_6616,
      IB => sdft_Mmult_im64_mult0000_submult_1_17_CYINIT_6617,
      SEL => sdft_Mmult_im64_mult0000_submult_1_17_CYSELF_6608,
      O => sdft_Mmult_im64_mult0000_submult_10_Madd_cy_17_Q
    );
  sdft_Mmult_im64_mult0000_submult_1_17_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_17_BXINV_6606,
      O => sdft_Mmult_im64_mult0000_submult_1_17_CYINIT_6617
    );
  sdft_Mmult_im64_mult0000_submult_1_17_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X49Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_0,
      O => sdft_Mmult_im64_mult0000_submult_1_17_CY0F_6616
    );
  sdft_Mmult_im64_mult0000_submult_1_17_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(17),
      O => sdft_Mmult_im64_mult0000_submult_1_17_CYSELF_6608
    );
  sdft_Mmult_im64_mult0000_submult_1_17_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0000_submult_1_17_BXINV_6606
    );
  sdft_Mmult_im64_mult0000_submult_1_17_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_17_XORG_6604,
      O => sdft_Mmult_im64_mult0000_submult_1_18
    );
  sdft_Mmult_im64_mult0000_submult_1_17_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y52"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_10_Madd_cy_17_Q,
      I1 => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(18),
      O => sdft_Mmult_im64_mult0000_submult_1_17_XORG_6604
    );
  sdft_Mmult_im64_mult0000_submult_1_17_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_17_CYMUXG_6603,
      O => sdft_Mmult_im64_mult0000_submult_10_Madd_cy_18_Q
    );
  sdft_Mmult_im64_mult0000_submult_1_17_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X49Y52"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_1_17_CY0G_6601,
      IB => sdft_Mmult_im64_mult0000_submult_10_Madd_cy_17_Q,
      SEL => sdft_Mmult_im64_mult0000_submult_1_17_CYSELG_6593,
      O => sdft_Mmult_im64_mult0000_submult_1_17_CYMUXG_6603
    );
  sdft_Mmult_im64_mult0000_submult_1_17_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X49Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_1,
      O => sdft_Mmult_im64_mult0000_submult_1_17_CY0G_6601
    );
  sdft_Mmult_im64_mult0000_submult_1_17_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(18),
      O => sdft_Mmult_im64_mult0000_submult_1_17_CYSELG_6593
    );
  sdft_Mmult_im64_mult0000_submult_1_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_19_XORF_6657,
      O => sdft_Mmult_im64_mult0000_submult_1_19
    );
  sdft_Mmult_im64_mult0000_submult_1_19_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y53"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_1_19_CYINIT_6656,
      I1 => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(19),
      O => sdft_Mmult_im64_mult0000_submult_1_19_XORF_6657
    );
  sdft_Mmult_im64_mult0000_submult_1_19_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y53"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_1_19_CY0F_6655,
      IB => sdft_Mmult_im64_mult0000_submult_1_19_CYINIT_6656,
      SEL => sdft_Mmult_im64_mult0000_submult_1_19_CYSELF_6643,
      O => sdft_Mmult_im64_mult0000_submult_10_Madd_cy_19_Q
    );
  sdft_Mmult_im64_mult0000_submult_1_19_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y53"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_1_19_CY0F_6655,
      IB => sdft_Mmult_im64_mult0000_submult_1_19_CY0F_6655,
      SEL => sdft_Mmult_im64_mult0000_submult_1_19_CYSELF_6643,
      O => sdft_Mmult_im64_mult0000_submult_1_19_CYMUXF2_6638
    );
  sdft_Mmult_im64_mult0000_submult_1_19_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_10_Madd_cy_18_Q,
      O => sdft_Mmult_im64_mult0000_submult_1_19_CYINIT_6656
    );
  sdft_Mmult_im64_mult0000_submult_1_19_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X49Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_2,
      O => sdft_Mmult_im64_mult0000_submult_1_19_CY0F_6655
    );
  sdft_Mmult_im64_mult0000_submult_1_19_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(19),
      O => sdft_Mmult_im64_mult0000_submult_1_19_CYSELF_6643
    );
  sdft_Mmult_im64_mult0000_submult_1_19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_19_XORG_6645,
      O => sdft_Mmult_im64_mult0000_submult_1_20
    );
  sdft_Mmult_im64_mult0000_submult_1_19_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y53"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_10_Madd_cy_19_Q,
      I1 => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(20),
      O => sdft_Mmult_im64_mult0000_submult_1_19_XORG_6645
    );
  sdft_Mmult_im64_mult0000_submult_1_19_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_19_CYMUXFAST_6642,
      O => sdft_Mmult_im64_mult0000_submult_10_Madd_cy_20_Q
    );
  sdft_Mmult_im64_mult0000_submult_1_19_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_10_Madd_cy_18_Q,
      O => sdft_Mmult_im64_mult0000_submult_1_19_FASTCARRY_6640
    );
  sdft_Mmult_im64_mult0000_submult_1_19_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y53"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_1_19_CYSELG_6629,
      I1 => sdft_Mmult_im64_mult0000_submult_1_19_CYSELF_6643,
      O => sdft_Mmult_im64_mult0000_submult_1_19_CYAND_6641
    );
  sdft_Mmult_im64_mult0000_submult_1_19_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y53"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_1_19_CYMUXG2_6639,
      IB => sdft_Mmult_im64_mult0000_submult_1_19_FASTCARRY_6640,
      SEL => sdft_Mmult_im64_mult0000_submult_1_19_CYAND_6641,
      O => sdft_Mmult_im64_mult0000_submult_1_19_CYMUXFAST_6642
    );
  sdft_Mmult_im64_mult0000_submult_1_19_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y53"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_1_19_CY0G_6637,
      IB => sdft_Mmult_im64_mult0000_submult_1_19_CYMUXF2_6638,
      SEL => sdft_Mmult_im64_mult0000_submult_1_19_CYSELG_6629,
      O => sdft_Mmult_im64_mult0000_submult_1_19_CYMUXG2_6639
    );
  sdft_Mmult_im64_mult0000_submult_1_19_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X49Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_3,
      O => sdft_Mmult_im64_mult0000_submult_1_19_CY0G_6637
    );
  sdft_Mmult_im64_mult0000_submult_1_19_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(20),
      O => sdft_Mmult_im64_mult0000_submult_1_19_CYSELG_6629
    );
  sdft_s1_re_7 : X_FF
    generic map(
      LOC => "SLICE_X53Y67",
      INIT => '0'
    )
    port map (
      I => sdft_s1_re_6_DYMUX_8142,
      CE => sdft_s1_re_6_CEINV_8121,
      CLK => sdft_s1_re_6_CLKINV_8122,
      SET => GND,
      RST => GND,
      O => sdft_s1_re_7_4328
    );
  sdft_Mmult_im64_mult0000_submult_1_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_23_XORF_6735,
      O => sdft_Mmult_im64_mult0000_submult_1_23
    );
  sdft_Mmult_im64_mult0000_submult_1_23_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y55"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_1_23_CYINIT_6734,
      I1 => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(23),
      O => sdft_Mmult_im64_mult0000_submult_1_23_XORF_6735
    );
  sdft_Mmult_im64_mult0000_submult_1_23_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y55"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_1_23_CY0F_6733,
      IB => sdft_Mmult_im64_mult0000_submult_1_23_CYINIT_6734,
      SEL => sdft_Mmult_im64_mult0000_submult_1_23_CYSELF_6721,
      O => sdft_Mmult_im64_mult0000_submult_10_Madd_cy_23_Q
    );
  sdft_Mmult_im64_mult0000_submult_1_23_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y55"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_1_23_CY0F_6733,
      IB => sdft_Mmult_im64_mult0000_submult_1_23_CY0F_6733,
      SEL => sdft_Mmult_im64_mult0000_submult_1_23_CYSELF_6721,
      O => sdft_Mmult_im64_mult0000_submult_1_23_CYMUXF2_6716
    );
  sdft_Mmult_im64_mult0000_submult_1_23_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_10_Madd_cy_22_Q,
      O => sdft_Mmult_im64_mult0000_submult_1_23_CYINIT_6734
    );
  sdft_Mmult_im64_mult0000_submult_1_23_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X49Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_6,
      O => sdft_Mmult_im64_mult0000_submult_1_23_CY0F_6733
    );
  sdft_Mmult_im64_mult0000_submult_1_23_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(23),
      O => sdft_Mmult_im64_mult0000_submult_1_23_CYSELF_6721
    );
  sdft_Mmult_im64_mult0000_submult_1_23_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_23_XORG_6723,
      O => sdft_Mmult_im64_mult0000_submult_1_24
    );
  sdft_Mmult_im64_mult0000_submult_1_23_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y55"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_10_Madd_cy_23_Q,
      I1 => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(24),
      O => sdft_Mmult_im64_mult0000_submult_1_23_XORG_6723
    );
  sdft_Mmult_im64_mult0000_submult_1_23_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_23_CYMUXFAST_6720,
      O => sdft_Mmult_im64_mult0000_submult_10_Madd_cy_24_Q
    );
  sdft_Mmult_im64_mult0000_submult_1_23_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_10_Madd_cy_22_Q,
      O => sdft_Mmult_im64_mult0000_submult_1_23_FASTCARRY_6718
    );
  sdft_Mmult_im64_mult0000_submult_1_23_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y55"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_1_23_CYSELG_6707,
      I1 => sdft_Mmult_im64_mult0000_submult_1_23_CYSELF_6721,
      O => sdft_Mmult_im64_mult0000_submult_1_23_CYAND_6719
    );
  sdft_Mmult_im64_mult0000_submult_1_23_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y55"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_1_23_CYMUXG2_6717,
      IB => sdft_Mmult_im64_mult0000_submult_1_23_FASTCARRY_6718,
      SEL => sdft_Mmult_im64_mult0000_submult_1_23_CYAND_6719,
      O => sdft_Mmult_im64_mult0000_submult_1_23_CYMUXFAST_6720
    );
  sdft_Mmult_im64_mult0000_submult_1_23_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y55"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_1_23_CY0G_6715,
      IB => sdft_Mmult_im64_mult0000_submult_1_23_CYMUXF2_6716,
      SEL => sdft_Mmult_im64_mult0000_submult_1_23_CYSELG_6707,
      O => sdft_Mmult_im64_mult0000_submult_1_23_CYMUXG2_6717
    );
  sdft_Mmult_im64_mult0000_submult_1_23_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X49Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_7,
      O => sdft_Mmult_im64_mult0000_submult_1_23_CY0G_6715
    );
  sdft_Mmult_im64_mult0000_submult_1_23_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(24),
      O => sdft_Mmult_im64_mult0000_submult_1_23_CYSELG_6707
    );
  sdft_Mmult_re64_mult00000_Madd_lut_32_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X54Y74"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_15,
      ADR1 => sdft_Mmult_re64_mult0000_submult_0_32,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00000_Madd_lut(32)
    );
  sdft_Mmult_re64_mult0000_submult_1_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_25_XORF_7036,
      O => sdft_Mmult_re64_mult0000_submult_1_25
    );
  sdft_Mmult_re64_mult0000_submult_1_25_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y79"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_1_25_CYINIT_7035,
      I1 => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(25),
      O => sdft_Mmult_re64_mult0000_submult_1_25_XORF_7036
    );
  sdft_Mmult_re64_mult0000_submult_1_25_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y79"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_1_25_CY0F_7034,
      IB => sdft_Mmult_re64_mult0000_submult_1_25_CYINIT_7035,
      SEL => sdft_Mmult_re64_mult0000_submult_1_25_CYSELF_7022,
      O => sdft_Mmult_re64_mult0000_submult_10_Madd_cy_25_Q
    );
  sdft_Mmult_re64_mult0000_submult_1_25_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y79"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_1_25_CY0F_7034,
      IB => sdft_Mmult_re64_mult0000_submult_1_25_CY0F_7034,
      SEL => sdft_Mmult_re64_mult0000_submult_1_25_CYSELF_7022,
      O => sdft_Mmult_re64_mult0000_submult_1_25_CYMUXF2_7017
    );
  sdft_Mmult_re64_mult0000_submult_1_25_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_10_Madd_cy_24_Q,
      O => sdft_Mmult_re64_mult0000_submult_1_25_CYINIT_7035
    );
  sdft_Mmult_re64_mult0000_submult_1_25_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X49Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_8,
      O => sdft_Mmult_re64_mult0000_submult_1_25_CY0F_7034
    );
  sdft_Mmult_re64_mult0000_submult_1_25_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(25),
      O => sdft_Mmult_re64_mult0000_submult_1_25_CYSELF_7022
    );
  sdft_Mmult_re64_mult0000_submult_1_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_25_XORG_7024,
      O => sdft_Mmult_re64_mult0000_submult_1_26
    );
  sdft_Mmult_re64_mult0000_submult_1_25_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y79"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_10_Madd_cy_25_Q,
      I1 => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(26),
      O => sdft_Mmult_re64_mult0000_submult_1_25_XORG_7024
    );
  sdft_Mmult_re64_mult0000_submult_1_25_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_25_CYMUXFAST_7021,
      O => sdft_Mmult_re64_mult0000_submult_10_Madd_cy_26_Q
    );
  sdft_Mmult_re64_mult0000_submult_1_25_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_10_Madd_cy_24_Q,
      O => sdft_Mmult_re64_mult0000_submult_1_25_FASTCARRY_7019
    );
  sdft_Mmult_re64_mult0000_submult_1_25_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y79"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_1_25_CYSELG_7008,
      I1 => sdft_Mmult_re64_mult0000_submult_1_25_CYSELF_7022,
      O => sdft_Mmult_re64_mult0000_submult_1_25_CYAND_7020
    );
  sdft_Mmult_re64_mult0000_submult_1_25_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y79"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_1_25_CYMUXG2_7018,
      IB => sdft_Mmult_re64_mult0000_submult_1_25_FASTCARRY_7019,
      SEL => sdft_Mmult_re64_mult0000_submult_1_25_CYAND_7020,
      O => sdft_Mmult_re64_mult0000_submult_1_25_CYMUXFAST_7021
    );
  sdft_Mmult_re64_mult0000_submult_1_25_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y79"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_1_25_CY0G_7016,
      IB => sdft_Mmult_re64_mult0000_submult_1_25_CYMUXF2_7017,
      SEL => sdft_Mmult_re64_mult0000_submult_1_25_CYSELG_7008,
      O => sdft_Mmult_re64_mult0000_submult_1_25_CYMUXG2_7018
    );
  sdft_Mmult_re64_mult0000_submult_1_25_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X49Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_9,
      O => sdft_Mmult_re64_mult0000_submult_1_25_CY0G_7016
    );
  sdft_Mmult_re64_mult0000_submult_1_25_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(26),
      O => sdft_Mmult_re64_mult0000_submult_1_25_CYSELG_7008
    );
  sdft_Mmult_im64_mult0000_submult_1_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y58",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_29_XORF_6844,
      O => sdft_Mmult_im64_mult0000_submult_1_29
    );
  sdft_Mmult_im64_mult0000_submult_1_29_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y58"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_1_29_CYINIT_6843,
      I1 => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(29),
      O => sdft_Mmult_im64_mult0000_submult_1_29_XORF_6844
    );
  sdft_Mmult_im64_mult0000_submult_1_29_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y58"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_1_29_CY0F_6842,
      IB => sdft_Mmult_im64_mult0000_submult_1_29_CYINIT_6843,
      SEL => sdft_Mmult_im64_mult0000_submult_1_29_CYSELF_6834,
      O => sdft_Mmult_im64_mult0000_submult_10_Madd_cy_29_Q
    );
  sdft_Mmult_im64_mult0000_submult_1_29_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y58",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_27_CYMUXFAST_6798,
      O => sdft_Mmult_im64_mult0000_submult_1_29_CYINIT_6843
    );
  sdft_Mmult_im64_mult0000_submult_1_29_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X49Y58",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_12,
      O => sdft_Mmult_im64_mult0000_submult_1_29_CY0F_6842
    );
  sdft_Mmult_im64_mult0000_submult_1_29_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y58",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(29),
      O => sdft_Mmult_im64_mult0000_submult_1_29_CYSELF_6834
    );
  sdft_Mmult_im64_mult0000_submult_1_29_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y58",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_29_XORG_6831,
      O => sdft_Mmult_im64_mult0000_submult_1_30
    );
  sdft_Mmult_im64_mult0000_submult_1_29_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y58"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_10_Madd_cy_29_Q,
      I1 => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(30),
      O => sdft_Mmult_im64_mult0000_submult_1_29_XORG_6831
    );
  sdft_Mmult_im64_mult0000_submult_1_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y57",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_27_XORF_6813,
      O => sdft_Mmult_im64_mult0000_submult_1_27
    );
  sdft_Mmult_im64_mult0000_submult_1_27_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y57"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_1_27_CYINIT_6812,
      I1 => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(27),
      O => sdft_Mmult_im64_mult0000_submult_1_27_XORF_6813
    );
  sdft_Mmult_im64_mult0000_submult_1_27_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y57"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_1_27_CY0F_6811,
      IB => sdft_Mmult_im64_mult0000_submult_1_27_CYINIT_6812,
      SEL => sdft_Mmult_im64_mult0000_submult_1_27_CYSELF_6799,
      O => sdft_Mmult_im64_mult0000_submult_10_Madd_cy_27_Q
    );
  sdft_Mmult_im64_mult0000_submult_1_27_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y57"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_1_27_CY0F_6811,
      IB => sdft_Mmult_im64_mult0000_submult_1_27_CY0F_6811,
      SEL => sdft_Mmult_im64_mult0000_submult_1_27_CYSELF_6799,
      O => sdft_Mmult_im64_mult0000_submult_1_27_CYMUXF2_6794
    );
  sdft_Mmult_im64_mult0000_submult_1_27_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y57",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_10_Madd_cy_26_Q,
      O => sdft_Mmult_im64_mult0000_submult_1_27_CYINIT_6812
    );
  sdft_Mmult_im64_mult0000_submult_1_27_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X49Y57",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_10,
      O => sdft_Mmult_im64_mult0000_submult_1_27_CY0F_6811
    );
  sdft_Mmult_im64_mult0000_submult_1_27_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y57",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(27),
      O => sdft_Mmult_im64_mult0000_submult_1_27_CYSELF_6799
    );
  sdft_Mmult_im64_mult0000_submult_1_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y57",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_27_XORG_6801,
      O => sdft_Mmult_im64_mult0000_submult_1_28
    );
  sdft_Mmult_im64_mult0000_submult_1_27_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y57"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_10_Madd_cy_27_Q,
      I1 => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(28),
      O => sdft_Mmult_im64_mult0000_submult_1_27_XORG_6801
    );
  sdft_Mmult_im64_mult0000_submult_1_27_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y57",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_10_Madd_cy_26_Q,
      O => sdft_Mmult_im64_mult0000_submult_1_27_FASTCARRY_6796
    );
  sdft_Mmult_im64_mult0000_submult_1_27_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y57"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_1_27_CYSELG_6785,
      I1 => sdft_Mmult_im64_mult0000_submult_1_27_CYSELF_6799,
      O => sdft_Mmult_im64_mult0000_submult_1_27_CYAND_6797
    );
  sdft_Mmult_im64_mult0000_submult_1_27_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y57"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_1_27_CYMUXG2_6795,
      IB => sdft_Mmult_im64_mult0000_submult_1_27_FASTCARRY_6796,
      SEL => sdft_Mmult_im64_mult0000_submult_1_27_CYAND_6797,
      O => sdft_Mmult_im64_mult0000_submult_1_27_CYMUXFAST_6798
    );
  sdft_Mmult_im64_mult0000_submult_1_27_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y57"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_1_27_CY0G_6793,
      IB => sdft_Mmult_im64_mult0000_submult_1_27_CYMUXF2_6794,
      SEL => sdft_Mmult_im64_mult0000_submult_1_27_CYSELG_6785,
      O => sdft_Mmult_im64_mult0000_submult_1_27_CYMUXG2_6795
    );
  sdft_Mmult_im64_mult0000_submult_1_27_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X49Y57",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_11,
      O => sdft_Mmult_im64_mult0000_submult_1_27_CY0G_6793
    );
  sdft_Mmult_im64_mult0000_submult_1_27_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y57",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(28),
      O => sdft_Mmult_im64_mult0000_submult_1_27_CYSELG_6785
    );
  sdft_Mmult_re64_mult00000_Madd_lut_37_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X54Y77"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0000_submult_1_20,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0000_submult_0_37,
      O => sdft_Mmult_re64_mult00000_Madd_lut(37)
    );
  sdft_Mmult_re64_mult0000_submult_1_17_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_17_XORF_6880,
      O => sdft_Mmult_re64_mult0000_submult_1_17
    );
  sdft_Mmult_re64_mult0000_submult_1_17_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y75"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_1_17_CYINIT_6879,
      I1 => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(17),
      O => sdft_Mmult_re64_mult0000_submult_1_17_XORF_6880
    );
  sdft_Mmult_re64_mult0000_submult_1_17_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y75"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_1_17_CY0F_6878,
      IB => sdft_Mmult_re64_mult0000_submult_1_17_CYINIT_6879,
      SEL => sdft_Mmult_re64_mult0000_submult_1_17_CYSELF_6870,
      O => sdft_Mmult_re64_mult0000_submult_10_Madd_cy_17_Q
    );
  sdft_Mmult_re64_mult0000_submult_1_17_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_17_BXINV_6868,
      O => sdft_Mmult_re64_mult0000_submult_1_17_CYINIT_6879
    );
  sdft_Mmult_re64_mult0000_submult_1_17_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X49Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_0,
      O => sdft_Mmult_re64_mult0000_submult_1_17_CY0F_6878
    );
  sdft_Mmult_re64_mult0000_submult_1_17_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(17),
      O => sdft_Mmult_re64_mult0000_submult_1_17_CYSELF_6870
    );
  sdft_Mmult_re64_mult0000_submult_1_17_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0000_submult_1_17_BXINV_6868
    );
  sdft_Mmult_re64_mult0000_submult_1_17_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_17_XORG_6866,
      O => sdft_Mmult_re64_mult0000_submult_1_18
    );
  sdft_Mmult_re64_mult0000_submult_1_17_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y75"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_10_Madd_cy_17_Q,
      I1 => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(18),
      O => sdft_Mmult_re64_mult0000_submult_1_17_XORG_6866
    );
  sdft_Mmult_re64_mult0000_submult_1_17_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_17_CYMUXG_6865,
      O => sdft_Mmult_re64_mult0000_submult_10_Madd_cy_18_Q
    );
  sdft_Mmult_re64_mult0000_submult_1_17_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X49Y75"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_1_17_CY0G_6863,
      IB => sdft_Mmult_re64_mult0000_submult_10_Madd_cy_17_Q,
      SEL => sdft_Mmult_re64_mult0000_submult_1_17_CYSELG_6855,
      O => sdft_Mmult_re64_mult0000_submult_1_17_CYMUXG_6865
    );
  sdft_Mmult_re64_mult0000_submult_1_17_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X49Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_1,
      O => sdft_Mmult_re64_mult0000_submult_1_17_CY0G_6863
    );
  sdft_Mmult_re64_mult0000_submult_1_17_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(18),
      O => sdft_Mmult_re64_mult0000_submult_1_17_CYSELG_6855
    );
  sdft_Mmult_re64_mult0000_submult_1_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_23_XORF_6997,
      O => sdft_Mmult_re64_mult0000_submult_1_23
    );
  sdft_Mmult_re64_mult0000_submult_1_23_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y78"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_1_23_CYINIT_6996,
      I1 => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(23),
      O => sdft_Mmult_re64_mult0000_submult_1_23_XORF_6997
    );
  sdft_Mmult_re64_mult0000_submult_1_23_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y78"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_1_23_CY0F_6995,
      IB => sdft_Mmult_re64_mult0000_submult_1_23_CYINIT_6996,
      SEL => sdft_Mmult_re64_mult0000_submult_1_23_CYSELF_6983,
      O => sdft_Mmult_re64_mult0000_submult_10_Madd_cy_23_Q
    );
  sdft_Mmult_re64_mult0000_submult_1_23_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y78"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_1_23_CY0F_6995,
      IB => sdft_Mmult_re64_mult0000_submult_1_23_CY0F_6995,
      SEL => sdft_Mmult_re64_mult0000_submult_1_23_CYSELF_6983,
      O => sdft_Mmult_re64_mult0000_submult_1_23_CYMUXF2_6978
    );
  sdft_Mmult_re64_mult0000_submult_1_23_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_10_Madd_cy_22_Q,
      O => sdft_Mmult_re64_mult0000_submult_1_23_CYINIT_6996
    );
  sdft_Mmult_re64_mult0000_submult_1_23_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X49Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_6,
      O => sdft_Mmult_re64_mult0000_submult_1_23_CY0F_6995
    );
  sdft_Mmult_re64_mult0000_submult_1_23_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(23),
      O => sdft_Mmult_re64_mult0000_submult_1_23_CYSELF_6983
    );
  sdft_Mmult_re64_mult0000_submult_1_23_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_23_XORG_6985,
      O => sdft_Mmult_re64_mult0000_submult_1_24
    );
  sdft_Mmult_re64_mult0000_submult_1_23_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y78"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_10_Madd_cy_23_Q,
      I1 => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(24),
      O => sdft_Mmult_re64_mult0000_submult_1_23_XORG_6985
    );
  sdft_Mmult_re64_mult0000_submult_1_23_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_23_CYMUXFAST_6982,
      O => sdft_Mmult_re64_mult0000_submult_10_Madd_cy_24_Q
    );
  sdft_Mmult_re64_mult0000_submult_1_23_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_10_Madd_cy_22_Q,
      O => sdft_Mmult_re64_mult0000_submult_1_23_FASTCARRY_6980
    );
  sdft_Mmult_re64_mult0000_submult_1_23_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y78"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_1_23_CYSELG_6969,
      I1 => sdft_Mmult_re64_mult0000_submult_1_23_CYSELF_6983,
      O => sdft_Mmult_re64_mult0000_submult_1_23_CYAND_6981
    );
  sdft_Mmult_re64_mult0000_submult_1_23_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y78"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_1_23_CYMUXG2_6979,
      IB => sdft_Mmult_re64_mult0000_submult_1_23_FASTCARRY_6980,
      SEL => sdft_Mmult_re64_mult0000_submult_1_23_CYAND_6981,
      O => sdft_Mmult_re64_mult0000_submult_1_23_CYMUXFAST_6982
    );
  sdft_Mmult_re64_mult0000_submult_1_23_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y78"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_1_23_CY0G_6977,
      IB => sdft_Mmult_re64_mult0000_submult_1_23_CYMUXF2_6978,
      SEL => sdft_Mmult_re64_mult0000_submult_1_23_CYSELG_6969,
      O => sdft_Mmult_re64_mult0000_submult_1_23_CYMUXG2_6979
    );
  sdft_Mmult_re64_mult0000_submult_1_23_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X49Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_7,
      O => sdft_Mmult_re64_mult0000_submult_1_23_CY0G_6977
    );
  sdft_Mmult_re64_mult0000_submult_1_23_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(24),
      O => sdft_Mmult_re64_mult0000_submult_1_23_CYSELG_6969
    );
  sdft_Mmult_re64_mult00000_Madd_lut_39_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X54Y78"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0000_submult_1_22,
      ADR2 => sdft_Mmult_re64_mult0000_submult_0_39,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00000_Madd_lut(39)
    );
  sdft_Mmult_re64_mult0000_submult_1_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y81",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_29_XORF_7106,
      O => sdft_Mmult_re64_mult0000_submult_1_29
    );
  sdft_Mmult_re64_mult0000_submult_1_29_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y81"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_1_29_CYINIT_7105,
      I1 => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(29),
      O => sdft_Mmult_re64_mult0000_submult_1_29_XORF_7106
    );
  sdft_Mmult_re64_mult0000_submult_1_29_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y81"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_1_29_CY0F_7104,
      IB => sdft_Mmult_re64_mult0000_submult_1_29_CYINIT_7105,
      SEL => sdft_Mmult_re64_mult0000_submult_1_29_CYSELF_7096,
      O => sdft_Mmult_re64_mult0000_submult_10_Madd_cy_29_Q
    );
  sdft_Mmult_re64_mult0000_submult_1_29_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y81",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_27_CYMUXFAST_7060,
      O => sdft_Mmult_re64_mult0000_submult_1_29_CYINIT_7105
    );
  sdft_Mmult_re64_mult0000_submult_1_29_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X49Y81",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_12,
      O => sdft_Mmult_re64_mult0000_submult_1_29_CY0F_7104
    );
  sdft_Mmult_re64_mult0000_submult_1_29_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y81",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(29),
      O => sdft_Mmult_re64_mult0000_submult_1_29_CYSELF_7096
    );
  sdft_Mmult_re64_mult0000_submult_1_29_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y81",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_29_XORG_7093,
      O => sdft_Mmult_re64_mult0000_submult_1_30
    );
  sdft_Mmult_re64_mult0000_submult_1_29_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y81"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_10_Madd_cy_29_Q,
      I1 => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(30),
      O => sdft_Mmult_re64_mult0000_submult_1_29_XORG_7093
    );
  sdft_Mmult_re64_mult00000_Madd_lut_42_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X54Y79"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_0_42,
      ADR1 => sdft_Mmult_re64_mult0000_submult_1_25,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00000_Madd_lut(42)
    );
  sdft_Mmult_re64_mult00000_Madd_lut_40_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X54Y78"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_1_23,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_re64_mult0000_submult_0_40,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00000_Madd_lut(40)
    );
  sdft_Mmult_re64_mult0000_submult_1_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_19_XORF_6919,
      O => sdft_Mmult_re64_mult0000_submult_1_19
    );
  sdft_Mmult_re64_mult0000_submult_1_19_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y76"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_1_19_CYINIT_6918,
      I1 => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(19),
      O => sdft_Mmult_re64_mult0000_submult_1_19_XORF_6919
    );
  sdft_Mmult_re64_mult0000_submult_1_19_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y76"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_1_19_CY0F_6917,
      IB => sdft_Mmult_re64_mult0000_submult_1_19_CYINIT_6918,
      SEL => sdft_Mmult_re64_mult0000_submult_1_19_CYSELF_6905,
      O => sdft_Mmult_re64_mult0000_submult_10_Madd_cy_19_Q
    );
  sdft_Mmult_re64_mult0000_submult_1_19_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y76"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_1_19_CY0F_6917,
      IB => sdft_Mmult_re64_mult0000_submult_1_19_CY0F_6917,
      SEL => sdft_Mmult_re64_mult0000_submult_1_19_CYSELF_6905,
      O => sdft_Mmult_re64_mult0000_submult_1_19_CYMUXF2_6900
    );
  sdft_Mmult_re64_mult0000_submult_1_19_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_10_Madd_cy_18_Q,
      O => sdft_Mmult_re64_mult0000_submult_1_19_CYINIT_6918
    );
  sdft_Mmult_re64_mult0000_submult_1_19_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X49Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_2,
      O => sdft_Mmult_re64_mult0000_submult_1_19_CY0F_6917
    );
  sdft_Mmult_re64_mult0000_submult_1_19_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(19),
      O => sdft_Mmult_re64_mult0000_submult_1_19_CYSELF_6905
    );
  sdft_Mmult_re64_mult0000_submult_1_19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_19_XORG_6907,
      O => sdft_Mmult_re64_mult0000_submult_1_20
    );
  sdft_Mmult_re64_mult0000_submult_1_19_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y76"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_10_Madd_cy_19_Q,
      I1 => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(20),
      O => sdft_Mmult_re64_mult0000_submult_1_19_XORG_6907
    );
  sdft_Mmult_re64_mult0000_submult_1_19_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_19_CYMUXFAST_6904,
      O => sdft_Mmult_re64_mult0000_submult_10_Madd_cy_20_Q
    );
  sdft_Mmult_re64_mult0000_submult_1_19_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_10_Madd_cy_18_Q,
      O => sdft_Mmult_re64_mult0000_submult_1_19_FASTCARRY_6902
    );
  sdft_Mmult_re64_mult0000_submult_1_19_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y76"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_1_19_CYSELG_6891,
      I1 => sdft_Mmult_re64_mult0000_submult_1_19_CYSELF_6905,
      O => sdft_Mmult_re64_mult0000_submult_1_19_CYAND_6903
    );
  sdft_Mmult_re64_mult0000_submult_1_19_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y76"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_1_19_CYMUXG2_6901,
      IB => sdft_Mmult_re64_mult0000_submult_1_19_FASTCARRY_6902,
      SEL => sdft_Mmult_re64_mult0000_submult_1_19_CYAND_6903,
      O => sdft_Mmult_re64_mult0000_submult_1_19_CYMUXFAST_6904
    );
  sdft_Mmult_re64_mult0000_submult_1_19_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y76"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_1_19_CY0G_6899,
      IB => sdft_Mmult_re64_mult0000_submult_1_19_CYMUXF2_6900,
      SEL => sdft_Mmult_re64_mult0000_submult_1_19_CYSELG_6891,
      O => sdft_Mmult_re64_mult0000_submult_1_19_CYMUXG2_6901
    );
  sdft_Mmult_re64_mult0000_submult_1_19_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X49Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_3,
      O => sdft_Mmult_re64_mult0000_submult_1_19_CY0G_6899
    );
  sdft_Mmult_re64_mult0000_submult_1_19_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(20),
      O => sdft_Mmult_re64_mult0000_submult_1_19_CYSELG_6891
    );
  sdft_Mmult_re64_mult0000_submult_1_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_21_XORF_6958,
      O => sdft_Mmult_re64_mult0000_submult_1_21
    );
  sdft_Mmult_re64_mult0000_submult_1_21_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y77"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_1_21_CYINIT_6957,
      I1 => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(21),
      O => sdft_Mmult_re64_mult0000_submult_1_21_XORF_6958
    );
  sdft_Mmult_re64_mult0000_submult_1_21_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y77"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_1_21_CY0F_6956,
      IB => sdft_Mmult_re64_mult0000_submult_1_21_CYINIT_6957,
      SEL => sdft_Mmult_re64_mult0000_submult_1_21_CYSELF_6944,
      O => sdft_Mmult_re64_mult0000_submult_10_Madd_cy_21_Q
    );
  sdft_Mmult_re64_mult0000_submult_1_21_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y77"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_1_21_CY0F_6956,
      IB => sdft_Mmult_re64_mult0000_submult_1_21_CY0F_6956,
      SEL => sdft_Mmult_re64_mult0000_submult_1_21_CYSELF_6944,
      O => sdft_Mmult_re64_mult0000_submult_1_21_CYMUXF2_6939
    );
  sdft_Mmult_re64_mult0000_submult_1_21_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_10_Madd_cy_20_Q,
      O => sdft_Mmult_re64_mult0000_submult_1_21_CYINIT_6957
    );
  sdft_Mmult_re64_mult0000_submult_1_21_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X49Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_4,
      O => sdft_Mmult_re64_mult0000_submult_1_21_CY0F_6956
    );
  sdft_Mmult_re64_mult0000_submult_1_21_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(21),
      O => sdft_Mmult_re64_mult0000_submult_1_21_CYSELF_6944
    );
  sdft_Mmult_re64_mult0000_submult_1_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_21_XORG_6946,
      O => sdft_Mmult_re64_mult0000_submult_1_22
    );
  sdft_Mmult_re64_mult0000_submult_1_21_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y77"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_10_Madd_cy_21_Q,
      I1 => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(22),
      O => sdft_Mmult_re64_mult0000_submult_1_21_XORG_6946
    );
  sdft_Mmult_re64_mult0000_submult_1_21_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_21_CYMUXFAST_6943,
      O => sdft_Mmult_re64_mult0000_submult_10_Madd_cy_22_Q
    );
  sdft_Mmult_re64_mult0000_submult_1_21_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_10_Madd_cy_20_Q,
      O => sdft_Mmult_re64_mult0000_submult_1_21_FASTCARRY_6941
    );
  sdft_Mmult_re64_mult0000_submult_1_21_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y77"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_1_21_CYSELG_6930,
      I1 => sdft_Mmult_re64_mult0000_submult_1_21_CYSELF_6944,
      O => sdft_Mmult_re64_mult0000_submult_1_21_CYAND_6942
    );
  sdft_Mmult_re64_mult0000_submult_1_21_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y77"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_1_21_CYMUXG2_6940,
      IB => sdft_Mmult_re64_mult0000_submult_1_21_FASTCARRY_6941,
      SEL => sdft_Mmult_re64_mult0000_submult_1_21_CYAND_6942,
      O => sdft_Mmult_re64_mult0000_submult_1_21_CYMUXFAST_6943
    );
  sdft_Mmult_re64_mult0000_submult_1_21_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y77"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_1_21_CY0G_6938,
      IB => sdft_Mmult_re64_mult0000_submult_1_21_CYMUXF2_6939,
      SEL => sdft_Mmult_re64_mult0000_submult_1_21_CYSELG_6930,
      O => sdft_Mmult_re64_mult0000_submult_1_21_CYMUXG2_6940
    );
  sdft_Mmult_re64_mult0000_submult_1_21_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X49Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_5,
      O => sdft_Mmult_re64_mult0000_submult_1_21_CY0G_6938
    );
  sdft_Mmult_re64_mult0000_submult_1_21_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(22),
      O => sdft_Mmult_re64_mult0000_submult_1_21_CYSELG_6930
    );
  sdft_Mmult_re64_mult00000_Madd_lut_38_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X54Y77"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_0_38,
      ADR1 => sdft_Mmult_re64_mult0000_submult_1_21,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00000_Madd_lut(38)
    );
  sdft_Mmult_im64_mult0000_submult_1_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_25_XORF_6774,
      O => sdft_Mmult_im64_mult0000_submult_1_25
    );
  sdft_Mmult_im64_mult0000_submult_1_25_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y56"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_1_25_CYINIT_6773,
      I1 => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(25),
      O => sdft_Mmult_im64_mult0000_submult_1_25_XORF_6774
    );
  sdft_Mmult_im64_mult0000_submult_1_25_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y56"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_1_25_CY0F_6772,
      IB => sdft_Mmult_im64_mult0000_submult_1_25_CYINIT_6773,
      SEL => sdft_Mmult_im64_mult0000_submult_1_25_CYSELF_6760,
      O => sdft_Mmult_im64_mult0000_submult_10_Madd_cy_25_Q
    );
  sdft_Mmult_im64_mult0000_submult_1_25_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y56"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_1_25_CY0F_6772,
      IB => sdft_Mmult_im64_mult0000_submult_1_25_CY0F_6772,
      SEL => sdft_Mmult_im64_mult0000_submult_1_25_CYSELF_6760,
      O => sdft_Mmult_im64_mult0000_submult_1_25_CYMUXF2_6755
    );
  sdft_Mmult_im64_mult0000_submult_1_25_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_10_Madd_cy_24_Q,
      O => sdft_Mmult_im64_mult0000_submult_1_25_CYINIT_6773
    );
  sdft_Mmult_im64_mult0000_submult_1_25_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X49Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_8,
      O => sdft_Mmult_im64_mult0000_submult_1_25_CY0F_6772
    );
  sdft_Mmult_im64_mult0000_submult_1_25_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(25),
      O => sdft_Mmult_im64_mult0000_submult_1_25_CYSELF_6760
    );
  sdft_Mmult_im64_mult0000_submult_1_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_25_XORG_6762,
      O => sdft_Mmult_im64_mult0000_submult_1_26
    );
  sdft_Mmult_im64_mult0000_submult_1_25_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y56"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_10_Madd_cy_25_Q,
      I1 => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(26),
      O => sdft_Mmult_im64_mult0000_submult_1_25_XORG_6762
    );
  sdft_Mmult_im64_mult0000_submult_1_25_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_25_CYMUXFAST_6759,
      O => sdft_Mmult_im64_mult0000_submult_10_Madd_cy_26_Q
    );
  sdft_Mmult_im64_mult0000_submult_1_25_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_10_Madd_cy_24_Q,
      O => sdft_Mmult_im64_mult0000_submult_1_25_FASTCARRY_6757
    );
  sdft_Mmult_im64_mult0000_submult_1_25_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y56"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_1_25_CYSELG_6746,
      I1 => sdft_Mmult_im64_mult0000_submult_1_25_CYSELF_6760,
      O => sdft_Mmult_im64_mult0000_submult_1_25_CYAND_6758
    );
  sdft_Mmult_im64_mult0000_submult_1_25_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y56"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_1_25_CYMUXG2_6756,
      IB => sdft_Mmult_im64_mult0000_submult_1_25_FASTCARRY_6757,
      SEL => sdft_Mmult_im64_mult0000_submult_1_25_CYAND_6758,
      O => sdft_Mmult_im64_mult0000_submult_1_25_CYMUXFAST_6759
    );
  sdft_Mmult_im64_mult0000_submult_1_25_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y56"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_1_25_CY0G_6754,
      IB => sdft_Mmult_im64_mult0000_submult_1_25_CYMUXF2_6755,
      SEL => sdft_Mmult_im64_mult0000_submult_1_25_CYSELG_6746,
      O => sdft_Mmult_im64_mult0000_submult_1_25_CYMUXG2_6756
    );
  sdft_Mmult_im64_mult0000_submult_1_25_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X49Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_9,
      O => sdft_Mmult_im64_mult0000_submult_1_25_CY0G_6754
    );
  sdft_Mmult_im64_mult0000_submult_1_25_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(26),
      O => sdft_Mmult_im64_mult0000_submult_1_25_CYSELG_6746
    );
  sdft_Mmult_re64_mult0000_submult_1_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_27_XORF_7075,
      O => sdft_Mmult_re64_mult0000_submult_1_27
    );
  sdft_Mmult_re64_mult0000_submult_1_27_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X49Y80"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_1_27_CYINIT_7074,
      I1 => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(27),
      O => sdft_Mmult_re64_mult0000_submult_1_27_XORF_7075
    );
  sdft_Mmult_re64_mult0000_submult_1_27_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X49Y80"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_1_27_CY0F_7073,
      IB => sdft_Mmult_re64_mult0000_submult_1_27_CYINIT_7074,
      SEL => sdft_Mmult_re64_mult0000_submult_1_27_CYSELF_7061,
      O => sdft_Mmult_re64_mult0000_submult_10_Madd_cy_27_Q
    );
  sdft_Mmult_re64_mult0000_submult_1_27_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y80"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_1_27_CY0F_7073,
      IB => sdft_Mmult_re64_mult0000_submult_1_27_CY0F_7073,
      SEL => sdft_Mmult_re64_mult0000_submult_1_27_CYSELF_7061,
      O => sdft_Mmult_re64_mult0000_submult_1_27_CYMUXF2_7056
    );
  sdft_Mmult_re64_mult0000_submult_1_27_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X49Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_10_Madd_cy_26_Q,
      O => sdft_Mmult_re64_mult0000_submult_1_27_CYINIT_7074
    );
  sdft_Mmult_re64_mult0000_submult_1_27_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X49Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_10,
      O => sdft_Mmult_re64_mult0000_submult_1_27_CY0F_7073
    );
  sdft_Mmult_re64_mult0000_submult_1_27_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X49Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(27),
      O => sdft_Mmult_re64_mult0000_submult_1_27_CYSELF_7061
    );
  sdft_Mmult_re64_mult0000_submult_1_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_27_XORG_7063,
      O => sdft_Mmult_re64_mult0000_submult_1_28
    );
  sdft_Mmult_re64_mult0000_submult_1_27_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X49Y80"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_10_Madd_cy_27_Q,
      I1 => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(28),
      O => sdft_Mmult_re64_mult0000_submult_1_27_XORG_7063
    );
  sdft_Mmult_re64_mult0000_submult_1_27_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X49Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_10_Madd_cy_26_Q,
      O => sdft_Mmult_re64_mult0000_submult_1_27_FASTCARRY_7058
    );
  sdft_Mmult_re64_mult0000_submult_1_27_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X49Y80"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_1_27_CYSELG_7047,
      I1 => sdft_Mmult_re64_mult0000_submult_1_27_CYSELF_7061,
      O => sdft_Mmult_re64_mult0000_submult_1_27_CYAND_7059
    );
  sdft_Mmult_re64_mult0000_submult_1_27_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X49Y80"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_1_27_CYMUXG2_7057,
      IB => sdft_Mmult_re64_mult0000_submult_1_27_FASTCARRY_7058,
      SEL => sdft_Mmult_re64_mult0000_submult_1_27_CYAND_7059,
      O => sdft_Mmult_re64_mult0000_submult_1_27_CYMUXFAST_7060
    );
  sdft_Mmult_re64_mult0000_submult_1_27_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X49Y80"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_1_27_CY0G_7055,
      IB => sdft_Mmult_re64_mult0000_submult_1_27_CYMUXF2_7056,
      SEL => sdft_Mmult_re64_mult0000_submult_1_27_CYSELG_7047,
      O => sdft_Mmult_re64_mult0000_submult_1_27_CYMUXG2_7057
    );
  sdft_Mmult_re64_mult0000_submult_1_27_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X49Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_11,
      O => sdft_Mmult_re64_mult0000_submult_1_27_CY0G_7055
    );
  sdft_Mmult_re64_mult0000_submult_1_27_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X49Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(28),
      O => sdft_Mmult_re64_mult0000_submult_1_27_CYSELG_7047
    );
  sdft_re64_mult0000_17_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_17_XORF_7142,
      O => sdft_re64_mult0000(17)
    );
  sdft_re64_mult0000_17_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y67"
    )
    port map (
      I0 => sdft_re64_mult0000_17_CYINIT_7141,
      I1 => sdft_Mmult_re64_mult00000_Madd_lut(17),
      O => sdft_re64_mult0000_17_XORF_7142
    );
  sdft_re64_mult0000_17_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y67"
    )
    port map (
      IA => sdft_re64_mult0000_17_CY0F_7140,
      IB => sdft_re64_mult0000_17_CYINIT_7141,
      SEL => sdft_re64_mult0000_17_CYSELF_7132,
      O => sdft_Mmult_re64_mult00000_Madd_cy(17)
    );
  sdft_re64_mult0000_17_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_17_BXINV_7130,
      O => sdft_re64_mult0000_17_CYINIT_7141
    );
  sdft_re64_mult0000_17_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X54Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_0,
      O => sdft_re64_mult0000_17_CY0F_7140
    );
  sdft_re64_mult0000_17_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_lut(17),
      O => sdft_re64_mult0000_17_CYSELF_7132
    );
  sdft_re64_mult0000_17_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_re64_mult0000_17_BXINV_7130
    );
  sdft_re64_mult0000_17_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_17_XORG_7128,
      O => sdft_re64_mult0000(18)
    );
  sdft_re64_mult0000_17_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y67"
    )
    port map (
      I0 => sdft_Mmult_re64_mult00000_Madd_cy(17),
      I1 => sdft_Mmult_re64_mult00000_Madd_lut(18),
      O => sdft_re64_mult0000_17_XORG_7128
    );
  sdft_re64_mult0000_17_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000_17_CYMUXG_7127,
      O => sdft_Mmult_re64_mult00000_Madd_cy(18)
    );
  sdft_re64_mult0000_17_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X54Y67"
    )
    port map (
      IA => sdft_re64_mult0000_17_CY0G_7125,
      IB => sdft_Mmult_re64_mult00000_Madd_cy(17),
      SEL => sdft_re64_mult0000_17_CYSELG_7117,
      O => sdft_re64_mult0000_17_CYMUXG_7127
    );
  sdft_re64_mult0000_17_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X54Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_1,
      O => sdft_re64_mult0000_17_CY0G_7125
    );
  sdft_re64_mult0000_17_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00000_Madd_lut(18),
      O => sdft_re64_mult0000_17_CYSELG_7117
    );
  sdft_re64_sub0000_36_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_sub0000_36_XORF_8491,
      O => sdft_re64_sub0000(36)
    );
  sdft_re64_sub0000_36_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y74"
    )
    port map (
      I0 => sdft_re64_sub0000_36_CYINIT_8490,
      I1 => sdft_Msub_re64_sub0000_Madd_lut(36),
      O => sdft_re64_sub0000_36_XORF_8491
    );
  sdft_re64_sub0000_36_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y74"
    )
    port map (
      IA => sdft_re64_sub0000_36_CY0F_8489,
      IB => sdft_re64_sub0000_36_CYINIT_8490,
      SEL => sdft_re64_sub0000_36_CYSELF_8477,
      O => sdft_Msub_re64_sub0000_Madd_cy_36_Q
    );
  sdft_re64_sub0000_36_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y74"
    )
    port map (
      IA => sdft_re64_sub0000_36_CY0F_8489,
      IB => sdft_re64_sub0000_36_CY0F_8489,
      SEL => sdft_re64_sub0000_36_CYSELF_8477,
      O => sdft_re64_sub0000_36_CYMUXF2_8472
    );
  sdft_re64_sub0000_36_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_35_Q,
      O => sdft_re64_sub0000_36_CYINIT_8490
    );
  sdft_re64_sub0000_36_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000(36),
      O => sdft_re64_sub0000_36_CY0F_8489
    );
  sdft_re64_sub0000_36_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(36),
      O => sdft_re64_sub0000_36_CYSELF_8477
    );
  sdft_re64_sub0000_36_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_sub0000_36_XORG_8479,
      O => sdft_re64_sub0000(37)
    );
  sdft_re64_sub0000_36_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y74"
    )
    port map (
      I0 => sdft_Msub_re64_sub0000_Madd_cy_36_Q,
      I1 => sdft_Msub_re64_sub0000_Madd_lut(37),
      O => sdft_re64_sub0000_36_XORG_8479
    );
  sdft_re64_sub0000_36_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_sub0000_36_CYMUXFAST_8476,
      O => sdft_Msub_re64_sub0000_Madd_cy_37_Q
    );
  sdft_re64_sub0000_36_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_35_Q,
      O => sdft_re64_sub0000_36_FASTCARRY_8474
    );
  sdft_re64_sub0000_36_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y74"
    )
    port map (
      I0 => sdft_re64_sub0000_36_CYSELG_8463,
      I1 => sdft_re64_sub0000_36_CYSELF_8477,
      O => sdft_re64_sub0000_36_CYAND_8475
    );
  sdft_re64_sub0000_36_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y74"
    )
    port map (
      IA => sdft_re64_sub0000_36_CYMUXG2_8473,
      IB => sdft_re64_sub0000_36_FASTCARRY_8474,
      SEL => sdft_re64_sub0000_36_CYAND_8475,
      O => sdft_re64_sub0000_36_CYMUXFAST_8476
    );
  sdft_re64_sub0000_36_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y74"
    )
    port map (
      IA => sdft_re64_sub0000_36_CY0G_8471,
      IB => sdft_re64_sub0000_36_CYMUXF2_8472,
      SEL => sdft_re64_sub0000_36_CYSELG_8463,
      O => sdft_re64_sub0000_36_CYMUXG2_8473
    );
  sdft_re64_sub0000_36_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000(37),
      O => sdft_re64_sub0000_36_CY0G_8471
    );
  sdft_re64_sub0000_36_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(37),
      O => sdft_re64_sub0000_36_CYSELG_8463
    );
  sdft_re64_sub0000_38_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_sub0000_38_XORF_8530,
      O => sdft_re64_sub0000(38)
    );
  sdft_re64_sub0000_38_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y75"
    )
    port map (
      I0 => sdft_re64_sub0000_38_CYINIT_8529,
      I1 => sdft_Msub_re64_sub0000_Madd_lut(38),
      O => sdft_re64_sub0000_38_XORF_8530
    );
  sdft_re64_sub0000_38_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y75"
    )
    port map (
      IA => sdft_re64_sub0000_38_CY0F_8528,
      IB => sdft_re64_sub0000_38_CYINIT_8529,
      SEL => sdft_re64_sub0000_38_CYSELF_8516,
      O => sdft_Msub_re64_sub0000_Madd_cy_38_Q
    );
  sdft_re64_sub0000_38_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y75"
    )
    port map (
      IA => sdft_re64_sub0000_38_CY0F_8528,
      IB => sdft_re64_sub0000_38_CY0F_8528,
      SEL => sdft_re64_sub0000_38_CYSELF_8516,
      O => sdft_re64_sub0000_38_CYMUXF2_8511
    );
  sdft_re64_sub0000_38_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_37_Q,
      O => sdft_re64_sub0000_38_CYINIT_8529
    );
  sdft_re64_sub0000_38_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000(38),
      O => sdft_re64_sub0000_38_CY0F_8528
    );
  sdft_re64_sub0000_38_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(38),
      O => sdft_re64_sub0000_38_CYSELF_8516
    );
  sdft_re64_sub0000_38_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_sub0000_38_XORG_8518,
      O => sdft_re64_sub0000(39)
    );
  sdft_re64_sub0000_38_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y75"
    )
    port map (
      I0 => sdft_Msub_re64_sub0000_Madd_cy_38_Q,
      I1 => sdft_Msub_re64_sub0000_Madd_lut(39),
      O => sdft_re64_sub0000_38_XORG_8518
    );
  sdft_re64_sub0000_38_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_sub0000_38_CYMUXFAST_8515,
      O => sdft_Msub_re64_sub0000_Madd_cy_39_Q
    );
  sdft_re64_sub0000_38_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_37_Q,
      O => sdft_re64_sub0000_38_FASTCARRY_8513
    );
  sdft_re64_sub0000_38_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y75"
    )
    port map (
      I0 => sdft_re64_sub0000_38_CYSELG_8502,
      I1 => sdft_re64_sub0000_38_CYSELF_8516,
      O => sdft_re64_sub0000_38_CYAND_8514
    );
  sdft_re64_sub0000_38_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y75"
    )
    port map (
      IA => sdft_re64_sub0000_38_CYMUXG2_8512,
      IB => sdft_re64_sub0000_38_FASTCARRY_8513,
      SEL => sdft_re64_sub0000_38_CYAND_8514,
      O => sdft_re64_sub0000_38_CYMUXFAST_8515
    );
  sdft_re64_sub0000_38_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y75"
    )
    port map (
      IA => sdft_re64_sub0000_38_CY0G_8510,
      IB => sdft_re64_sub0000_38_CYMUXF2_8511,
      SEL => sdft_re64_sub0000_38_CYSELG_8502,
      O => sdft_re64_sub0000_38_CYMUXG2_8512
    );
  sdft_re64_sub0000_38_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000(39),
      O => sdft_re64_sub0000_38_CY0G_8510
    );
  sdft_re64_sub0000_38_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(39),
      O => sdft_re64_sub0000_38_CYSELG_8502
    );
  sdft_re64_sub0000_44_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_sub0000_44_XORF_8647,
      O => sdft_re64_sub0000(44)
    );
  sdft_re64_sub0000_44_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y78"
    )
    port map (
      I0 => sdft_re64_sub0000_44_CYINIT_8646,
      I1 => sdft_Msub_re64_sub0000_Madd_lut(44),
      O => sdft_re64_sub0000_44_XORF_8647
    );
  sdft_re64_sub0000_44_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y78"
    )
    port map (
      IA => sdft_re64_sub0000_44_CY0F_8645,
      IB => sdft_re64_sub0000_44_CYINIT_8646,
      SEL => sdft_re64_sub0000_44_CYSELF_8633,
      O => sdft_Msub_re64_sub0000_Madd_cy_44_Q
    );
  sdft_re64_sub0000_44_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y78"
    )
    port map (
      IA => sdft_re64_sub0000_44_CY0F_8645,
      IB => sdft_re64_sub0000_44_CY0F_8645,
      SEL => sdft_re64_sub0000_44_CYSELF_8633,
      O => sdft_re64_sub0000_44_CYMUXF2_8628
    );
  sdft_re64_sub0000_44_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_43_Q,
      O => sdft_re64_sub0000_44_CYINIT_8646
    );
  sdft_re64_sub0000_44_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000(44),
      O => sdft_re64_sub0000_44_CY0F_8645
    );
  sdft_re64_sub0000_44_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(44),
      O => sdft_re64_sub0000_44_CYSELF_8633
    );
  sdft_re64_sub0000_44_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_sub0000_44_XORG_8635,
      O => sdft_re64_sub0000(45)
    );
  sdft_re64_sub0000_44_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y78"
    )
    port map (
      I0 => sdft_Msub_re64_sub0000_Madd_cy_44_Q,
      I1 => sdft_Msub_re64_sub0000_Madd_lut(45),
      O => sdft_re64_sub0000_44_XORG_8635
    );
  sdft_re64_sub0000_44_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_43_Q,
      O => sdft_re64_sub0000_44_FASTCARRY_8630
    );
  sdft_re64_sub0000_44_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y78"
    )
    port map (
      I0 => sdft_re64_sub0000_44_CYSELG_8619,
      I1 => sdft_re64_sub0000_44_CYSELF_8633,
      O => sdft_re64_sub0000_44_CYAND_8631
    );
  sdft_re64_sub0000_44_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y78"
    )
    port map (
      IA => sdft_re64_sub0000_44_CYMUXG2_8629,
      IB => sdft_re64_sub0000_44_FASTCARRY_8630,
      SEL => sdft_re64_sub0000_44_CYAND_8631,
      O => sdft_re64_sub0000_44_CYMUXFAST_8632
    );
  sdft_re64_sub0000_44_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y78"
    )
    port map (
      IA => sdft_re64_sub0000_44_CY0G_8627,
      IB => sdft_re64_sub0000_44_CYMUXF2_8628,
      SEL => sdft_re64_sub0000_44_CYSELG_8619,
      O => sdft_re64_sub0000_44_CYMUXG2_8629
    );
  sdft_re64_sub0000_44_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000(45),
      O => sdft_re64_sub0000_44_CY0G_8627
    );
  sdft_re64_sub0000_44_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(45),
      O => sdft_re64_sub0000_44_CYSELG_8619
    );
  sdft_re64_sub0000_46_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_sub0000_46_XORF_8678,
      O => sdft_re64_sub0000(46)
    );
  sdft_re64_sub0000_46_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y79"
    )
    port map (
      I0 => sdft_re64_sub0000_46_CYINIT_8677,
      I1 => sdft_Msub_re64_sub0000_Madd_lut(46),
      O => sdft_re64_sub0000_46_XORF_8678
    );
  sdft_re64_sub0000_46_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y79"
    )
    port map (
      IA => sdft_re64_sub0000_46_CY0F_8676,
      IB => sdft_re64_sub0000_46_CYINIT_8677,
      SEL => sdft_re64_sub0000_46_CYSELF_8668,
      O => sdft_Msub_re64_sub0000_Madd_cy_46_Q
    );
  sdft_re64_sub0000_46_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_sub0000_44_CYMUXFAST_8632,
      O => sdft_re64_sub0000_46_CYINIT_8677
    );
  sdft_re64_sub0000_46_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000(46),
      O => sdft_re64_sub0000_46_CY0F_8676
    );
  sdft_re64_sub0000_46_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(46),
      O => sdft_re64_sub0000_46_CYSELF_8668
    );
  sdft_re64_sub0000_46_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_sub0000_46_XORG_8665,
      O => sdft_re64_sub0000(47)
    );
  sdft_re64_sub0000_46_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y79"
    )
    port map (
      I0 => sdft_Msub_re64_sub0000_Madd_cy_46_Q,
      I1 => sdft_Msub_re64_sub0000_Madd_lut(47),
      O => sdft_re64_sub0000_46_XORG_8665
    );
  sdft_re64_sub0000_42_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_sub0000_42_XORF_8608,
      O => sdft_re64_sub0000(42)
    );
  sdft_re64_sub0000_42_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y77"
    )
    port map (
      I0 => sdft_re64_sub0000_42_CYINIT_8607,
      I1 => sdft_Msub_re64_sub0000_Madd_lut(42),
      O => sdft_re64_sub0000_42_XORF_8608
    );
  sdft_re64_sub0000_42_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y77"
    )
    port map (
      IA => sdft_re64_sub0000_42_CY0F_8606,
      IB => sdft_re64_sub0000_42_CYINIT_8607,
      SEL => sdft_re64_sub0000_42_CYSELF_8594,
      O => sdft_Msub_re64_sub0000_Madd_cy_42_Q
    );
  sdft_re64_sub0000_42_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y77"
    )
    port map (
      IA => sdft_re64_sub0000_42_CY0F_8606,
      IB => sdft_re64_sub0000_42_CY0F_8606,
      SEL => sdft_re64_sub0000_42_CYSELF_8594,
      O => sdft_re64_sub0000_42_CYMUXF2_8589
    );
  sdft_re64_sub0000_42_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_41_Q,
      O => sdft_re64_sub0000_42_CYINIT_8607
    );
  sdft_re64_sub0000_42_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000(42),
      O => sdft_re64_sub0000_42_CY0F_8606
    );
  sdft_re64_sub0000_42_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(42),
      O => sdft_re64_sub0000_42_CYSELF_8594
    );
  sdft_re64_sub0000_42_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_sub0000_42_XORG_8596,
      O => sdft_re64_sub0000(43)
    );
  sdft_re64_sub0000_42_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y77"
    )
    port map (
      I0 => sdft_Msub_re64_sub0000_Madd_cy_42_Q,
      I1 => sdft_Msub_re64_sub0000_Madd_lut(43),
      O => sdft_re64_sub0000_42_XORG_8596
    );
  sdft_re64_sub0000_42_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_sub0000_42_CYMUXFAST_8593,
      O => sdft_Msub_re64_sub0000_Madd_cy_43_Q
    );
  sdft_re64_sub0000_42_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_41_Q,
      O => sdft_re64_sub0000_42_FASTCARRY_8591
    );
  sdft_re64_sub0000_42_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y77"
    )
    port map (
      I0 => sdft_re64_sub0000_42_CYSELG_8580,
      I1 => sdft_re64_sub0000_42_CYSELF_8594,
      O => sdft_re64_sub0000_42_CYAND_8592
    );
  sdft_re64_sub0000_42_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y77"
    )
    port map (
      IA => sdft_re64_sub0000_42_CYMUXG2_8590,
      IB => sdft_re64_sub0000_42_FASTCARRY_8591,
      SEL => sdft_re64_sub0000_42_CYAND_8592,
      O => sdft_re64_sub0000_42_CYMUXFAST_8593
    );
  sdft_re64_sub0000_42_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y77"
    )
    port map (
      IA => sdft_re64_sub0000_42_CY0G_8588,
      IB => sdft_re64_sub0000_42_CYMUXF2_8589,
      SEL => sdft_re64_sub0000_42_CYSELG_8580,
      O => sdft_re64_sub0000_42_CYMUXG2_8590
    );
  sdft_re64_sub0000_42_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000(43),
      O => sdft_re64_sub0000_42_CY0G_8588
    );
  sdft_re64_sub0000_42_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(43),
      O => sdft_re64_sub0000_42_CYSELG_8580
    );
  sdft_re64_sub0000_40_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_sub0000_40_XORF_8569,
      O => sdft_re64_sub0000(40)
    );
  sdft_re64_sub0000_40_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y76"
    )
    port map (
      I0 => sdft_re64_sub0000_40_CYINIT_8568,
      I1 => sdft_Msub_re64_sub0000_Madd_lut(40),
      O => sdft_re64_sub0000_40_XORF_8569
    );
  sdft_re64_sub0000_40_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y76"
    )
    port map (
      IA => sdft_re64_sub0000_40_CY0F_8567,
      IB => sdft_re64_sub0000_40_CYINIT_8568,
      SEL => sdft_re64_sub0000_40_CYSELF_8555,
      O => sdft_Msub_re64_sub0000_Madd_cy_40_Q
    );
  sdft_re64_sub0000_40_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y76"
    )
    port map (
      IA => sdft_re64_sub0000_40_CY0F_8567,
      IB => sdft_re64_sub0000_40_CY0F_8567,
      SEL => sdft_re64_sub0000_40_CYSELF_8555,
      O => sdft_re64_sub0000_40_CYMUXF2_8550
    );
  sdft_re64_sub0000_40_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_39_Q,
      O => sdft_re64_sub0000_40_CYINIT_8568
    );
  sdft_re64_sub0000_40_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000(40),
      O => sdft_re64_sub0000_40_CY0F_8567
    );
  sdft_re64_sub0000_40_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(40),
      O => sdft_re64_sub0000_40_CYSELF_8555
    );
  sdft_re64_sub0000_40_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_sub0000_40_XORG_8557,
      O => sdft_re64_sub0000(41)
    );
  sdft_re64_sub0000_40_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y76"
    )
    port map (
      I0 => sdft_Msub_re64_sub0000_Madd_cy_40_Q,
      I1 => sdft_Msub_re64_sub0000_Madd_lut(41),
      O => sdft_re64_sub0000_40_XORG_8557
    );
  sdft_re64_sub0000_40_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_sub0000_40_CYMUXFAST_8554,
      O => sdft_Msub_re64_sub0000_Madd_cy_41_Q
    );
  sdft_re64_sub0000_40_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_39_Q,
      O => sdft_re64_sub0000_40_FASTCARRY_8552
    );
  sdft_re64_sub0000_40_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y76"
    )
    port map (
      I0 => sdft_re64_sub0000_40_CYSELG_8541,
      I1 => sdft_re64_sub0000_40_CYSELF_8555,
      O => sdft_re64_sub0000_40_CYAND_8553
    );
  sdft_re64_sub0000_40_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y76"
    )
    port map (
      IA => sdft_re64_sub0000_40_CYMUXG2_8551,
      IB => sdft_re64_sub0000_40_FASTCARRY_8552,
      SEL => sdft_re64_sub0000_40_CYAND_8553,
      O => sdft_re64_sub0000_40_CYMUXFAST_8554
    );
  sdft_re64_sub0000_40_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y76"
    )
    port map (
      IA => sdft_re64_sub0000_40_CY0G_8549,
      IB => sdft_re64_sub0000_40_CYMUXF2_8550,
      SEL => sdft_re64_sub0000_40_CYSELG_8541,
      O => sdft_re64_sub0000_40_CYMUXG2_8551
    );
  sdft_re64_sub0000_40_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000(41),
      O => sdft_re64_sub0000_40_CY0G_8549
    );
  sdft_re64_sub0000_40_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(41),
      O => sdft_re64_sub0000_40_CYSELG_8541
    );
  sdft_counter_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y77"
    )
    port map (
      O => sdft_counter_0_LOGIC_ZERO_8700
    );
  sdft_counter_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X29Y77"
    )
    port map (
      O => sdft_counter_0_LOGIC_ONE_8722
    );
  sdft_counter_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_counter_0_XORF_8723,
      O => sdft_counter_0_DXMUX_8725
    );
  sdft_counter_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y77"
    )
    port map (
      I0 => sdft_counter_0_CYINIT_8721,
      I1 => sdft_Mcount_counter_lut(0),
      O => sdft_counter_0_XORF_8723
    );
  sdft_counter_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y77"
    )
    port map (
      IA => sdft_counter_0_LOGIC_ONE_8722,
      IB => sdft_counter_0_CYINIT_8721,
      SEL => sdft_counter_0_CYSELF_8712,
      O => sdft_Mcount_counter_cy(0)
    );
  sdft_counter_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_counter_0_BXINV_8710,
      O => sdft_counter_0_CYINIT_8721
    );
  sdft_counter_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mcount_counter_lut(0),
      O => sdft_counter_0_CYSELF_8712
    );
  sdft_counter_0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_counter_0_BXINV_8710
    );
  sdft_counter_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_counter_0_XORG_8703,
      O => sdft_counter_0_DYMUX_8705
    );
  sdft_counter_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y77"
    )
    port map (
      I0 => sdft_Mcount_counter_cy(0),
      I1 => sdft_counter_0_G,
      O => sdft_counter_0_XORG_8703
    );
  sdft_counter_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_counter_0_CYMUXG_8702,
      O => sdft_Mcount_counter_cy(1)
    );
  sdft_counter_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X29Y77"
    )
    port map (
      IA => sdft_counter_0_LOGIC_ZERO_8700,
      IB => sdft_Mcount_counter_cy(0),
      SEL => sdft_counter_0_CYSELG_8691,
      O => sdft_counter_0_CYMUXG_8702
    );
  sdft_counter_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_counter_0_G,
      O => sdft_counter_0_CYSELG_8691
    );
  sdft_counter_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_counter_or0000_0,
      O => sdft_counter_0_SRINV_8689
    );
  sdft_counter_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_counter_0_CLKINV_8688
    );
  sdft_re64_sub0000_34_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_sub0000_34_XORF_8452,
      O => sdft_re64_sub0000(34)
    );
  sdft_re64_sub0000_34_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X53Y73"
    )
    port map (
      I0 => sdft_re64_sub0000_34_CYINIT_8451,
      I1 => sdft_Msub_re64_sub0000_Madd_lut(34),
      O => sdft_re64_sub0000_34_XORF_8452
    );
  sdft_re64_sub0000_34_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X53Y73"
    )
    port map (
      IA => sdft_re64_sub0000_34_CY0F_8450,
      IB => sdft_re64_sub0000_34_CYINIT_8451,
      SEL => sdft_re64_sub0000_34_CYSELF_8438,
      O => sdft_Msub_re64_sub0000_Madd_cy_34_Q
    );
  sdft_re64_sub0000_34_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y73"
    )
    port map (
      IA => sdft_re64_sub0000_34_CY0F_8450,
      IB => sdft_re64_sub0000_34_CY0F_8450,
      SEL => sdft_re64_sub0000_34_CYSELF_8438,
      O => sdft_re64_sub0000_34_CYMUXF2_8433
    );
  sdft_re64_sub0000_34_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X53Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_33_Q,
      O => sdft_re64_sub0000_34_CYINIT_8451
    );
  sdft_re64_sub0000_34_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X53Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000(34),
      O => sdft_re64_sub0000_34_CY0F_8450
    );
  sdft_re64_sub0000_34_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X53Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(34),
      O => sdft_re64_sub0000_34_CYSELF_8438
    );
  sdft_re64_sub0000_34_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_sub0000_34_XORG_8440,
      O => sdft_re64_sub0000(35)
    );
  sdft_re64_sub0000_34_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X53Y73"
    )
    port map (
      I0 => sdft_Msub_re64_sub0000_Madd_cy_34_Q,
      I1 => sdft_Msub_re64_sub0000_Madd_lut(35),
      O => sdft_re64_sub0000_34_XORG_8440
    );
  sdft_re64_sub0000_34_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_sub0000_34_CYMUXFAST_8437,
      O => sdft_Msub_re64_sub0000_Madd_cy_35_Q
    );
  sdft_re64_sub0000_34_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X53Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_cy_33_Q,
      O => sdft_re64_sub0000_34_FASTCARRY_8435
    );
  sdft_re64_sub0000_34_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X53Y73"
    )
    port map (
      I0 => sdft_re64_sub0000_34_CYSELG_8424,
      I1 => sdft_re64_sub0000_34_CYSELF_8438,
      O => sdft_re64_sub0000_34_CYAND_8436
    );
  sdft_re64_sub0000_34_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X53Y73"
    )
    port map (
      IA => sdft_re64_sub0000_34_CYMUXG2_8434,
      IB => sdft_re64_sub0000_34_FASTCARRY_8435,
      SEL => sdft_re64_sub0000_34_CYAND_8436,
      O => sdft_re64_sub0000_34_CYMUXFAST_8437
    );
  sdft_re64_sub0000_34_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X53Y73"
    )
    port map (
      IA => sdft_re64_sub0000_34_CY0G_8432,
      IB => sdft_re64_sub0000_34_CYMUXF2_8433,
      SEL => sdft_re64_sub0000_34_CYSELG_8424,
      O => sdft_re64_sub0000_34_CYMUXG2_8434
    );
  sdft_re64_sub0000_34_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X53Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0000(35),
      O => sdft_re64_sub0000_34_CY0G_8432
    );
  sdft_re64_sub0000_34_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X53Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Msub_re64_sub0000_Madd_lut(35),
      O => sdft_re64_sub0000_34_CYSELG_8424
    );
  sdft_Mmult_im64_mult0000_submult_0_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y38",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_23_XORF_9061,
      O => sdft_Mmult_im64_mult0000_submult_0_23
    );
  sdft_Mmult_im64_mult0000_submult_0_23_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y38"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_0_23_CYINIT_9060,
      I1 => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(23),
      O => sdft_Mmult_im64_mult0000_submult_0_23_XORF_9061
    );
  sdft_Mmult_im64_mult0000_submult_0_23_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y38"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_23_CY0F_9059,
      IB => sdft_Mmult_im64_mult0000_submult_0_23_CYINIT_9060,
      SEL => sdft_Mmult_im64_mult0000_submult_0_23_CYSELF_9047,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(23)
    );
  sdft_Mmult_im64_mult0000_submult_0_23_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y38"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_23_CY0F_9059,
      IB => sdft_Mmult_im64_mult0000_submult_0_23_CY0F_9059,
      SEL => sdft_Mmult_im64_mult0000_submult_0_23_CYSELF_9047,
      O => sdft_Mmult_im64_mult0000_submult_0_23_CYMUXF2_9042
    );
  sdft_Mmult_im64_mult0000_submult_0_23_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y38",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(22),
      O => sdft_Mmult_im64_mult0000_submult_0_23_CYINIT_9060
    );
  sdft_Mmult_im64_mult0000_submult_0_23_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y38",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_6,
      O => sdft_Mmult_im64_mult0000_submult_0_23_CY0F_9059
    );
  sdft_Mmult_im64_mult0000_submult_0_23_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y38",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(23),
      O => sdft_Mmult_im64_mult0000_submult_0_23_CYSELF_9047
    );
  sdft_Mmult_im64_mult0000_submult_0_23_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y38",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_23_XORG_9049,
      O => sdft_Mmult_im64_mult0000_submult_0_24
    );
  sdft_Mmult_im64_mult0000_submult_0_23_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y38"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(23),
      I1 => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(24),
      O => sdft_Mmult_im64_mult0000_submult_0_23_XORG_9049
    );
  sdft_Mmult_im64_mult0000_submult_0_23_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y38",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_23_CYMUXFAST_9046,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(24)
    );
  sdft_Mmult_im64_mult0000_submult_0_23_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y38",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(22),
      O => sdft_Mmult_im64_mult0000_submult_0_23_FASTCARRY_9044
    );
  sdft_Mmult_im64_mult0000_submult_0_23_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y38"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_0_23_CYSELG_9033,
      I1 => sdft_Mmult_im64_mult0000_submult_0_23_CYSELF_9047,
      O => sdft_Mmult_im64_mult0000_submult_0_23_CYAND_9045
    );
  sdft_Mmult_im64_mult0000_submult_0_23_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y38"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_23_CYMUXG2_9043,
      IB => sdft_Mmult_im64_mult0000_submult_0_23_FASTCARRY_9044,
      SEL => sdft_Mmult_im64_mult0000_submult_0_23_CYAND_9045,
      O => sdft_Mmult_im64_mult0000_submult_0_23_CYMUXFAST_9046
    );
  sdft_Mmult_im64_mult0000_submult_0_23_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y38"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_23_CY0G_9041,
      IB => sdft_Mmult_im64_mult0000_submult_0_23_CYMUXF2_9042,
      SEL => sdft_Mmult_im64_mult0000_submult_0_23_CYSELG_9033,
      O => sdft_Mmult_im64_mult0000_submult_0_23_CYMUXG2_9043
    );
  sdft_Mmult_im64_mult0000_submult_0_23_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y38",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_7,
      O => sdft_Mmult_im64_mult0000_submult_0_23_CY0G_9041
    );
  sdft_Mmult_im64_mult0000_submult_0_23_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y38",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(24),
      O => sdft_Mmult_im64_mult0000_submult_0_23_CYSELG_9033
    );
  sdft_counter_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y80"
    )
    port map (
      O => sdft_counter_6_LOGIC_ZERO_8854
    );
  sdft_counter_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_counter_6_XORF_8879,
      O => sdft_counter_6_DXMUX_8881
    );
  sdft_counter_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y80"
    )
    port map (
      I0 => sdft_counter_6_CYINIT_8878,
      I1 => sdft_counter_6_F,
      O => sdft_counter_6_XORF_8879
    );
  sdft_counter_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y80"
    )
    port map (
      IA => sdft_counter_6_LOGIC_ZERO_8854,
      IB => sdft_counter_6_CYINIT_8878,
      SEL => sdft_counter_6_CYSELF_8860,
      O => sdft_Mcount_counter_cy(6)
    );
  sdft_counter_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y80"
    )
    port map (
      IA => sdft_counter_6_LOGIC_ZERO_8854,
      IB => sdft_counter_6_LOGIC_ZERO_8854,
      SEL => sdft_counter_6_CYSELF_8860,
      O => sdft_counter_6_CYMUXF2_8855
    );
  sdft_counter_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mcount_counter_cy(5),
      O => sdft_counter_6_CYINIT_8878
    );
  sdft_counter_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_counter_6_F,
      O => sdft_counter_6_CYSELF_8860
    );
  sdft_counter_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_counter_6_XORG_8862,
      O => sdft_counter_6_DYMUX_8864
    );
  sdft_counter_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y80"
    )
    port map (
      I0 => sdft_Mcount_counter_cy(6),
      I1 => sdft_counter_6_G,
      O => sdft_counter_6_XORG_8862
    );
  sdft_counter_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mcount_counter_cy(5),
      O => sdft_counter_6_FASTCARRY_8857
    );
  sdft_counter_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y80"
    )
    port map (
      I0 => sdft_counter_6_CYSELG_8845,
      I1 => sdft_counter_6_CYSELF_8860,
      O => sdft_counter_6_CYAND_8858
    );
  sdft_counter_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y80"
    )
    port map (
      IA => sdft_counter_6_CYMUXG2_8856,
      IB => sdft_counter_6_FASTCARRY_8857,
      SEL => sdft_counter_6_CYAND_8858,
      O => sdft_counter_6_CYMUXFAST_8859
    );
  sdft_counter_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y80"
    )
    port map (
      IA => sdft_counter_6_LOGIC_ZERO_8854,
      IB => sdft_counter_6_CYMUXF2_8855,
      SEL => sdft_counter_6_CYSELG_8845,
      O => sdft_counter_6_CYMUXG2_8856
    );
  sdft_counter_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_counter_6_G,
      O => sdft_counter_6_CYSELG_8845
    );
  sdft_counter_6_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_counter_or0000_0,
      O => sdft_counter_6_SRINV_8843
    );
  sdft_counter_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_counter_6_CLKINV_8842
    );
  sdft_Mmult_im64_mult0000_submult_0_17_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y35",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_17_XORF_8944,
      O => sdft_Mmult_im64_mult0000_submult_0_17
    );
  sdft_Mmult_im64_mult0000_submult_0_17_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y35"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_0_17_CYINIT_8943,
      I1 => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(17),
      O => sdft_Mmult_im64_mult0000_submult_0_17_XORF_8944
    );
  sdft_Mmult_im64_mult0000_submult_0_17_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y35"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_17_CY0F_8942,
      IB => sdft_Mmult_im64_mult0000_submult_0_17_CYINIT_8943,
      SEL => sdft_Mmult_im64_mult0000_submult_0_17_CYSELF_8934,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(17)
    );
  sdft_Mmult_im64_mult0000_submult_0_17_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y35",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_17_BXINV_8932,
      O => sdft_Mmult_im64_mult0000_submult_0_17_CYINIT_8943
    );
  sdft_Mmult_im64_mult0000_submult_0_17_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y35",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_0,
      O => sdft_Mmult_im64_mult0000_submult_0_17_CY0F_8942
    );
  sdft_Mmult_im64_mult0000_submult_0_17_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y35",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(17),
      O => sdft_Mmult_im64_mult0000_submult_0_17_CYSELF_8934
    );
  sdft_Mmult_im64_mult0000_submult_0_17_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y35",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0000_submult_0_17_BXINV_8932
    );
  sdft_Mmult_im64_mult0000_submult_0_17_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y35",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_17_XORG_8930,
      O => sdft_Mmult_im64_mult0000_submult_0_18
    );
  sdft_Mmult_im64_mult0000_submult_0_17_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y35"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(17),
      I1 => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(18),
      O => sdft_Mmult_im64_mult0000_submult_0_17_XORG_8930
    );
  sdft_Mmult_im64_mult0000_submult_0_17_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y35",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_17_CYMUXG_8929,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(18)
    );
  sdft_Mmult_im64_mult0000_submult_0_17_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X55Y35"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_17_CY0G_8927,
      IB => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(17),
      SEL => sdft_Mmult_im64_mult0000_submult_0_17_CYSELG_8919,
      O => sdft_Mmult_im64_mult0000_submult_0_17_CYMUXG_8929
    );
  sdft_Mmult_im64_mult0000_submult_0_17_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y35",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_1,
      O => sdft_Mmult_im64_mult0000_submult_0_17_CY0G_8927
    );
  sdft_Mmult_im64_mult0000_submult_0_17_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y35",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(18),
      O => sdft_Mmult_im64_mult0000_submult_0_17_CYSELG_8919
    );
  sdft_Mmult_im64_mult0000_submult_0_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y36",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_19_XORF_8983,
      O => sdft_Mmult_im64_mult0000_submult_0_19
    );
  sdft_Mmult_im64_mult0000_submult_0_19_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y36"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_0_19_CYINIT_8982,
      I1 => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(19),
      O => sdft_Mmult_im64_mult0000_submult_0_19_XORF_8983
    );
  sdft_Mmult_im64_mult0000_submult_0_19_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y36"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_19_CY0F_8981,
      IB => sdft_Mmult_im64_mult0000_submult_0_19_CYINIT_8982,
      SEL => sdft_Mmult_im64_mult0000_submult_0_19_CYSELF_8969,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(19)
    );
  sdft_Mmult_im64_mult0000_submult_0_19_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y36"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_19_CY0F_8981,
      IB => sdft_Mmult_im64_mult0000_submult_0_19_CY0F_8981,
      SEL => sdft_Mmult_im64_mult0000_submult_0_19_CYSELF_8969,
      O => sdft_Mmult_im64_mult0000_submult_0_19_CYMUXF2_8964
    );
  sdft_Mmult_im64_mult0000_submult_0_19_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y36",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(18),
      O => sdft_Mmult_im64_mult0000_submult_0_19_CYINIT_8982
    );
  sdft_Mmult_im64_mult0000_submult_0_19_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y36",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_2,
      O => sdft_Mmult_im64_mult0000_submult_0_19_CY0F_8981
    );
  sdft_Mmult_im64_mult0000_submult_0_19_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y36",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(19),
      O => sdft_Mmult_im64_mult0000_submult_0_19_CYSELF_8969
    );
  sdft_Mmult_im64_mult0000_submult_0_19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y36",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_19_XORG_8971,
      O => sdft_Mmult_im64_mult0000_submult_0_20
    );
  sdft_Mmult_im64_mult0000_submult_0_19_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y36"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(19),
      I1 => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(20),
      O => sdft_Mmult_im64_mult0000_submult_0_19_XORG_8971
    );
  sdft_Mmult_im64_mult0000_submult_0_19_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y36",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_19_CYMUXFAST_8968,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(20)
    );
  sdft_Mmult_im64_mult0000_submult_0_19_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y36",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(18),
      O => sdft_Mmult_im64_mult0000_submult_0_19_FASTCARRY_8966
    );
  sdft_Mmult_im64_mult0000_submult_0_19_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y36"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_0_19_CYSELG_8955,
      I1 => sdft_Mmult_im64_mult0000_submult_0_19_CYSELF_8969,
      O => sdft_Mmult_im64_mult0000_submult_0_19_CYAND_8967
    );
  sdft_Mmult_im64_mult0000_submult_0_19_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y36"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_19_CYMUXG2_8965,
      IB => sdft_Mmult_im64_mult0000_submult_0_19_FASTCARRY_8966,
      SEL => sdft_Mmult_im64_mult0000_submult_0_19_CYAND_8967,
      O => sdft_Mmult_im64_mult0000_submult_0_19_CYMUXFAST_8968
    );
  sdft_Mmult_im64_mult0000_submult_0_19_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y36"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_19_CY0G_8963,
      IB => sdft_Mmult_im64_mult0000_submult_0_19_CYMUXF2_8964,
      SEL => sdft_Mmult_im64_mult0000_submult_0_19_CYSELG_8955,
      O => sdft_Mmult_im64_mult0000_submult_0_19_CYMUXG2_8965
    );
  sdft_Mmult_im64_mult0000_submult_0_19_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y36",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_3,
      O => sdft_Mmult_im64_mult0000_submult_0_19_CY0G_8963
    );
  sdft_Mmult_im64_mult0000_submult_0_19_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y36",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(20),
      O => sdft_Mmult_im64_mult0000_submult_0_19_CYSELG_8955
    );
  sdft_counter_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y81",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_counter_8_XORF_8903,
      O => sdft_counter_8_DXMUX_8905
    );
  sdft_counter_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y81"
    )
    port map (
      I0 => sdft_counter_8_CYINIT_8902,
      I1 => sdft_counter_8_rt_8900,
      O => sdft_counter_8_XORF_8903
    );
  sdft_counter_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y81",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_counter_6_CYMUXFAST_8859,
      O => sdft_counter_8_CYINIT_8902
    );
  sdft_counter_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y81",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_counter_or0000_0,
      O => sdft_counter_8_SRINV_8892
    );
  sdft_counter_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y81",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_counter_8_CLKINV_8891
    );
  sdft_Mmult_im64_mult0000_submult_0_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y37",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_21_XORF_9022,
      O => sdft_Mmult_im64_mult0000_submult_0_21
    );
  sdft_Mmult_im64_mult0000_submult_0_21_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y37"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_0_21_CYINIT_9021,
      I1 => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(21),
      O => sdft_Mmult_im64_mult0000_submult_0_21_XORF_9022
    );
  sdft_Mmult_im64_mult0000_submult_0_21_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y37"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_21_CY0F_9020,
      IB => sdft_Mmult_im64_mult0000_submult_0_21_CYINIT_9021,
      SEL => sdft_Mmult_im64_mult0000_submult_0_21_CYSELF_9008,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(21)
    );
  sdft_Mmult_im64_mult0000_submult_0_21_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y37"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_21_CY0F_9020,
      IB => sdft_Mmult_im64_mult0000_submult_0_21_CY0F_9020,
      SEL => sdft_Mmult_im64_mult0000_submult_0_21_CYSELF_9008,
      O => sdft_Mmult_im64_mult0000_submult_0_21_CYMUXF2_9003
    );
  sdft_Mmult_im64_mult0000_submult_0_21_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y37",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(20),
      O => sdft_Mmult_im64_mult0000_submult_0_21_CYINIT_9021
    );
  sdft_Mmult_im64_mult0000_submult_0_21_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y37",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_4,
      O => sdft_Mmult_im64_mult0000_submult_0_21_CY0F_9020
    );
  sdft_Mmult_im64_mult0000_submult_0_21_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y37",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(21),
      O => sdft_Mmult_im64_mult0000_submult_0_21_CYSELF_9008
    );
  sdft_Mmult_im64_mult0000_submult_0_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y37",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_21_XORG_9010,
      O => sdft_Mmult_im64_mult0000_submult_0_22
    );
  sdft_Mmult_im64_mult0000_submult_0_21_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y37"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(21),
      I1 => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(22),
      O => sdft_Mmult_im64_mult0000_submult_0_21_XORG_9010
    );
  sdft_Mmult_im64_mult0000_submult_0_21_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y37",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_21_CYMUXFAST_9007,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(22)
    );
  sdft_Mmult_im64_mult0000_submult_0_21_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y37",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(20),
      O => sdft_Mmult_im64_mult0000_submult_0_21_FASTCARRY_9005
    );
  sdft_Mmult_im64_mult0000_submult_0_21_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y37"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_0_21_CYSELG_8994,
      I1 => sdft_Mmult_im64_mult0000_submult_0_21_CYSELF_9008,
      O => sdft_Mmult_im64_mult0000_submult_0_21_CYAND_9006
    );
  sdft_Mmult_im64_mult0000_submult_0_21_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y37"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_21_CYMUXG2_9004,
      IB => sdft_Mmult_im64_mult0000_submult_0_21_FASTCARRY_9005,
      SEL => sdft_Mmult_im64_mult0000_submult_0_21_CYAND_9006,
      O => sdft_Mmult_im64_mult0000_submult_0_21_CYMUXFAST_9007
    );
  sdft_Mmult_im64_mult0000_submult_0_21_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y37"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_21_CY0G_9002,
      IB => sdft_Mmult_im64_mult0000_submult_0_21_CYMUXF2_9003,
      SEL => sdft_Mmult_im64_mult0000_submult_0_21_CYSELG_8994,
      O => sdft_Mmult_im64_mult0000_submult_0_21_CYMUXG2_9004
    );
  sdft_Mmult_im64_mult0000_submult_0_21_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y37",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_5,
      O => sdft_Mmult_im64_mult0000_submult_0_21_CY0G_9002
    );
  sdft_Mmult_im64_mult0000_submult_0_21_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y37",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(22),
      O => sdft_Mmult_im64_mult0000_submult_0_21_CYSELG_8994
    );
  sdft_counter_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y79"
    )
    port map (
      O => sdft_counter_4_LOGIC_ZERO_8802
    );
  sdft_counter_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_counter_4_XORF_8827,
      O => sdft_counter_4_DXMUX_8829
    );
  sdft_counter_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y79"
    )
    port map (
      I0 => sdft_counter_4_CYINIT_8826,
      I1 => sdft_counter_4_F,
      O => sdft_counter_4_XORF_8827
    );
  sdft_counter_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y79"
    )
    port map (
      IA => sdft_counter_4_LOGIC_ZERO_8802,
      IB => sdft_counter_4_CYINIT_8826,
      SEL => sdft_counter_4_CYSELF_8808,
      O => sdft_Mcount_counter_cy(4)
    );
  sdft_counter_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y79"
    )
    port map (
      IA => sdft_counter_4_LOGIC_ZERO_8802,
      IB => sdft_counter_4_LOGIC_ZERO_8802,
      SEL => sdft_counter_4_CYSELF_8808,
      O => sdft_counter_4_CYMUXF2_8803
    );
  sdft_counter_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mcount_counter_cy(3),
      O => sdft_counter_4_CYINIT_8826
    );
  sdft_counter_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_counter_4_F,
      O => sdft_counter_4_CYSELF_8808
    );
  sdft_counter_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_counter_4_XORG_8810,
      O => sdft_counter_4_DYMUX_8812
    );
  sdft_counter_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y79"
    )
    port map (
      I0 => sdft_Mcount_counter_cy(4),
      I1 => sdft_counter_4_G,
      O => sdft_counter_4_XORG_8810
    );
  sdft_counter_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_counter_4_CYMUXFAST_8807,
      O => sdft_Mcount_counter_cy(5)
    );
  sdft_counter_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mcount_counter_cy(3),
      O => sdft_counter_4_FASTCARRY_8805
    );
  sdft_counter_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y79"
    )
    port map (
      I0 => sdft_counter_4_CYSELG_8793,
      I1 => sdft_counter_4_CYSELF_8808,
      O => sdft_counter_4_CYAND_8806
    );
  sdft_counter_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y79"
    )
    port map (
      IA => sdft_counter_4_CYMUXG2_8804,
      IB => sdft_counter_4_FASTCARRY_8805,
      SEL => sdft_counter_4_CYAND_8806,
      O => sdft_counter_4_CYMUXFAST_8807
    );
  sdft_counter_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y79"
    )
    port map (
      IA => sdft_counter_4_LOGIC_ZERO_8802,
      IB => sdft_counter_4_CYMUXF2_8803,
      SEL => sdft_counter_4_CYSELG_8793,
      O => sdft_counter_4_CYMUXG2_8804
    );
  sdft_counter_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_counter_4_G,
      O => sdft_counter_4_CYSELG_8793
    );
  sdft_counter_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_counter_or0000_0,
      O => sdft_counter_4_SRINV_8791
    );
  sdft_counter_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_counter_4_CLKINV_8790
    );
  sdft_counter_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X29Y78"
    )
    port map (
      O => sdft_counter_2_LOGIC_ZERO_8750
    );
  sdft_counter_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_counter_2_XORF_8775,
      O => sdft_counter_2_DXMUX_8777
    );
  sdft_counter_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X29Y78"
    )
    port map (
      I0 => sdft_counter_2_CYINIT_8774,
      I1 => sdft_counter_2_F,
      O => sdft_counter_2_XORF_8775
    );
  sdft_counter_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X29Y78"
    )
    port map (
      IA => sdft_counter_2_LOGIC_ZERO_8750,
      IB => sdft_counter_2_CYINIT_8774,
      SEL => sdft_counter_2_CYSELF_8756,
      O => sdft_Mcount_counter_cy(2)
    );
  sdft_counter_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y78"
    )
    port map (
      IA => sdft_counter_2_LOGIC_ZERO_8750,
      IB => sdft_counter_2_LOGIC_ZERO_8750,
      SEL => sdft_counter_2_CYSELF_8756,
      O => sdft_counter_2_CYMUXF2_8751
    );
  sdft_counter_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X29Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mcount_counter_cy(1),
      O => sdft_counter_2_CYINIT_8774
    );
  sdft_counter_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X29Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_counter_2_F,
      O => sdft_counter_2_CYSELF_8756
    );
  sdft_counter_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_counter_2_XORG_8758,
      O => sdft_counter_2_DYMUX_8760
    );
  sdft_counter_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X29Y78"
    )
    port map (
      I0 => sdft_Mcount_counter_cy(2),
      I1 => sdft_counter_2_G,
      O => sdft_counter_2_XORG_8758
    );
  sdft_counter_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_counter_2_CYMUXFAST_8755,
      O => sdft_Mcount_counter_cy(3)
    );
  sdft_counter_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X29Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mcount_counter_cy(1),
      O => sdft_counter_2_FASTCARRY_8753
    );
  sdft_counter_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X29Y78"
    )
    port map (
      I0 => sdft_counter_2_CYSELG_8741,
      I1 => sdft_counter_2_CYSELF_8756,
      O => sdft_counter_2_CYAND_8754
    );
  sdft_counter_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X29Y78"
    )
    port map (
      IA => sdft_counter_2_CYMUXG2_8752,
      IB => sdft_counter_2_FASTCARRY_8753,
      SEL => sdft_counter_2_CYAND_8754,
      O => sdft_counter_2_CYMUXFAST_8755
    );
  sdft_counter_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X29Y78"
    )
    port map (
      IA => sdft_counter_2_LOGIC_ZERO_8750,
      IB => sdft_counter_2_CYMUXF2_8751,
      SEL => sdft_counter_2_CYSELG_8741,
      O => sdft_counter_2_CYMUXG2_8752
    );
  sdft_counter_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X29Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_counter_2_G,
      O => sdft_counter_2_CYSELG_8741
    );
  sdft_counter_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_counter_or0000_0,
      O => sdft_counter_2_SRINV_8739
    );
  sdft_counter_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_counter_2_CLKINV_8738
    );
  sdft_Mmult_im64_mult0000_submult_0_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y40",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_27_XORF_9139,
      O => sdft_Mmult_im64_mult0000_submult_0_27
    );
  sdft_Mmult_im64_mult0000_submult_0_27_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y40"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_0_27_CYINIT_9138,
      I1 => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(27),
      O => sdft_Mmult_im64_mult0000_submult_0_27_XORF_9139
    );
  sdft_Mmult_im64_mult0000_submult_0_27_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y40"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_27_CY0F_9137,
      IB => sdft_Mmult_im64_mult0000_submult_0_27_CYINIT_9138,
      SEL => sdft_Mmult_im64_mult0000_submult_0_27_CYSELF_9125,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(27)
    );
  sdft_Mmult_im64_mult0000_submult_0_27_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y40"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_27_CY0F_9137,
      IB => sdft_Mmult_im64_mult0000_submult_0_27_CY0F_9137,
      SEL => sdft_Mmult_im64_mult0000_submult_0_27_CYSELF_9125,
      O => sdft_Mmult_im64_mult0000_submult_0_27_CYMUXF2_9120
    );
  sdft_Mmult_im64_mult0000_submult_0_27_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y40",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(26),
      O => sdft_Mmult_im64_mult0000_submult_0_27_CYINIT_9138
    );
  sdft_Mmult_im64_mult0000_submult_0_27_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y40",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_10,
      O => sdft_Mmult_im64_mult0000_submult_0_27_CY0F_9137
    );
  sdft_Mmult_im64_mult0000_submult_0_27_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y40",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(27),
      O => sdft_Mmult_im64_mult0000_submult_0_27_CYSELF_9125
    );
  sdft_Mmult_im64_mult0000_submult_0_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y40",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_27_XORG_9127,
      O => sdft_Mmult_im64_mult0000_submult_0_28
    );
  sdft_Mmult_im64_mult0000_submult_0_27_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y40"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(27),
      I1 => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(28),
      O => sdft_Mmult_im64_mult0000_submult_0_27_XORG_9127
    );
  sdft_Mmult_im64_mult0000_submult_0_27_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y40",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_27_CYMUXFAST_9124,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(28)
    );
  sdft_Mmult_im64_mult0000_submult_0_27_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y40",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(26),
      O => sdft_Mmult_im64_mult0000_submult_0_27_FASTCARRY_9122
    );
  sdft_Mmult_im64_mult0000_submult_0_27_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y40"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_0_27_CYSELG_9111,
      I1 => sdft_Mmult_im64_mult0000_submult_0_27_CYSELF_9125,
      O => sdft_Mmult_im64_mult0000_submult_0_27_CYAND_9123
    );
  sdft_Mmult_im64_mult0000_submult_0_27_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y40"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_27_CYMUXG2_9121,
      IB => sdft_Mmult_im64_mult0000_submult_0_27_FASTCARRY_9122,
      SEL => sdft_Mmult_im64_mult0000_submult_0_27_CYAND_9123,
      O => sdft_Mmult_im64_mult0000_submult_0_27_CYMUXFAST_9124
    );
  sdft_Mmult_im64_mult0000_submult_0_27_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y40"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_27_CY0G_9119,
      IB => sdft_Mmult_im64_mult0000_submult_0_27_CYMUXF2_9120,
      SEL => sdft_Mmult_im64_mult0000_submult_0_27_CYSELG_9111,
      O => sdft_Mmult_im64_mult0000_submult_0_27_CYMUXG2_9121
    );
  sdft_Mmult_im64_mult0000_submult_0_27_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y40",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_11,
      O => sdft_Mmult_im64_mult0000_submult_0_27_CY0G_9119
    );
  sdft_Mmult_im64_mult0000_submult_0_27_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y40",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(28),
      O => sdft_Mmult_im64_mult0000_submult_0_27_CYSELG_9111
    );
  sdft_Mmult_im64_mult0000_submult_0_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y41",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_29_XORF_9178,
      O => sdft_Mmult_im64_mult0000_submult_0_29
    );
  sdft_Mmult_im64_mult0000_submult_0_29_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y41"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_0_29_CYINIT_9177,
      I1 => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(29),
      O => sdft_Mmult_im64_mult0000_submult_0_29_XORF_9178
    );
  sdft_Mmult_im64_mult0000_submult_0_29_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y41"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_29_CY0F_9176,
      IB => sdft_Mmult_im64_mult0000_submult_0_29_CYINIT_9177,
      SEL => sdft_Mmult_im64_mult0000_submult_0_29_CYSELF_9164,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(29)
    );
  sdft_Mmult_im64_mult0000_submult_0_29_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y41"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_29_CY0F_9176,
      IB => sdft_Mmult_im64_mult0000_submult_0_29_CY0F_9176,
      SEL => sdft_Mmult_im64_mult0000_submult_0_29_CYSELF_9164,
      O => sdft_Mmult_im64_mult0000_submult_0_29_CYMUXF2_9159
    );
  sdft_Mmult_im64_mult0000_submult_0_29_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y41",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(28),
      O => sdft_Mmult_im64_mult0000_submult_0_29_CYINIT_9177
    );
  sdft_Mmult_im64_mult0000_submult_0_29_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y41",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_12,
      O => sdft_Mmult_im64_mult0000_submult_0_29_CY0F_9176
    );
  sdft_Mmult_im64_mult0000_submult_0_29_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y41",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(29),
      O => sdft_Mmult_im64_mult0000_submult_0_29_CYSELF_9164
    );
  sdft_Mmult_im64_mult0000_submult_0_29_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y41",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_29_XORG_9166,
      O => sdft_Mmult_im64_mult0000_submult_0_30
    );
  sdft_Mmult_im64_mult0000_submult_0_29_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y41"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(29),
      I1 => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(30),
      O => sdft_Mmult_im64_mult0000_submult_0_29_XORG_9166
    );
  sdft_Mmult_im64_mult0000_submult_0_29_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y41",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_29_CYMUXFAST_9163,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(30)
    );
  sdft_Mmult_im64_mult0000_submult_0_29_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y41",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(28),
      O => sdft_Mmult_im64_mult0000_submult_0_29_FASTCARRY_9161
    );
  sdft_Mmult_im64_mult0000_submult_0_29_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y41"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_0_29_CYSELG_9150,
      I1 => sdft_Mmult_im64_mult0000_submult_0_29_CYSELF_9164,
      O => sdft_Mmult_im64_mult0000_submult_0_29_CYAND_9162
    );
  sdft_Mmult_im64_mult0000_submult_0_29_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y41"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_29_CYMUXG2_9160,
      IB => sdft_Mmult_im64_mult0000_submult_0_29_FASTCARRY_9161,
      SEL => sdft_Mmult_im64_mult0000_submult_0_29_CYAND_9162,
      O => sdft_Mmult_im64_mult0000_submult_0_29_CYMUXFAST_9163
    );
  sdft_Mmult_im64_mult0000_submult_0_29_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y41"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_29_CY0G_9158,
      IB => sdft_Mmult_im64_mult0000_submult_0_29_CYMUXF2_9159,
      SEL => sdft_Mmult_im64_mult0000_submult_0_29_CYSELG_9150,
      O => sdft_Mmult_im64_mult0000_submult_0_29_CYMUXG2_9160
    );
  sdft_Mmult_im64_mult0000_submult_0_29_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y41",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_13,
      O => sdft_Mmult_im64_mult0000_submult_0_29_CY0G_9158
    );
  sdft_Mmult_im64_mult0000_submult_0_29_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y41",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(30),
      O => sdft_Mmult_im64_mult0000_submult_0_29_CYSELG_9150
    );
  sdft_Mmult_im64_mult0000_submult_0_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y39",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_25_XORF_9100,
      O => sdft_Mmult_im64_mult0000_submult_0_25
    );
  sdft_Mmult_im64_mult0000_submult_0_25_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y39"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_0_25_CYINIT_9099,
      I1 => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(25),
      O => sdft_Mmult_im64_mult0000_submult_0_25_XORF_9100
    );
  sdft_Mmult_im64_mult0000_submult_0_25_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y39"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_25_CY0F_9098,
      IB => sdft_Mmult_im64_mult0000_submult_0_25_CYINIT_9099,
      SEL => sdft_Mmult_im64_mult0000_submult_0_25_CYSELF_9086,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(25)
    );
  sdft_Mmult_im64_mult0000_submult_0_25_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y39"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_25_CY0F_9098,
      IB => sdft_Mmult_im64_mult0000_submult_0_25_CY0F_9098,
      SEL => sdft_Mmult_im64_mult0000_submult_0_25_CYSELF_9086,
      O => sdft_Mmult_im64_mult0000_submult_0_25_CYMUXF2_9081
    );
  sdft_Mmult_im64_mult0000_submult_0_25_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y39",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(24),
      O => sdft_Mmult_im64_mult0000_submult_0_25_CYINIT_9099
    );
  sdft_Mmult_im64_mult0000_submult_0_25_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y39",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_8,
      O => sdft_Mmult_im64_mult0000_submult_0_25_CY0F_9098
    );
  sdft_Mmult_im64_mult0000_submult_0_25_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y39",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(25),
      O => sdft_Mmult_im64_mult0000_submult_0_25_CYSELF_9086
    );
  sdft_Mmult_im64_mult0000_submult_0_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y39",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_25_XORG_9088,
      O => sdft_Mmult_im64_mult0000_submult_0_26
    );
  sdft_Mmult_im64_mult0000_submult_0_25_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y39"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(25),
      I1 => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(26),
      O => sdft_Mmult_im64_mult0000_submult_0_25_XORG_9088
    );
  sdft_Mmult_im64_mult0000_submult_0_25_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y39",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_25_CYMUXFAST_9085,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(26)
    );
  sdft_Mmult_im64_mult0000_submult_0_25_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y39",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(24),
      O => sdft_Mmult_im64_mult0000_submult_0_25_FASTCARRY_9083
    );
  sdft_Mmult_im64_mult0000_submult_0_25_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y39"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_0_25_CYSELG_9072,
      I1 => sdft_Mmult_im64_mult0000_submult_0_25_CYSELF_9086,
      O => sdft_Mmult_im64_mult0000_submult_0_25_CYAND_9084
    );
  sdft_Mmult_im64_mult0000_submult_0_25_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y39"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_25_CYMUXG2_9082,
      IB => sdft_Mmult_im64_mult0000_submult_0_25_FASTCARRY_9083,
      SEL => sdft_Mmult_im64_mult0000_submult_0_25_CYAND_9084,
      O => sdft_Mmult_im64_mult0000_submult_0_25_CYMUXFAST_9085
    );
  sdft_Mmult_im64_mult0000_submult_0_25_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y39"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_25_CY0G_9080,
      IB => sdft_Mmult_im64_mult0000_submult_0_25_CYMUXF2_9081,
      SEL => sdft_Mmult_im64_mult0000_submult_0_25_CYSELG_9072,
      O => sdft_Mmult_im64_mult0000_submult_0_25_CYMUXG2_9082
    );
  sdft_Mmult_im64_mult0000_submult_0_25_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y39",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_9,
      O => sdft_Mmult_im64_mult0000_submult_0_25_CY0G_9080
    );
  sdft_Mmult_im64_mult0000_submult_0_25_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y39",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(26),
      O => sdft_Mmult_im64_mult0000_submult_0_25_CYSELG_9072
    );
  sdft_Mmult_re64_mult0000_submult_0_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_25_XORF_9697,
      O => sdft_Mmult_re64_mult0000_submult_0_25
    );
  sdft_Mmult_re64_mult0000_submult_0_25_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y75"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_0_25_CYINIT_9696,
      I1 => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(25),
      O => sdft_Mmult_re64_mult0000_submult_0_25_XORF_9697
    );
  sdft_Mmult_re64_mult0000_submult_0_25_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y75"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_25_CY0F_9695,
      IB => sdft_Mmult_re64_mult0000_submult_0_25_CYINIT_9696,
      SEL => sdft_Mmult_re64_mult0000_submult_0_25_CYSELF_9683,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(25)
    );
  sdft_Mmult_re64_mult0000_submult_0_25_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y75"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_25_CY0F_9695,
      IB => sdft_Mmult_re64_mult0000_submult_0_25_CY0F_9695,
      SEL => sdft_Mmult_re64_mult0000_submult_0_25_CYSELF_9683,
      O => sdft_Mmult_re64_mult0000_submult_0_25_CYMUXF2_9678
    );
  sdft_Mmult_re64_mult0000_submult_0_25_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(24),
      O => sdft_Mmult_re64_mult0000_submult_0_25_CYINIT_9696
    );
  sdft_Mmult_re64_mult0000_submult_0_25_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_8,
      O => sdft_Mmult_re64_mult0000_submult_0_25_CY0F_9695
    );
  sdft_Mmult_re64_mult0000_submult_0_25_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(25),
      O => sdft_Mmult_re64_mult0000_submult_0_25_CYSELF_9683
    );
  sdft_Mmult_re64_mult0000_submult_0_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_25_XORG_9685,
      O => sdft_Mmult_re64_mult0000_submult_0_26
    );
  sdft_Mmult_re64_mult0000_submult_0_25_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y75"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(25),
      I1 => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(26),
      O => sdft_Mmult_re64_mult0000_submult_0_25_XORG_9685
    );
  sdft_Mmult_re64_mult0000_submult_0_25_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_25_CYMUXFAST_9682,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(26)
    );
  sdft_Mmult_re64_mult0000_submult_0_25_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(24),
      O => sdft_Mmult_re64_mult0000_submult_0_25_FASTCARRY_9680
    );
  sdft_Mmult_re64_mult0000_submult_0_25_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y75"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_0_25_CYSELG_9669,
      I1 => sdft_Mmult_re64_mult0000_submult_0_25_CYSELF_9683,
      O => sdft_Mmult_re64_mult0000_submult_0_25_CYAND_9681
    );
  sdft_Mmult_re64_mult0000_submult_0_25_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y75"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_25_CYMUXG2_9679,
      IB => sdft_Mmult_re64_mult0000_submult_0_25_FASTCARRY_9680,
      SEL => sdft_Mmult_re64_mult0000_submult_0_25_CYAND_9681,
      O => sdft_Mmult_re64_mult0000_submult_0_25_CYMUXFAST_9682
    );
  sdft_Mmult_re64_mult0000_submult_0_25_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y75"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_25_CY0G_9677,
      IB => sdft_Mmult_re64_mult0000_submult_0_25_CYMUXF2_9678,
      SEL => sdft_Mmult_re64_mult0000_submult_0_25_CYSELG_9669,
      O => sdft_Mmult_re64_mult0000_submult_0_25_CYMUXG2_9679
    );
  sdft_Mmult_re64_mult0000_submult_0_25_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_9,
      O => sdft_Mmult_re64_mult0000_submult_0_25_CY0G_9677
    );
  sdft_Mmult_re64_mult0000_submult_0_25_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(26),
      O => sdft_Mmult_re64_mult0000_submult_0_25_CYSELG_9669
    );
  sdft_Mmult_re64_mult0000_submult_0_39_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y82",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_39_XORF_9970,
      O => sdft_Mmult_re64_mult0000_submult_0_39
    );
  sdft_Mmult_re64_mult0000_submult_0_39_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y82"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_0_39_CYINIT_9969,
      I1 => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(39),
      O => sdft_Mmult_re64_mult0000_submult_0_39_XORF_9970
    );
  sdft_Mmult_re64_mult0000_submult_0_39_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y82"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_39_CY0F_9968,
      IB => sdft_Mmult_re64_mult0000_submult_0_39_CYINIT_9969,
      SEL => sdft_Mmult_re64_mult0000_submult_0_39_CYSELF_9956,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(39)
    );
  sdft_Mmult_re64_mult0000_submult_0_39_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y82"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_39_CY0F_9968,
      IB => sdft_Mmult_re64_mult0000_submult_0_39_CY0F_9968,
      SEL => sdft_Mmult_re64_mult0000_submult_0_39_CYSELF_9956,
      O => sdft_Mmult_re64_mult0000_submult_0_39_CYMUXF2_9951
    );
  sdft_Mmult_re64_mult0000_submult_0_39_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y82",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(38),
      O => sdft_Mmult_re64_mult0000_submult_0_39_CYINIT_9969
    );
  sdft_Mmult_re64_mult0000_submult_0_39_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y82",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_22,
      O => sdft_Mmult_re64_mult0000_submult_0_39_CY0F_9968
    );
  sdft_Mmult_re64_mult0000_submult_0_39_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y82",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(39),
      O => sdft_Mmult_re64_mult0000_submult_0_39_CYSELF_9956
    );
  sdft_Mmult_re64_mult0000_submult_0_39_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y82",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_39_XORG_9958,
      O => sdft_Mmult_re64_mult0000_submult_0_40
    );
  sdft_Mmult_re64_mult0000_submult_0_39_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y82"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(39),
      I1 => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(40),
      O => sdft_Mmult_re64_mult0000_submult_0_39_XORG_9958
    );
  sdft_Mmult_re64_mult0000_submult_0_39_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y82",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_39_CYMUXFAST_9955,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(40)
    );
  sdft_Mmult_re64_mult0000_submult_0_39_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y82",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(38),
      O => sdft_Mmult_re64_mult0000_submult_0_39_FASTCARRY_9953
    );
  sdft_Mmult_re64_mult0000_submult_0_39_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y82"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_0_39_CYSELG_9942,
      I1 => sdft_Mmult_re64_mult0000_submult_0_39_CYSELF_9956,
      O => sdft_Mmult_re64_mult0000_submult_0_39_CYAND_9954
    );
  sdft_Mmult_re64_mult0000_submult_0_39_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y82"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_39_CYMUXG2_9952,
      IB => sdft_Mmult_re64_mult0000_submult_0_39_FASTCARRY_9953,
      SEL => sdft_Mmult_re64_mult0000_submult_0_39_CYAND_9954,
      O => sdft_Mmult_re64_mult0000_submult_0_39_CYMUXFAST_9955
    );
  sdft_Mmult_re64_mult0000_submult_0_39_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y82"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_39_CY0G_9950,
      IB => sdft_Mmult_re64_mult0000_submult_0_39_CYMUXF2_9951,
      SEL => sdft_Mmult_re64_mult0000_submult_0_39_CYSELG_9942,
      O => sdft_Mmult_re64_mult0000_submult_0_39_CYMUXG2_9952
    );
  sdft_Mmult_re64_mult0000_submult_0_39_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y82",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_23,
      O => sdft_Mmult_re64_mult0000_submult_0_39_CY0G_9950
    );
  sdft_Mmult_re64_mult0000_submult_0_39_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y82",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(40),
      O => sdft_Mmult_re64_mult0000_submult_0_39_CYSELG_9942
    );
  sdft_Mmult_re64_mult0000_submult_0_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_29_XORF_9775,
      O => sdft_Mmult_re64_mult0000_submult_0_29
    );
  sdft_Mmult_re64_mult0000_submult_0_29_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y77"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_0_29_CYINIT_9774,
      I1 => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(29),
      O => sdft_Mmult_re64_mult0000_submult_0_29_XORF_9775
    );
  sdft_Mmult_re64_mult0000_submult_0_29_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y77"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_29_CY0F_9773,
      IB => sdft_Mmult_re64_mult0000_submult_0_29_CYINIT_9774,
      SEL => sdft_Mmult_re64_mult0000_submult_0_29_CYSELF_9761,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(29)
    );
  sdft_Mmult_re64_mult0000_submult_0_29_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y77"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_29_CY0F_9773,
      IB => sdft_Mmult_re64_mult0000_submult_0_29_CY0F_9773,
      SEL => sdft_Mmult_re64_mult0000_submult_0_29_CYSELF_9761,
      O => sdft_Mmult_re64_mult0000_submult_0_29_CYMUXF2_9756
    );
  sdft_Mmult_re64_mult0000_submult_0_29_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(28),
      O => sdft_Mmult_re64_mult0000_submult_0_29_CYINIT_9774
    );
  sdft_Mmult_re64_mult0000_submult_0_29_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_12,
      O => sdft_Mmult_re64_mult0000_submult_0_29_CY0F_9773
    );
  sdft_Mmult_re64_mult0000_submult_0_29_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(29),
      O => sdft_Mmult_re64_mult0000_submult_0_29_CYSELF_9761
    );
  sdft_Mmult_re64_mult0000_submult_0_29_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_29_XORG_9763,
      O => sdft_Mmult_re64_mult0000_submult_0_30
    );
  sdft_Mmult_re64_mult0000_submult_0_29_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y77"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(29),
      I1 => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(30),
      O => sdft_Mmult_re64_mult0000_submult_0_29_XORG_9763
    );
  sdft_Mmult_re64_mult0000_submult_0_29_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_29_CYMUXFAST_9760,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(30)
    );
  sdft_Mmult_re64_mult0000_submult_0_29_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(28),
      O => sdft_Mmult_re64_mult0000_submult_0_29_FASTCARRY_9758
    );
  sdft_Mmult_re64_mult0000_submult_0_29_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y77"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_0_29_CYSELG_9747,
      I1 => sdft_Mmult_re64_mult0000_submult_0_29_CYSELF_9761,
      O => sdft_Mmult_re64_mult0000_submult_0_29_CYAND_9759
    );
  sdft_Mmult_re64_mult0000_submult_0_29_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y77"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_29_CYMUXG2_9757,
      IB => sdft_Mmult_re64_mult0000_submult_0_29_FASTCARRY_9758,
      SEL => sdft_Mmult_re64_mult0000_submult_0_29_CYAND_9759,
      O => sdft_Mmult_re64_mult0000_submult_0_29_CYMUXFAST_9760
    );
  sdft_Mmult_re64_mult0000_submult_0_29_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y77"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_29_CY0G_9755,
      IB => sdft_Mmult_re64_mult0000_submult_0_29_CYMUXF2_9756,
      SEL => sdft_Mmult_re64_mult0000_submult_0_29_CYSELG_9747,
      O => sdft_Mmult_re64_mult0000_submult_0_29_CYMUXG2_9757
    );
  sdft_Mmult_re64_mult0000_submult_0_29_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_13,
      O => sdft_Mmult_re64_mult0000_submult_0_29_CY0G_9755
    );
  sdft_Mmult_re64_mult0000_submult_0_29_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(30),
      O => sdft_Mmult_re64_mult0000_submult_0_29_CYSELG_9747
    );
  sdft_Mmult_re64_mult0000_submult_00_Madd_lut_24_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y74"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_7,
      ADR1 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_24,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(24)
    );
  sdft_Mmult_re64_mult0000_submult_0_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_23_XORF_9658,
      O => sdft_Mmult_re64_mult0000_submult_0_23
    );
  sdft_Mmult_re64_mult0000_submult_0_23_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y74"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_0_23_CYINIT_9657,
      I1 => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(23),
      O => sdft_Mmult_re64_mult0000_submult_0_23_XORF_9658
    );
  sdft_Mmult_re64_mult0000_submult_0_23_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y74"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_23_CY0F_9656,
      IB => sdft_Mmult_re64_mult0000_submult_0_23_CYINIT_9657,
      SEL => sdft_Mmult_re64_mult0000_submult_0_23_CYSELF_9644,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(23)
    );
  sdft_Mmult_re64_mult0000_submult_0_23_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y74"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_23_CY0F_9656,
      IB => sdft_Mmult_re64_mult0000_submult_0_23_CY0F_9656,
      SEL => sdft_Mmult_re64_mult0000_submult_0_23_CYSELF_9644,
      O => sdft_Mmult_re64_mult0000_submult_0_23_CYMUXF2_9639
    );
  sdft_Mmult_re64_mult0000_submult_0_23_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(22),
      O => sdft_Mmult_re64_mult0000_submult_0_23_CYINIT_9657
    );
  sdft_Mmult_re64_mult0000_submult_0_23_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_6,
      O => sdft_Mmult_re64_mult0000_submult_0_23_CY0F_9656
    );
  sdft_Mmult_re64_mult0000_submult_0_23_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(23),
      O => sdft_Mmult_re64_mult0000_submult_0_23_CYSELF_9644
    );
  sdft_Mmult_re64_mult0000_submult_0_23_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_23_XORG_9646,
      O => sdft_Mmult_re64_mult0000_submult_0_24
    );
  sdft_Mmult_re64_mult0000_submult_0_23_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y74"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(23),
      I1 => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(24),
      O => sdft_Mmult_re64_mult0000_submult_0_23_XORG_9646
    );
  sdft_Mmult_re64_mult0000_submult_0_23_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_23_CYMUXFAST_9643,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(24)
    );
  sdft_Mmult_re64_mult0000_submult_0_23_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(22),
      O => sdft_Mmult_re64_mult0000_submult_0_23_FASTCARRY_9641
    );
  sdft_Mmult_re64_mult0000_submult_0_23_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y74"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_0_23_CYSELG_9630,
      I1 => sdft_Mmult_re64_mult0000_submult_0_23_CYSELF_9644,
      O => sdft_Mmult_re64_mult0000_submult_0_23_CYAND_9642
    );
  sdft_Mmult_re64_mult0000_submult_0_23_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y74"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_23_CYMUXG2_9640,
      IB => sdft_Mmult_re64_mult0000_submult_0_23_FASTCARRY_9641,
      SEL => sdft_Mmult_re64_mult0000_submult_0_23_CYAND_9642,
      O => sdft_Mmult_re64_mult0000_submult_0_23_CYMUXFAST_9643
    );
  sdft_Mmult_re64_mult0000_submult_0_23_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y74"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_23_CY0G_9638,
      IB => sdft_Mmult_re64_mult0000_submult_0_23_CYMUXF2_9639,
      SEL => sdft_Mmult_re64_mult0000_submult_0_23_CYSELG_9630,
      O => sdft_Mmult_re64_mult0000_submult_0_23_CYMUXG2_9640
    );
  sdft_Mmult_re64_mult0000_submult_0_23_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_7,
      O => sdft_Mmult_re64_mult0000_submult_0_23_CY0G_9638
    );
  sdft_Mmult_re64_mult0000_submult_0_23_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(24),
      O => sdft_Mmult_re64_mult0000_submult_0_23_CYSELG_9630
    );
  sdft_Mmult_re64_mult0000_submult_0_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_27_XORF_9736,
      O => sdft_Mmult_re64_mult0000_submult_0_27
    );
  sdft_Mmult_re64_mult0000_submult_0_27_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y76"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_0_27_CYINIT_9735,
      I1 => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(27),
      O => sdft_Mmult_re64_mult0000_submult_0_27_XORF_9736
    );
  sdft_Mmult_re64_mult0000_submult_0_27_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y76"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_27_CY0F_9734,
      IB => sdft_Mmult_re64_mult0000_submult_0_27_CYINIT_9735,
      SEL => sdft_Mmult_re64_mult0000_submult_0_27_CYSELF_9722,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(27)
    );
  sdft_Mmult_re64_mult0000_submult_0_27_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y76"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_27_CY0F_9734,
      IB => sdft_Mmult_re64_mult0000_submult_0_27_CY0F_9734,
      SEL => sdft_Mmult_re64_mult0000_submult_0_27_CYSELF_9722,
      O => sdft_Mmult_re64_mult0000_submult_0_27_CYMUXF2_9717
    );
  sdft_Mmult_re64_mult0000_submult_0_27_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(26),
      O => sdft_Mmult_re64_mult0000_submult_0_27_CYINIT_9735
    );
  sdft_Mmult_re64_mult0000_submult_0_27_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_10,
      O => sdft_Mmult_re64_mult0000_submult_0_27_CY0F_9734
    );
  sdft_Mmult_re64_mult0000_submult_0_27_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(27),
      O => sdft_Mmult_re64_mult0000_submult_0_27_CYSELF_9722
    );
  sdft_Mmult_re64_mult0000_submult_0_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_27_XORG_9724,
      O => sdft_Mmult_re64_mult0000_submult_0_28
    );
  sdft_Mmult_re64_mult0000_submult_0_27_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y76"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(27),
      I1 => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(28),
      O => sdft_Mmult_re64_mult0000_submult_0_27_XORG_9724
    );
  sdft_Mmult_re64_mult0000_submult_0_27_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_27_CYMUXFAST_9721,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(28)
    );
  sdft_Mmult_re64_mult0000_submult_0_27_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(26),
      O => sdft_Mmult_re64_mult0000_submult_0_27_FASTCARRY_9719
    );
  sdft_Mmult_re64_mult0000_submult_0_27_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y76"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_0_27_CYSELG_9708,
      I1 => sdft_Mmult_re64_mult0000_submult_0_27_CYSELF_9722,
      O => sdft_Mmult_re64_mult0000_submult_0_27_CYAND_9720
    );
  sdft_Mmult_re64_mult0000_submult_0_27_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y76"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_27_CYMUXG2_9718,
      IB => sdft_Mmult_re64_mult0000_submult_0_27_FASTCARRY_9719,
      SEL => sdft_Mmult_re64_mult0000_submult_0_27_CYAND_9720,
      O => sdft_Mmult_re64_mult0000_submult_0_27_CYMUXFAST_9721
    );
  sdft_Mmult_re64_mult0000_submult_0_27_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y76"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_27_CY0G_9716,
      IB => sdft_Mmult_re64_mult0000_submult_0_27_CYMUXF2_9717,
      SEL => sdft_Mmult_re64_mult0000_submult_0_27_CYSELG_9708,
      O => sdft_Mmult_re64_mult0000_submult_0_27_CYMUXG2_9718
    );
  sdft_Mmult_re64_mult0000_submult_0_27_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_11,
      O => sdft_Mmult_re64_mult0000_submult_0_27_CY0G_9716
    );
  sdft_Mmult_re64_mult0000_submult_0_27_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(28),
      O => sdft_Mmult_re64_mult0000_submult_0_27_CYSELG_9708
    );
  sdft_Mmult_re64_mult0000_submult_00_Madd_lut_23_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X55Y74"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_6,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_23,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(23)
    );
  sdft_Mmult_re64_mult0000_submult_0_31_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_31_XORF_9814,
      O => sdft_Mmult_re64_mult0000_submult_0_31
    );
  sdft_Mmult_re64_mult0000_submult_0_31_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y78"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_0_31_CYINIT_9813,
      I1 => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(31),
      O => sdft_Mmult_re64_mult0000_submult_0_31_XORF_9814
    );
  sdft_Mmult_re64_mult0000_submult_0_31_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y78"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_31_CY0F_9812,
      IB => sdft_Mmult_re64_mult0000_submult_0_31_CYINIT_9813,
      SEL => sdft_Mmult_re64_mult0000_submult_0_31_CYSELF_9800,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(31)
    );
  sdft_Mmult_re64_mult0000_submult_0_31_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y78"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_31_CY0F_9812,
      IB => sdft_Mmult_re64_mult0000_submult_0_31_CY0F_9812,
      SEL => sdft_Mmult_re64_mult0000_submult_0_31_CYSELF_9800,
      O => sdft_Mmult_re64_mult0000_submult_0_31_CYMUXF2_9795
    );
  sdft_Mmult_re64_mult0000_submult_0_31_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(30),
      O => sdft_Mmult_re64_mult0000_submult_0_31_CYINIT_9813
    );
  sdft_Mmult_re64_mult0000_submult_0_31_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_14,
      O => sdft_Mmult_re64_mult0000_submult_0_31_CY0F_9812
    );
  sdft_Mmult_re64_mult0000_submult_0_31_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(31),
      O => sdft_Mmult_re64_mult0000_submult_0_31_CYSELF_9800
    );
  sdft_Mmult_re64_mult0000_submult_0_31_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_31_XORG_9802,
      O => sdft_Mmult_re64_mult0000_submult_0_32
    );
  sdft_Mmult_re64_mult0000_submult_0_31_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y78"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(31),
      I1 => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(32),
      O => sdft_Mmult_re64_mult0000_submult_0_31_XORG_9802
    );
  sdft_Mmult_re64_mult0000_submult_0_31_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_31_CYMUXFAST_9799,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(32)
    );
  sdft_Mmult_re64_mult0000_submult_0_31_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(30),
      O => sdft_Mmult_re64_mult0000_submult_0_31_FASTCARRY_9797
    );
  sdft_Mmult_re64_mult0000_submult_0_31_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y78"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_0_31_CYSELG_9786,
      I1 => sdft_Mmult_re64_mult0000_submult_0_31_CYSELF_9800,
      O => sdft_Mmult_re64_mult0000_submult_0_31_CYAND_9798
    );
  sdft_Mmult_re64_mult0000_submult_0_31_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y78"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_31_CYMUXG2_9796,
      IB => sdft_Mmult_re64_mult0000_submult_0_31_FASTCARRY_9797,
      SEL => sdft_Mmult_re64_mult0000_submult_0_31_CYAND_9798,
      O => sdft_Mmult_re64_mult0000_submult_0_31_CYMUXFAST_9799
    );
  sdft_Mmult_re64_mult0000_submult_0_31_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y78"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_31_CY0G_9794,
      IB => sdft_Mmult_re64_mult0000_submult_0_31_CYMUXF2_9795,
      SEL => sdft_Mmult_re64_mult0000_submult_0_31_CYSELG_9786,
      O => sdft_Mmult_re64_mult0000_submult_0_31_CYMUXG2_9796
    );
  sdft_Mmult_re64_mult0000_submult_0_31_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_15,
      O => sdft_Mmult_re64_mult0000_submult_0_31_CY0G_9794
    );
  sdft_Mmult_re64_mult0000_submult_0_31_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(32),
      O => sdft_Mmult_re64_mult0000_submult_0_31_CYSELG_9786
    );
  sdft_Mmult_re64_mult0000_submult_0_35_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_35_XORF_9892,
      O => sdft_Mmult_re64_mult0000_submult_0_35
    );
  sdft_Mmult_re64_mult0000_submult_0_35_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y80"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_0_35_CYINIT_9891,
      I1 => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(35),
      O => sdft_Mmult_re64_mult0000_submult_0_35_XORF_9892
    );
  sdft_Mmult_re64_mult0000_submult_0_35_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y80"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_35_CY0F_9890,
      IB => sdft_Mmult_re64_mult0000_submult_0_35_CYINIT_9891,
      SEL => sdft_Mmult_re64_mult0000_submult_0_35_CYSELF_9878,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(35)
    );
  sdft_Mmult_re64_mult0000_submult_0_35_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y80"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_35_CY0F_9890,
      IB => sdft_Mmult_re64_mult0000_submult_0_35_CY0F_9890,
      SEL => sdft_Mmult_re64_mult0000_submult_0_35_CYSELF_9878,
      O => sdft_Mmult_re64_mult0000_submult_0_35_CYMUXF2_9873
    );
  sdft_Mmult_re64_mult0000_submult_0_35_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(34),
      O => sdft_Mmult_re64_mult0000_submult_0_35_CYINIT_9891
    );
  sdft_Mmult_re64_mult0000_submult_0_35_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_18,
      O => sdft_Mmult_re64_mult0000_submult_0_35_CY0F_9890
    );
  sdft_Mmult_re64_mult0000_submult_0_35_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(35),
      O => sdft_Mmult_re64_mult0000_submult_0_35_CYSELF_9878
    );
  sdft_Mmult_re64_mult0000_submult_0_35_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_35_XORG_9880,
      O => sdft_Mmult_re64_mult0000_submult_0_36
    );
  sdft_Mmult_re64_mult0000_submult_0_35_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y80"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(35),
      I1 => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(36),
      O => sdft_Mmult_re64_mult0000_submult_0_35_XORG_9880
    );
  sdft_Mmult_re64_mult0000_submult_0_35_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_35_CYMUXFAST_9877,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(36)
    );
  sdft_Mmult_re64_mult0000_submult_0_35_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(34),
      O => sdft_Mmult_re64_mult0000_submult_0_35_FASTCARRY_9875
    );
  sdft_Mmult_re64_mult0000_submult_0_35_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y80"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_0_35_CYSELG_9864,
      I1 => sdft_Mmult_re64_mult0000_submult_0_35_CYSELF_9878,
      O => sdft_Mmult_re64_mult0000_submult_0_35_CYAND_9876
    );
  sdft_Mmult_re64_mult0000_submult_0_35_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y80"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_35_CYMUXG2_9874,
      IB => sdft_Mmult_re64_mult0000_submult_0_35_FASTCARRY_9875,
      SEL => sdft_Mmult_re64_mult0000_submult_0_35_CYAND_9876,
      O => sdft_Mmult_re64_mult0000_submult_0_35_CYMUXFAST_9877
    );
  sdft_Mmult_re64_mult0000_submult_0_35_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y80"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_35_CY0G_9872,
      IB => sdft_Mmult_re64_mult0000_submult_0_35_CYMUXF2_9873,
      SEL => sdft_Mmult_re64_mult0000_submult_0_35_CYSELG_9864,
      O => sdft_Mmult_re64_mult0000_submult_0_35_CYMUXG2_9874
    );
  sdft_Mmult_re64_mult0000_submult_0_35_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_19,
      O => sdft_Mmult_re64_mult0000_submult_0_35_CY0G_9872
    );
  sdft_Mmult_re64_mult0000_submult_0_35_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(36),
      O => sdft_Mmult_re64_mult0000_submult_0_35_CYSELG_9864
    );
  sdft_Mmult_re64_mult0000_submult_0_33_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_33_XORF_9853,
      O => sdft_Mmult_re64_mult0000_submult_0_33
    );
  sdft_Mmult_re64_mult0000_submult_0_33_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y79"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_0_33_CYINIT_9852,
      I1 => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(33),
      O => sdft_Mmult_re64_mult0000_submult_0_33_XORF_9853
    );
  sdft_Mmult_re64_mult0000_submult_0_33_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y79"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_33_CY0F_9851,
      IB => sdft_Mmult_re64_mult0000_submult_0_33_CYINIT_9852,
      SEL => sdft_Mmult_re64_mult0000_submult_0_33_CYSELF_9839,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(33)
    );
  sdft_Mmult_re64_mult0000_submult_0_33_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y79"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_33_CY0F_9851,
      IB => sdft_Mmult_re64_mult0000_submult_0_33_CY0F_9851,
      SEL => sdft_Mmult_re64_mult0000_submult_0_33_CYSELF_9839,
      O => sdft_Mmult_re64_mult0000_submult_0_33_CYMUXF2_9834
    );
  sdft_Mmult_re64_mult0000_submult_0_33_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(32),
      O => sdft_Mmult_re64_mult0000_submult_0_33_CYINIT_9852
    );
  sdft_Mmult_re64_mult0000_submult_0_33_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_16,
      O => sdft_Mmult_re64_mult0000_submult_0_33_CY0F_9851
    );
  sdft_Mmult_re64_mult0000_submult_0_33_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(33),
      O => sdft_Mmult_re64_mult0000_submult_0_33_CYSELF_9839
    );
  sdft_Mmult_re64_mult0000_submult_0_33_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_33_XORG_9841,
      O => sdft_Mmult_re64_mult0000_submult_0_34
    );
  sdft_Mmult_re64_mult0000_submult_0_33_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y79"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(33),
      I1 => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(34),
      O => sdft_Mmult_re64_mult0000_submult_0_33_XORG_9841
    );
  sdft_Mmult_re64_mult0000_submult_0_33_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_33_CYMUXFAST_9838,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(34)
    );
  sdft_Mmult_re64_mult0000_submult_0_33_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(32),
      O => sdft_Mmult_re64_mult0000_submult_0_33_FASTCARRY_9836
    );
  sdft_Mmult_re64_mult0000_submult_0_33_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y79"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_0_33_CYSELG_9825,
      I1 => sdft_Mmult_re64_mult0000_submult_0_33_CYSELF_9839,
      O => sdft_Mmult_re64_mult0000_submult_0_33_CYAND_9837
    );
  sdft_Mmult_re64_mult0000_submult_0_33_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y79"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_33_CYMUXG2_9835,
      IB => sdft_Mmult_re64_mult0000_submult_0_33_FASTCARRY_9836,
      SEL => sdft_Mmult_re64_mult0000_submult_0_33_CYAND_9837,
      O => sdft_Mmult_re64_mult0000_submult_0_33_CYMUXFAST_9838
    );
  sdft_Mmult_re64_mult0000_submult_0_33_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y79"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_33_CY0G_9833,
      IB => sdft_Mmult_re64_mult0000_submult_0_33_CYMUXF2_9834,
      SEL => sdft_Mmult_re64_mult0000_submult_0_33_CYSELG_9825,
      O => sdft_Mmult_re64_mult0000_submult_0_33_CYMUXG2_9835
    );
  sdft_Mmult_re64_mult0000_submult_0_33_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_17,
      O => sdft_Mmult_re64_mult0000_submult_0_33_CY0G_9833
    );
  sdft_Mmult_re64_mult0000_submult_0_33_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(34),
      O => sdft_Mmult_re64_mult0000_submult_0_33_CYSELG_9825
    );
  sdft_Mmult_re64_mult0000_submult_0_37_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y81",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_37_XORF_9931,
      O => sdft_Mmult_re64_mult0000_submult_0_37
    );
  sdft_Mmult_re64_mult0000_submult_0_37_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y81"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_0_37_CYINIT_9930,
      I1 => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(37),
      O => sdft_Mmult_re64_mult0000_submult_0_37_XORF_9931
    );
  sdft_Mmult_re64_mult0000_submult_0_37_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y81"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_37_CY0F_9929,
      IB => sdft_Mmult_re64_mult0000_submult_0_37_CYINIT_9930,
      SEL => sdft_Mmult_re64_mult0000_submult_0_37_CYSELF_9917,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(37)
    );
  sdft_Mmult_re64_mult0000_submult_0_37_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y81"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_37_CY0F_9929,
      IB => sdft_Mmult_re64_mult0000_submult_0_37_CY0F_9929,
      SEL => sdft_Mmult_re64_mult0000_submult_0_37_CYSELF_9917,
      O => sdft_Mmult_re64_mult0000_submult_0_37_CYMUXF2_9912
    );
  sdft_Mmult_re64_mult0000_submult_0_37_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y81",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(36),
      O => sdft_Mmult_re64_mult0000_submult_0_37_CYINIT_9930
    );
  sdft_Mmult_re64_mult0000_submult_0_37_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y81",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_20,
      O => sdft_Mmult_re64_mult0000_submult_0_37_CY0F_9929
    );
  sdft_Mmult_re64_mult0000_submult_0_37_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y81",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(37),
      O => sdft_Mmult_re64_mult0000_submult_0_37_CYSELF_9917
    );
  sdft_Mmult_re64_mult0000_submult_0_37_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y81",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_37_XORG_9919,
      O => sdft_Mmult_re64_mult0000_submult_0_38
    );
  sdft_Mmult_re64_mult0000_submult_0_37_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y81"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(37),
      I1 => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(38),
      O => sdft_Mmult_re64_mult0000_submult_0_37_XORG_9919
    );
  sdft_Mmult_re64_mult0000_submult_0_37_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y81",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_37_CYMUXFAST_9916,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(38)
    );
  sdft_Mmult_re64_mult0000_submult_0_37_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y81",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(36),
      O => sdft_Mmult_re64_mult0000_submult_0_37_FASTCARRY_9914
    );
  sdft_Mmult_re64_mult0000_submult_0_37_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y81"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_0_37_CYSELG_9903,
      I1 => sdft_Mmult_re64_mult0000_submult_0_37_CYSELF_9917,
      O => sdft_Mmult_re64_mult0000_submult_0_37_CYAND_9915
    );
  sdft_Mmult_re64_mult0000_submult_0_37_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y81"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_37_CYMUXG2_9913,
      IB => sdft_Mmult_re64_mult0000_submult_0_37_FASTCARRY_9914,
      SEL => sdft_Mmult_re64_mult0000_submult_0_37_CYAND_9915,
      O => sdft_Mmult_re64_mult0000_submult_0_37_CYMUXFAST_9916
    );
  sdft_Mmult_re64_mult0000_submult_0_37_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y81"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_37_CY0G_9911,
      IB => sdft_Mmult_re64_mult0000_submult_0_37_CYMUXF2_9912,
      SEL => sdft_Mmult_re64_mult0000_submult_0_37_CYSELG_9903,
      O => sdft_Mmult_re64_mult0000_submult_0_37_CYMUXG2_9913
    );
  sdft_Mmult_re64_mult0000_submult_0_37_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y81",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_21,
      O => sdft_Mmult_re64_mult0000_submult_0_37_CY0G_9911
    );
  sdft_Mmult_re64_mult0000_submult_0_37_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y81",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(38),
      O => sdft_Mmult_re64_mult0000_submult_0_37_CYSELG_9903
    );
  sdft_Mmult_im64_mult0000_submult_00_Madd_lut_44_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X55Y48"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_27,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_35,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(44)
    );
  sdft_Mmult_im64_mult0000_submult_00_Madd_lut_43_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X55Y48"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_26,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_35,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(43)
    );
  sdft_Mmult_im64_mult0000_submult_0_43_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_43_XORF_9451,
      O => sdft_Mmult_im64_mult0000_submult_0_43
    );
  sdft_Mmult_im64_mult0000_submult_0_43_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y48"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_0_43_CYINIT_9450,
      I1 => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(43),
      O => sdft_Mmult_im64_mult0000_submult_0_43_XORF_9451
    );
  sdft_Mmult_im64_mult0000_submult_0_43_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y48"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_43_CY0F_9449,
      IB => sdft_Mmult_im64_mult0000_submult_0_43_CYINIT_9450,
      SEL => sdft_Mmult_im64_mult0000_submult_0_43_CYSELF_9437,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(43)
    );
  sdft_Mmult_im64_mult0000_submult_0_43_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y48"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_43_CY0F_9449,
      IB => sdft_Mmult_im64_mult0000_submult_0_43_CY0F_9449,
      SEL => sdft_Mmult_im64_mult0000_submult_0_43_CYSELF_9437,
      O => sdft_Mmult_im64_mult0000_submult_0_43_CYMUXF2_9432
    );
  sdft_Mmult_im64_mult0000_submult_0_43_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(42),
      O => sdft_Mmult_im64_mult0000_submult_0_43_CYINIT_9450
    );
  sdft_Mmult_im64_mult0000_submult_0_43_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_26,
      O => sdft_Mmult_im64_mult0000_submult_0_43_CY0F_9449
    );
  sdft_Mmult_im64_mult0000_submult_0_43_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(43),
      O => sdft_Mmult_im64_mult0000_submult_0_43_CYSELF_9437
    );
  sdft_Mmult_im64_mult0000_submult_0_43_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_43_XORG_9439,
      O => sdft_Mmult_im64_mult0000_submult_0_44
    );
  sdft_Mmult_im64_mult0000_submult_0_43_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y48"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(43),
      I1 => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(44),
      O => sdft_Mmult_im64_mult0000_submult_0_43_XORG_9439
    );
  sdft_Mmult_im64_mult0000_submult_0_43_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_43_CYMUXFAST_9436,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(44)
    );
  sdft_Mmult_im64_mult0000_submult_0_43_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(42),
      O => sdft_Mmult_im64_mult0000_submult_0_43_FASTCARRY_9434
    );
  sdft_Mmult_im64_mult0000_submult_0_43_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y48"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_0_43_CYSELG_9423,
      I1 => sdft_Mmult_im64_mult0000_submult_0_43_CYSELF_9437,
      O => sdft_Mmult_im64_mult0000_submult_0_43_CYAND_9435
    );
  sdft_Mmult_im64_mult0000_submult_0_43_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y48"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_43_CYMUXG2_9433,
      IB => sdft_Mmult_im64_mult0000_submult_0_43_FASTCARRY_9434,
      SEL => sdft_Mmult_im64_mult0000_submult_0_43_CYAND_9435,
      O => sdft_Mmult_im64_mult0000_submult_0_43_CYMUXFAST_9436
    );
  sdft_Mmult_im64_mult0000_submult_0_43_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y48"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_43_CY0G_9431,
      IB => sdft_Mmult_im64_mult0000_submult_0_43_CYMUXF2_9432,
      SEL => sdft_Mmult_im64_mult0000_submult_0_43_CYSELG_9423,
      O => sdft_Mmult_im64_mult0000_submult_0_43_CYMUXG2_9433
    );
  sdft_Mmult_im64_mult0000_submult_0_43_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_27,
      O => sdft_Mmult_im64_mult0000_submult_0_43_CY0G_9431
    );
  sdft_Mmult_im64_mult0000_submult_0_43_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(44),
      O => sdft_Mmult_im64_mult0000_submult_0_43_CYSELG_9423
    );
  sdft_Mmult_im64_mult0000_submult_00_Madd_lut_39_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X55Y46"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_22,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_35,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(39)
    );
  sdft_Mmult_im64_mult0000_submult_00_Madd_lut_40_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y46"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_35,
      ADR1 => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_23,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(40)
    );
  sdft_Mmult_im64_mult0000_submult_0_39_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_39_XORF_9373,
      O => sdft_Mmult_im64_mult0000_submult_0_39
    );
  sdft_Mmult_im64_mult0000_submult_0_39_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y46"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_0_39_CYINIT_9372,
      I1 => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(39),
      O => sdft_Mmult_im64_mult0000_submult_0_39_XORF_9373
    );
  sdft_Mmult_im64_mult0000_submult_0_39_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y46"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_39_CY0F_9371,
      IB => sdft_Mmult_im64_mult0000_submult_0_39_CYINIT_9372,
      SEL => sdft_Mmult_im64_mult0000_submult_0_39_CYSELF_9359,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(39)
    );
  sdft_Mmult_im64_mult0000_submult_0_39_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y46"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_39_CY0F_9371,
      IB => sdft_Mmult_im64_mult0000_submult_0_39_CY0F_9371,
      SEL => sdft_Mmult_im64_mult0000_submult_0_39_CYSELF_9359,
      O => sdft_Mmult_im64_mult0000_submult_0_39_CYMUXF2_9354
    );
  sdft_Mmult_im64_mult0000_submult_0_39_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(38),
      O => sdft_Mmult_im64_mult0000_submult_0_39_CYINIT_9372
    );
  sdft_Mmult_im64_mult0000_submult_0_39_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_22,
      O => sdft_Mmult_im64_mult0000_submult_0_39_CY0F_9371
    );
  sdft_Mmult_im64_mult0000_submult_0_39_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(39),
      O => sdft_Mmult_im64_mult0000_submult_0_39_CYSELF_9359
    );
  sdft_Mmult_im64_mult0000_submult_0_39_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_39_XORG_9361,
      O => sdft_Mmult_im64_mult0000_submult_0_40
    );
  sdft_Mmult_im64_mult0000_submult_0_39_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y46"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(39),
      I1 => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(40),
      O => sdft_Mmult_im64_mult0000_submult_0_39_XORG_9361
    );
  sdft_Mmult_im64_mult0000_submult_0_39_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_39_CYMUXFAST_9358,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(40)
    );
  sdft_Mmult_im64_mult0000_submult_0_39_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(38),
      O => sdft_Mmult_im64_mult0000_submult_0_39_FASTCARRY_9356
    );
  sdft_Mmult_im64_mult0000_submult_0_39_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y46"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_0_39_CYSELG_9345,
      I1 => sdft_Mmult_im64_mult0000_submult_0_39_CYSELF_9359,
      O => sdft_Mmult_im64_mult0000_submult_0_39_CYAND_9357
    );
  sdft_Mmult_im64_mult0000_submult_0_39_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y46"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_39_CYMUXG2_9355,
      IB => sdft_Mmult_im64_mult0000_submult_0_39_FASTCARRY_9356,
      SEL => sdft_Mmult_im64_mult0000_submult_0_39_CYAND_9357,
      O => sdft_Mmult_im64_mult0000_submult_0_39_CYMUXFAST_9358
    );
  sdft_Mmult_im64_mult0000_submult_0_39_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y46"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_39_CY0G_9353,
      IB => sdft_Mmult_im64_mult0000_submult_0_39_CYMUXF2_9354,
      SEL => sdft_Mmult_im64_mult0000_submult_0_39_CYSELG_9345,
      O => sdft_Mmult_im64_mult0000_submult_0_39_CYMUXG2_9355
    );
  sdft_Mmult_im64_mult0000_submult_0_39_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_23,
      O => sdft_Mmult_im64_mult0000_submult_0_39_CY0G_9353
    );
  sdft_Mmult_im64_mult0000_submult_0_39_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(40),
      O => sdft_Mmult_im64_mult0000_submult_0_39_CYSELG_9345
    );
  sdft_Mmult_im64_mult0000_submult_00_Madd_lut_47_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X55Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_30,
      ADR2 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_35,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(47)
    );
  sdft_Mmult_im64_mult0000_submult_0_47_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_47_XORF_9505,
      O => sdft_Mmult_im64_mult0000_submult_0_47
    );
  sdft_Mmult_im64_mult0000_submult_0_47_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y50"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_0_47_CYINIT_9504,
      I1 => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(47),
      O => sdft_Mmult_im64_mult0000_submult_0_47_XORF_9505
    );
  sdft_Mmult_im64_mult0000_submult_0_47_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_45_CYMUXFAST_9475,
      O => sdft_Mmult_im64_mult0000_submult_0_47_CYINIT_9504
    );
  sdft_Mmult_im64_mult0000_submult_00_Madd_lut_33_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X55Y43"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_16,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_33,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(33)
    );
  sdft_Mmult_im64_mult0000_submult_0_33_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_33_XORF_9256,
      O => sdft_Mmult_im64_mult0000_submult_0_33
    );
  sdft_Mmult_im64_mult0000_submult_0_33_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_0_33_CYINIT_9255,
      I1 => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(33),
      O => sdft_Mmult_im64_mult0000_submult_0_33_XORF_9256
    );
  sdft_Mmult_im64_mult0000_submult_0_33_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_33_CY0F_9254,
      IB => sdft_Mmult_im64_mult0000_submult_0_33_CYINIT_9255,
      SEL => sdft_Mmult_im64_mult0000_submult_0_33_CYSELF_9242,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(33)
    );
  sdft_Mmult_im64_mult0000_submult_0_33_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_33_CY0F_9254,
      IB => sdft_Mmult_im64_mult0000_submult_0_33_CY0F_9254,
      SEL => sdft_Mmult_im64_mult0000_submult_0_33_CYSELF_9242,
      O => sdft_Mmult_im64_mult0000_submult_0_33_CYMUXF2_9237
    );
  sdft_Mmult_im64_mult0000_submult_0_33_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(32),
      O => sdft_Mmult_im64_mult0000_submult_0_33_CYINIT_9255
    );
  sdft_Mmult_im64_mult0000_submult_0_33_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_16,
      O => sdft_Mmult_im64_mult0000_submult_0_33_CY0F_9254
    );
  sdft_Mmult_im64_mult0000_submult_0_33_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(33),
      O => sdft_Mmult_im64_mult0000_submult_0_33_CYSELF_9242
    );
  sdft_Mmult_im64_mult0000_submult_0_33_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_33_XORG_9244,
      O => sdft_Mmult_im64_mult0000_submult_0_34
    );
  sdft_Mmult_im64_mult0000_submult_0_33_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(33),
      I1 => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(34),
      O => sdft_Mmult_im64_mult0000_submult_0_33_XORG_9244
    );
  sdft_Mmult_im64_mult0000_submult_0_33_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_33_CYMUXFAST_9241,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(34)
    );
  sdft_Mmult_im64_mult0000_submult_0_33_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(32),
      O => sdft_Mmult_im64_mult0000_submult_0_33_FASTCARRY_9239
    );
  sdft_Mmult_im64_mult0000_submult_0_33_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_0_33_CYSELG_9228,
      I1 => sdft_Mmult_im64_mult0000_submult_0_33_CYSELF_9242,
      O => sdft_Mmult_im64_mult0000_submult_0_33_CYAND_9240
    );
  sdft_Mmult_im64_mult0000_submult_0_33_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_33_CYMUXG2_9238,
      IB => sdft_Mmult_im64_mult0000_submult_0_33_FASTCARRY_9239,
      SEL => sdft_Mmult_im64_mult0000_submult_0_33_CYAND_9240,
      O => sdft_Mmult_im64_mult0000_submult_0_33_CYMUXFAST_9241
    );
  sdft_Mmult_im64_mult0000_submult_0_33_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y43"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_33_CY0G_9236,
      IB => sdft_Mmult_im64_mult0000_submult_0_33_CYMUXF2_9237,
      SEL => sdft_Mmult_im64_mult0000_submult_0_33_CYSELG_9228,
      O => sdft_Mmult_im64_mult0000_submult_0_33_CYMUXG2_9238
    );
  sdft_Mmult_im64_mult0000_submult_0_33_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_17,
      O => sdft_Mmult_im64_mult0000_submult_0_33_CY0G_9236
    );
  sdft_Mmult_im64_mult0000_submult_0_33_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(34),
      O => sdft_Mmult_im64_mult0000_submult_0_33_CYSELG_9228
    );
  sdft_Mmult_im64_mult0000_submult_00_Madd_lut_38_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y45"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_21,
      ADR1 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_35,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(38)
    );
  sdft_Mmult_im64_mult0000_submult_00_Madd_lut_37_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y45"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_20,
      ADR1 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_35,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(37)
    );
  sdft_Mmult_im64_mult0000_submult_0_37_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_37_XORF_9334,
      O => sdft_Mmult_im64_mult0000_submult_0_37
    );
  sdft_Mmult_im64_mult0000_submult_0_37_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y45"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_0_37_CYINIT_9333,
      I1 => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(37),
      O => sdft_Mmult_im64_mult0000_submult_0_37_XORF_9334
    );
  sdft_Mmult_im64_mult0000_submult_0_37_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y45"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_37_CY0F_9332,
      IB => sdft_Mmult_im64_mult0000_submult_0_37_CYINIT_9333,
      SEL => sdft_Mmult_im64_mult0000_submult_0_37_CYSELF_9320,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(37)
    );
  sdft_Mmult_im64_mult0000_submult_0_37_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y45"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_37_CY0F_9332,
      IB => sdft_Mmult_im64_mult0000_submult_0_37_CY0F_9332,
      SEL => sdft_Mmult_im64_mult0000_submult_0_37_CYSELF_9320,
      O => sdft_Mmult_im64_mult0000_submult_0_37_CYMUXF2_9315
    );
  sdft_Mmult_im64_mult0000_submult_0_37_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(36),
      O => sdft_Mmult_im64_mult0000_submult_0_37_CYINIT_9333
    );
  sdft_Mmult_im64_mult0000_submult_0_37_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_20,
      O => sdft_Mmult_im64_mult0000_submult_0_37_CY0F_9332
    );
  sdft_Mmult_im64_mult0000_submult_0_37_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(37),
      O => sdft_Mmult_im64_mult0000_submult_0_37_CYSELF_9320
    );
  sdft_Mmult_im64_mult0000_submult_0_37_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_37_XORG_9322,
      O => sdft_Mmult_im64_mult0000_submult_0_38
    );
  sdft_Mmult_im64_mult0000_submult_0_37_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y45"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(37),
      I1 => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(38),
      O => sdft_Mmult_im64_mult0000_submult_0_37_XORG_9322
    );
  sdft_Mmult_im64_mult0000_submult_0_37_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_37_CYMUXFAST_9319,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(38)
    );
  sdft_Mmult_im64_mult0000_submult_0_37_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(36),
      O => sdft_Mmult_im64_mult0000_submult_0_37_FASTCARRY_9317
    );
  sdft_Mmult_im64_mult0000_submult_0_37_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y45"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_0_37_CYSELG_9306,
      I1 => sdft_Mmult_im64_mult0000_submult_0_37_CYSELF_9320,
      O => sdft_Mmult_im64_mult0000_submult_0_37_CYAND_9318
    );
  sdft_Mmult_im64_mult0000_submult_0_37_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y45"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_37_CYMUXG2_9316,
      IB => sdft_Mmult_im64_mult0000_submult_0_37_FASTCARRY_9317,
      SEL => sdft_Mmult_im64_mult0000_submult_0_37_CYAND_9318,
      O => sdft_Mmult_im64_mult0000_submult_0_37_CYMUXFAST_9319
    );
  sdft_Mmult_im64_mult0000_submult_0_37_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y45"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_37_CY0G_9314,
      IB => sdft_Mmult_im64_mult0000_submult_0_37_CYMUXF2_9315,
      SEL => sdft_Mmult_im64_mult0000_submult_0_37_CYSELG_9306,
      O => sdft_Mmult_im64_mult0000_submult_0_37_CYMUXG2_9316
    );
  sdft_Mmult_im64_mult0000_submult_0_37_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_21,
      O => sdft_Mmult_im64_mult0000_submult_0_37_CY0G_9314
    );
  sdft_Mmult_im64_mult0000_submult_0_37_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(38),
      O => sdft_Mmult_im64_mult0000_submult_0_37_CYSELG_9306
    );
  sdft_Mmult_im64_mult0000_submult_00_Madd_lut_41_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X55Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_24,
      ADR2 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_35,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(41)
    );
  sdft_Mmult_im64_mult0000_submult_00_Madd_lut_42_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X55Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_25,
      ADR2 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_35,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(42)
    );
  sdft_Mmult_im64_mult0000_submult_0_41_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_41_XORF_9412,
      O => sdft_Mmult_im64_mult0000_submult_0_41
    );
  sdft_Mmult_im64_mult0000_submult_0_41_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y47"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_0_41_CYINIT_9411,
      I1 => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(41),
      O => sdft_Mmult_im64_mult0000_submult_0_41_XORF_9412
    );
  sdft_Mmult_im64_mult0000_submult_0_41_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y47"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_41_CY0F_9410,
      IB => sdft_Mmult_im64_mult0000_submult_0_41_CYINIT_9411,
      SEL => sdft_Mmult_im64_mult0000_submult_0_41_CYSELF_9398,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(41)
    );
  sdft_Mmult_im64_mult0000_submult_0_41_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y47"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_41_CY0F_9410,
      IB => sdft_Mmult_im64_mult0000_submult_0_41_CY0F_9410,
      SEL => sdft_Mmult_im64_mult0000_submult_0_41_CYSELF_9398,
      O => sdft_Mmult_im64_mult0000_submult_0_41_CYMUXF2_9393
    );
  sdft_Mmult_im64_mult0000_submult_0_41_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(40),
      O => sdft_Mmult_im64_mult0000_submult_0_41_CYINIT_9411
    );
  sdft_Mmult_im64_mult0000_submult_0_41_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_24,
      O => sdft_Mmult_im64_mult0000_submult_0_41_CY0F_9410
    );
  sdft_Mmult_im64_mult0000_submult_0_41_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(41),
      O => sdft_Mmult_im64_mult0000_submult_0_41_CYSELF_9398
    );
  sdft_Mmult_im64_mult0000_submult_0_41_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_41_XORG_9400,
      O => sdft_Mmult_im64_mult0000_submult_0_42
    );
  sdft_Mmult_im64_mult0000_submult_0_41_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y47"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(41),
      I1 => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(42),
      O => sdft_Mmult_im64_mult0000_submult_0_41_XORG_9400
    );
  sdft_Mmult_im64_mult0000_submult_0_41_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_41_CYMUXFAST_9397,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(42)
    );
  sdft_Mmult_im64_mult0000_submult_0_41_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(40),
      O => sdft_Mmult_im64_mult0000_submult_0_41_FASTCARRY_9395
    );
  sdft_Mmult_im64_mult0000_submult_0_41_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y47"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_0_41_CYSELG_9384,
      I1 => sdft_Mmult_im64_mult0000_submult_0_41_CYSELF_9398,
      O => sdft_Mmult_im64_mult0000_submult_0_41_CYAND_9396
    );
  sdft_Mmult_im64_mult0000_submult_0_41_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y47"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_41_CYMUXG2_9394,
      IB => sdft_Mmult_im64_mult0000_submult_0_41_FASTCARRY_9395,
      SEL => sdft_Mmult_im64_mult0000_submult_0_41_CYAND_9396,
      O => sdft_Mmult_im64_mult0000_submult_0_41_CYMUXFAST_9397
    );
  sdft_Mmult_im64_mult0000_submult_0_41_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y47"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_41_CY0G_9392,
      IB => sdft_Mmult_im64_mult0000_submult_0_41_CYMUXF2_9393,
      SEL => sdft_Mmult_im64_mult0000_submult_0_41_CYSELG_9384,
      O => sdft_Mmult_im64_mult0000_submult_0_41_CYMUXG2_9394
    );
  sdft_Mmult_im64_mult0000_submult_0_41_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_25,
      O => sdft_Mmult_im64_mult0000_submult_0_41_CY0G_9392
    );
  sdft_Mmult_im64_mult0000_submult_0_41_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(42),
      O => sdft_Mmult_im64_mult0000_submult_0_41_CYSELG_9384
    );
  sdft_Mmult_im64_mult0000_submult_00_Madd_lut_36_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y44"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_35,
      ADR1 => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_19,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(36)
    );
  sdft_Mmult_im64_mult0000_submult_00_Madd_lut_35_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y44"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_18,
      ADR1 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_35,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(35)
    );
  sdft_Mmult_im64_mult0000_submult_0_35_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_35_XORF_9295,
      O => sdft_Mmult_im64_mult0000_submult_0_35
    );
  sdft_Mmult_im64_mult0000_submult_0_35_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y44"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_0_35_CYINIT_9294,
      I1 => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(35),
      O => sdft_Mmult_im64_mult0000_submult_0_35_XORF_9295
    );
  sdft_Mmult_im64_mult0000_submult_0_35_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y44"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_35_CY0F_9293,
      IB => sdft_Mmult_im64_mult0000_submult_0_35_CYINIT_9294,
      SEL => sdft_Mmult_im64_mult0000_submult_0_35_CYSELF_9281,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(35)
    );
  sdft_Mmult_im64_mult0000_submult_0_35_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y44"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_35_CY0F_9293,
      IB => sdft_Mmult_im64_mult0000_submult_0_35_CY0F_9293,
      SEL => sdft_Mmult_im64_mult0000_submult_0_35_CYSELF_9281,
      O => sdft_Mmult_im64_mult0000_submult_0_35_CYMUXF2_9276
    );
  sdft_Mmult_im64_mult0000_submult_0_35_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(34),
      O => sdft_Mmult_im64_mult0000_submult_0_35_CYINIT_9294
    );
  sdft_Mmult_im64_mult0000_submult_0_35_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_18,
      O => sdft_Mmult_im64_mult0000_submult_0_35_CY0F_9293
    );
  sdft_Mmult_im64_mult0000_submult_0_35_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(35),
      O => sdft_Mmult_im64_mult0000_submult_0_35_CYSELF_9281
    );
  sdft_Mmult_im64_mult0000_submult_0_35_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_35_XORG_9283,
      O => sdft_Mmult_im64_mult0000_submult_0_36
    );
  sdft_Mmult_im64_mult0000_submult_0_35_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y44"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(35),
      I1 => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(36),
      O => sdft_Mmult_im64_mult0000_submult_0_35_XORG_9283
    );
  sdft_Mmult_im64_mult0000_submult_0_35_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_35_CYMUXFAST_9280,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(36)
    );
  sdft_Mmult_im64_mult0000_submult_0_35_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(34),
      O => sdft_Mmult_im64_mult0000_submult_0_35_FASTCARRY_9278
    );
  sdft_Mmult_im64_mult0000_submult_0_35_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y44"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_0_35_CYSELG_9267,
      I1 => sdft_Mmult_im64_mult0000_submult_0_35_CYSELF_9281,
      O => sdft_Mmult_im64_mult0000_submult_0_35_CYAND_9279
    );
  sdft_Mmult_im64_mult0000_submult_0_35_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y44"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_35_CYMUXG2_9277,
      IB => sdft_Mmult_im64_mult0000_submult_0_35_FASTCARRY_9278,
      SEL => sdft_Mmult_im64_mult0000_submult_0_35_CYAND_9279,
      O => sdft_Mmult_im64_mult0000_submult_0_35_CYMUXFAST_9280
    );
  sdft_Mmult_im64_mult0000_submult_0_35_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y44"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_35_CY0G_9275,
      IB => sdft_Mmult_im64_mult0000_submult_0_35_CYMUXF2_9276,
      SEL => sdft_Mmult_im64_mult0000_submult_0_35_CYSELG_9267,
      O => sdft_Mmult_im64_mult0000_submult_0_35_CYMUXG2_9277
    );
  sdft_Mmult_im64_mult0000_submult_0_35_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_19,
      O => sdft_Mmult_im64_mult0000_submult_0_35_CY0G_9275
    );
  sdft_Mmult_im64_mult0000_submult_0_35_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(36),
      O => sdft_Mmult_im64_mult0000_submult_0_35_CYSELG_9267
    );
  sdft_Mmult_im64_mult0000_submult_0_31_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_31_XORF_9217,
      O => sdft_Mmult_im64_mult0000_submult_0_31
    );
  sdft_Mmult_im64_mult0000_submult_0_31_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y42"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_0_31_CYINIT_9216,
      I1 => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(31),
      O => sdft_Mmult_im64_mult0000_submult_0_31_XORF_9217
    );
  sdft_Mmult_im64_mult0000_submult_0_31_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y42"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_31_CY0F_9215,
      IB => sdft_Mmult_im64_mult0000_submult_0_31_CYINIT_9216,
      SEL => sdft_Mmult_im64_mult0000_submult_0_31_CYSELF_9203,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(31)
    );
  sdft_Mmult_im64_mult0000_submult_0_31_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y42"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_31_CY0F_9215,
      IB => sdft_Mmult_im64_mult0000_submult_0_31_CY0F_9215,
      SEL => sdft_Mmult_im64_mult0000_submult_0_31_CYSELF_9203,
      O => sdft_Mmult_im64_mult0000_submult_0_31_CYMUXF2_9198
    );
  sdft_Mmult_im64_mult0000_submult_0_31_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(30),
      O => sdft_Mmult_im64_mult0000_submult_0_31_CYINIT_9216
    );
  sdft_Mmult_im64_mult0000_submult_0_31_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_14,
      O => sdft_Mmult_im64_mult0000_submult_0_31_CY0F_9215
    );
  sdft_Mmult_im64_mult0000_submult_0_31_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(31),
      O => sdft_Mmult_im64_mult0000_submult_0_31_CYSELF_9203
    );
  sdft_Mmult_im64_mult0000_submult_0_31_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_31_XORG_9205,
      O => sdft_Mmult_im64_mult0000_submult_0_32
    );
  sdft_Mmult_im64_mult0000_submult_0_31_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y42"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(31),
      I1 => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(32),
      O => sdft_Mmult_im64_mult0000_submult_0_31_XORG_9205
    );
  sdft_Mmult_im64_mult0000_submult_0_31_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_31_CYMUXFAST_9202,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(32)
    );
  sdft_Mmult_im64_mult0000_submult_0_31_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(30),
      O => sdft_Mmult_im64_mult0000_submult_0_31_FASTCARRY_9200
    );
  sdft_Mmult_im64_mult0000_submult_0_31_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y42"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_0_31_CYSELG_9189,
      I1 => sdft_Mmult_im64_mult0000_submult_0_31_CYSELF_9203,
      O => sdft_Mmult_im64_mult0000_submult_0_31_CYAND_9201
    );
  sdft_Mmult_im64_mult0000_submult_0_31_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y42"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_31_CYMUXG2_9199,
      IB => sdft_Mmult_im64_mult0000_submult_0_31_FASTCARRY_9200,
      SEL => sdft_Mmult_im64_mult0000_submult_0_31_CYAND_9201,
      O => sdft_Mmult_im64_mult0000_submult_0_31_CYMUXFAST_9202
    );
  sdft_Mmult_im64_mult0000_submult_0_31_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y42"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_31_CY0G_9197,
      IB => sdft_Mmult_im64_mult0000_submult_0_31_CYMUXF2_9198,
      SEL => sdft_Mmult_im64_mult0000_submult_0_31_CYSELG_9189,
      O => sdft_Mmult_im64_mult0000_submult_0_31_CYMUXG2_9199
    );
  sdft_Mmult_im64_mult0000_submult_0_31_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_15,
      O => sdft_Mmult_im64_mult0000_submult_0_31_CY0G_9197
    );
  sdft_Mmult_im64_mult0000_submult_0_31_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(32),
      O => sdft_Mmult_im64_mult0000_submult_0_31_CYSELG_9189
    );
  sdft_Mmult_im64_mult0000_submult_00_Madd_lut_46_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X55Y49"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_29,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_35,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(46)
    );
  sdft_Mmult_im64_mult0000_submult_00_Madd_lut_45_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X55Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_28,
      ADR2 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_35,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(45)
    );
  sdft_Mmult_im64_mult0000_submult_0_45_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_45_XORF_9490,
      O => sdft_Mmult_im64_mult0000_submult_0_45
    );
  sdft_Mmult_im64_mult0000_submult_0_45_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y49"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_0_45_CYINIT_9489,
      I1 => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(45),
      O => sdft_Mmult_im64_mult0000_submult_0_45_XORF_9490
    );
  sdft_Mmult_im64_mult0000_submult_0_45_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y49"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_45_CY0F_9488,
      IB => sdft_Mmult_im64_mult0000_submult_0_45_CYINIT_9489,
      SEL => sdft_Mmult_im64_mult0000_submult_0_45_CYSELF_9476,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(45)
    );
  sdft_Mmult_im64_mult0000_submult_0_45_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y49"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_45_CY0F_9488,
      IB => sdft_Mmult_im64_mult0000_submult_0_45_CY0F_9488,
      SEL => sdft_Mmult_im64_mult0000_submult_0_45_CYSELF_9476,
      O => sdft_Mmult_im64_mult0000_submult_0_45_CYMUXF2_9471
    );
  sdft_Mmult_im64_mult0000_submult_0_45_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(44),
      O => sdft_Mmult_im64_mult0000_submult_0_45_CYINIT_9489
    );
  sdft_Mmult_im64_mult0000_submult_0_45_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_28,
      O => sdft_Mmult_im64_mult0000_submult_0_45_CY0F_9488
    );
  sdft_Mmult_im64_mult0000_submult_0_45_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(45),
      O => sdft_Mmult_im64_mult0000_submult_0_45_CYSELF_9476
    );
  sdft_Mmult_im64_mult0000_submult_0_45_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_0_45_XORG_9478,
      O => sdft_Mmult_im64_mult0000_submult_0_46
    );
  sdft_Mmult_im64_mult0000_submult_0_45_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y49"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(45),
      I1 => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(46),
      O => sdft_Mmult_im64_mult0000_submult_0_45_XORG_9478
    );
  sdft_Mmult_im64_mult0000_submult_0_45_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_cy(44),
      O => sdft_Mmult_im64_mult0000_submult_0_45_FASTCARRY_9473
    );
  sdft_Mmult_im64_mult0000_submult_0_45_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y49"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0000_submult_0_45_CYSELG_9462,
      I1 => sdft_Mmult_im64_mult0000_submult_0_45_CYSELF_9476,
      O => sdft_Mmult_im64_mult0000_submult_0_45_CYAND_9474
    );
  sdft_Mmult_im64_mult0000_submult_0_45_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y49"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_45_CYMUXG2_9472,
      IB => sdft_Mmult_im64_mult0000_submult_0_45_FASTCARRY_9473,
      SEL => sdft_Mmult_im64_mult0000_submult_0_45_CYAND_9474,
      O => sdft_Mmult_im64_mult0000_submult_0_45_CYMUXFAST_9475
    );
  sdft_Mmult_im64_mult0000_submult_0_45_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y49"
    )
    port map (
      IA => sdft_Mmult_im64_mult0000_submult_0_45_CY0G_9470,
      IB => sdft_Mmult_im64_mult0000_submult_0_45_CYMUXF2_9471,
      SEL => sdft_Mmult_im64_mult0000_submult_0_45_CYSELG_9462,
      O => sdft_Mmult_im64_mult0000_submult_0_45_CYMUXG2_9472
    );
  sdft_Mmult_im64_mult0000_submult_0_45_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_29,
      O => sdft_Mmult_im64_mult0000_submult_0_45_CY0G_9470
    );
  sdft_Mmult_im64_mult0000_submult_0_45_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(46),
      O => sdft_Mmult_im64_mult0000_submult_0_45_CYSELG_9462
    );
  sdft_Mmult_re64_mult0000_submult_00_Madd_lut_21_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X55Y73"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_4,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_21,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(21)
    );
  sdft_Mmult_re64_mult0000_submult_00_Madd_lut_22_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X55Y73"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_5,
      ADR2 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_22,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(22)
    );
  sdft_Mmult_re64_mult0000_submult_0_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_21_XORF_9619,
      O => sdft_Mmult_re64_mult0000_submult_0_21
    );
  sdft_Mmult_re64_mult0000_submult_0_21_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y73"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_0_21_CYINIT_9618,
      I1 => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(21),
      O => sdft_Mmult_re64_mult0000_submult_0_21_XORF_9619
    );
  sdft_Mmult_re64_mult0000_submult_0_21_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y73"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_21_CY0F_9617,
      IB => sdft_Mmult_re64_mult0000_submult_0_21_CYINIT_9618,
      SEL => sdft_Mmult_re64_mult0000_submult_0_21_CYSELF_9605,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(21)
    );
  sdft_Mmult_re64_mult0000_submult_0_21_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y73"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_21_CY0F_9617,
      IB => sdft_Mmult_re64_mult0000_submult_0_21_CY0F_9617,
      SEL => sdft_Mmult_re64_mult0000_submult_0_21_CYSELF_9605,
      O => sdft_Mmult_re64_mult0000_submult_0_21_CYMUXF2_9600
    );
  sdft_Mmult_re64_mult0000_submult_0_21_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(20),
      O => sdft_Mmult_re64_mult0000_submult_0_21_CYINIT_9618
    );
  sdft_Mmult_re64_mult0000_submult_0_21_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_4,
      O => sdft_Mmult_re64_mult0000_submult_0_21_CY0F_9617
    );
  sdft_Mmult_re64_mult0000_submult_0_21_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(21),
      O => sdft_Mmult_re64_mult0000_submult_0_21_CYSELF_9605
    );
  sdft_Mmult_re64_mult0000_submult_0_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_21_XORG_9607,
      O => sdft_Mmult_re64_mult0000_submult_0_22
    );
  sdft_Mmult_re64_mult0000_submult_0_21_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y73"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(21),
      I1 => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(22),
      O => sdft_Mmult_re64_mult0000_submult_0_21_XORG_9607
    );
  sdft_Mmult_re64_mult0000_submult_0_21_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_21_CYMUXFAST_9604,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(22)
    );
  sdft_Mmult_re64_mult0000_submult_0_21_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(20),
      O => sdft_Mmult_re64_mult0000_submult_0_21_FASTCARRY_9602
    );
  sdft_Mmult_re64_mult0000_submult_0_21_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y73"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_0_21_CYSELG_9591,
      I1 => sdft_Mmult_re64_mult0000_submult_0_21_CYSELF_9605,
      O => sdft_Mmult_re64_mult0000_submult_0_21_CYAND_9603
    );
  sdft_Mmult_re64_mult0000_submult_0_21_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y73"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_21_CYMUXG2_9601,
      IB => sdft_Mmult_re64_mult0000_submult_0_21_FASTCARRY_9602,
      SEL => sdft_Mmult_re64_mult0000_submult_0_21_CYAND_9603,
      O => sdft_Mmult_re64_mult0000_submult_0_21_CYMUXFAST_9604
    );
  sdft_Mmult_re64_mult0000_submult_0_21_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y73"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_21_CY0G_9599,
      IB => sdft_Mmult_re64_mult0000_submult_0_21_CYMUXF2_9600,
      SEL => sdft_Mmult_re64_mult0000_submult_0_21_CYSELG_9591,
      O => sdft_Mmult_re64_mult0000_submult_0_21_CYMUXG2_9601
    );
  sdft_Mmult_re64_mult0000_submult_0_21_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_5,
      O => sdft_Mmult_re64_mult0000_submult_0_21_CY0G_9599
    );
  sdft_Mmult_re64_mult0000_submult_0_21_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(22),
      O => sdft_Mmult_re64_mult0000_submult_0_21_CYSELG_9591
    );
  sdft_Mmult_re64_mult0000_submult_00_Madd_lut_19_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y72"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_2,
      ADR1 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_19,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(19)
    );
  sdft_Mmult_re64_mult0000_submult_0_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_19_XORF_9580,
      O => sdft_Mmult_re64_mult0000_submult_0_19
    );
  sdft_Mmult_re64_mult0000_submult_0_19_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y72"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_0_19_CYINIT_9579,
      I1 => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(19),
      O => sdft_Mmult_re64_mult0000_submult_0_19_XORF_9580
    );
  sdft_Mmult_re64_mult0000_submult_0_19_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y72"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_19_CY0F_9578,
      IB => sdft_Mmult_re64_mult0000_submult_0_19_CYINIT_9579,
      SEL => sdft_Mmult_re64_mult0000_submult_0_19_CYSELF_9566,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(19)
    );
  sdft_Mmult_re64_mult0000_submult_0_19_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y72"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_19_CY0F_9578,
      IB => sdft_Mmult_re64_mult0000_submult_0_19_CY0F_9578,
      SEL => sdft_Mmult_re64_mult0000_submult_0_19_CYSELF_9566,
      O => sdft_Mmult_re64_mult0000_submult_0_19_CYMUXF2_9561
    );
  sdft_Mmult_re64_mult0000_submult_0_19_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(18),
      O => sdft_Mmult_re64_mult0000_submult_0_19_CYINIT_9579
    );
  sdft_Mmult_re64_mult0000_submult_0_19_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_2,
      O => sdft_Mmult_re64_mult0000_submult_0_19_CY0F_9578
    );
  sdft_Mmult_re64_mult0000_submult_0_19_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(19),
      O => sdft_Mmult_re64_mult0000_submult_0_19_CYSELF_9566
    );
  sdft_Mmult_re64_mult0000_submult_0_19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_19_XORG_9568,
      O => sdft_Mmult_re64_mult0000_submult_0_20
    );
  sdft_Mmult_re64_mult0000_submult_0_19_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y72"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(19),
      I1 => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(20),
      O => sdft_Mmult_re64_mult0000_submult_0_19_XORG_9568
    );
  sdft_Mmult_re64_mult0000_submult_0_19_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_19_CYMUXFAST_9565,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(20)
    );
  sdft_Mmult_re64_mult0000_submult_0_19_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(18),
      O => sdft_Mmult_re64_mult0000_submult_0_19_FASTCARRY_9563
    );
  sdft_Mmult_re64_mult0000_submult_0_19_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y72"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_0_19_CYSELG_9552,
      I1 => sdft_Mmult_re64_mult0000_submult_0_19_CYSELF_9566,
      O => sdft_Mmult_re64_mult0000_submult_0_19_CYAND_9564
    );
  sdft_Mmult_re64_mult0000_submult_0_19_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y72"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_19_CYMUXG2_9562,
      IB => sdft_Mmult_re64_mult0000_submult_0_19_FASTCARRY_9563,
      SEL => sdft_Mmult_re64_mult0000_submult_0_19_CYAND_9564,
      O => sdft_Mmult_re64_mult0000_submult_0_19_CYMUXFAST_9565
    );
  sdft_Mmult_re64_mult0000_submult_0_19_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y72"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_19_CY0G_9560,
      IB => sdft_Mmult_re64_mult0000_submult_0_19_CYMUXF2_9561,
      SEL => sdft_Mmult_re64_mult0000_submult_0_19_CYSELG_9552,
      O => sdft_Mmult_re64_mult0000_submult_0_19_CYMUXG2_9562
    );
  sdft_Mmult_re64_mult0000_submult_0_19_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_3,
      O => sdft_Mmult_re64_mult0000_submult_0_19_CY0G_9560
    );
  sdft_Mmult_re64_mult0000_submult_0_19_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(20),
      O => sdft_Mmult_re64_mult0000_submult_0_19_CYSELG_9552
    );
  sdft_Mmult_re64_mult0000_submult_00_Madd_lut_20_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X55Y72"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_3,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_20,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(20)
    );
  sdft_Mmult_re64_mult0000_submult_00_Madd_lut_18_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X55Y71"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_1,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_18,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(18)
    );
  sdft_Mmult_re64_mult0000_submult_00_Madd_lut_17_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X55Y71"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_0,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_17,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(17)
    );
  sdft_Mmult_re64_mult0000_submult_0_17_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_17_XORF_9541,
      O => sdft_Mmult_re64_mult0000_submult_0_17
    );
  sdft_Mmult_re64_mult0000_submult_0_17_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y71"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_0_17_CYINIT_9540,
      I1 => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(17),
      O => sdft_Mmult_re64_mult0000_submult_0_17_XORF_9541
    );
  sdft_Mmult_re64_mult0000_submult_0_17_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y71"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_17_CY0F_9539,
      IB => sdft_Mmult_re64_mult0000_submult_0_17_CYINIT_9540,
      SEL => sdft_Mmult_re64_mult0000_submult_0_17_CYSELF_9531,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(17)
    );
  sdft_Mmult_re64_mult0000_submult_0_17_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_17_BXINV_9529,
      O => sdft_Mmult_re64_mult0000_submult_0_17_CYINIT_9540
    );
  sdft_Mmult_re64_mult0000_submult_0_17_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_0,
      O => sdft_Mmult_re64_mult0000_submult_0_17_CY0F_9539
    );
  sdft_Mmult_re64_mult0000_submult_0_17_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(17),
      O => sdft_Mmult_re64_mult0000_submult_0_17_CYSELF_9531
    );
  sdft_Mmult_re64_mult0000_submult_0_17_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0000_submult_0_17_BXINV_9529
    );
  sdft_Mmult_re64_mult0000_submult_0_17_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_17_XORG_9527,
      O => sdft_Mmult_re64_mult0000_submult_0_18
    );
  sdft_Mmult_re64_mult0000_submult_0_17_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y71"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(17),
      I1 => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(18),
      O => sdft_Mmult_re64_mult0000_submult_0_17_XORG_9527
    );
  sdft_Mmult_re64_mult0000_submult_0_17_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_17_CYMUXG_9526,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(18)
    );
  sdft_Mmult_re64_mult0000_submult_0_17_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X55Y71"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_17_CY0G_9524,
      IB => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(17),
      SEL => sdft_Mmult_re64_mult0000_submult_0_17_CYSELG_9516,
      O => sdft_Mmult_re64_mult0000_submult_0_17_CYMUXG_9526
    );
  sdft_Mmult_re64_mult0000_submult_0_17_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_1,
      O => sdft_Mmult_re64_mult0000_submult_0_17_CY0G_9524
    );
  sdft_Mmult_re64_mult0000_submult_0_17_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(18),
      O => sdft_Mmult_re64_mult0000_submult_0_17_CYSELG_9516
    );
  sdft_Mmult_im64_mult0001_submult_1_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_23_XORF_10255,
      O => sdft_Mmult_im64_mult0001_submult_1_23
    );
  sdft_Mmult_im64_mult0001_submult_1_23_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y48"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_1_23_CYINIT_10254,
      I1 => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(23),
      O => sdft_Mmult_im64_mult0001_submult_1_23_XORF_10255
    );
  sdft_Mmult_im64_mult0001_submult_1_23_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y48"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_1_23_CY0F_10253,
      IB => sdft_Mmult_im64_mult0001_submult_1_23_CYINIT_10254,
      SEL => sdft_Mmult_im64_mult0001_submult_1_23_CYSELF_10241,
      O => sdft_Mmult_im64_mult0001_submult_10_Madd_cy_23_Q
    );
  sdft_Mmult_im64_mult0001_submult_1_23_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y48"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_1_23_CY0F_10253,
      IB => sdft_Mmult_im64_mult0001_submult_1_23_CY0F_10253,
      SEL => sdft_Mmult_im64_mult0001_submult_1_23_CYSELF_10241,
      O => sdft_Mmult_im64_mult0001_submult_1_23_CYMUXF2_10236
    );
  sdft_Mmult_im64_mult0001_submult_1_23_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_10_Madd_cy_22_Q,
      O => sdft_Mmult_im64_mult0001_submult_1_23_CYINIT_10254
    );
  sdft_Mmult_im64_mult0001_submult_1_23_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X54Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_6,
      O => sdft_Mmult_im64_mult0001_submult_1_23_CY0F_10253
    );
  sdft_Mmult_im64_mult0001_submult_1_23_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(23),
      O => sdft_Mmult_im64_mult0001_submult_1_23_CYSELF_10241
    );
  sdft_Mmult_im64_mult0001_submult_1_23_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_23_XORG_10243,
      O => sdft_Mmult_im64_mult0001_submult_1_24
    );
  sdft_Mmult_im64_mult0001_submult_1_23_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y48"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_10_Madd_cy_23_Q,
      I1 => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(24),
      O => sdft_Mmult_im64_mult0001_submult_1_23_XORG_10243
    );
  sdft_Mmult_im64_mult0001_submult_1_23_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_23_CYMUXFAST_10240,
      O => sdft_Mmult_im64_mult0001_submult_10_Madd_cy_24_Q
    );
  sdft_Mmult_im64_mult0001_submult_1_23_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X54Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_10_Madd_cy_22_Q,
      O => sdft_Mmult_im64_mult0001_submult_1_23_FASTCARRY_10238
    );
  sdft_Mmult_im64_mult0001_submult_1_23_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X54Y48"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_1_23_CYSELG_10227,
      I1 => sdft_Mmult_im64_mult0001_submult_1_23_CYSELF_10241,
      O => sdft_Mmult_im64_mult0001_submult_1_23_CYAND_10239
    );
  sdft_Mmult_im64_mult0001_submult_1_23_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X54Y48"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_1_23_CYMUXG2_10237,
      IB => sdft_Mmult_im64_mult0001_submult_1_23_FASTCARRY_10238,
      SEL => sdft_Mmult_im64_mult0001_submult_1_23_CYAND_10239,
      O => sdft_Mmult_im64_mult0001_submult_1_23_CYMUXFAST_10240
    );
  sdft_Mmult_im64_mult0001_submult_1_23_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y48"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_1_23_CY0G_10235,
      IB => sdft_Mmult_im64_mult0001_submult_1_23_CYMUXF2_10236,
      SEL => sdft_Mmult_im64_mult0001_submult_1_23_CYSELG_10227,
      O => sdft_Mmult_im64_mult0001_submult_1_23_CYMUXG2_10237
    );
  sdft_Mmult_im64_mult0001_submult_1_23_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X54Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_7,
      O => sdft_Mmult_im64_mult0001_submult_1_23_CY0G_10235
    );
  sdft_Mmult_im64_mult0001_submult_1_23_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(24),
      O => sdft_Mmult_im64_mult0001_submult_1_23_CYSELG_10227
    );
  sdft_Mmult_im64_mult0001_submult_1_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_19_XORF_10177,
      O => sdft_Mmult_im64_mult0001_submult_1_19
    );
  sdft_Mmult_im64_mult0001_submult_1_19_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y46"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_1_19_CYINIT_10176,
      I1 => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(19),
      O => sdft_Mmult_im64_mult0001_submult_1_19_XORF_10177
    );
  sdft_Mmult_im64_mult0001_submult_1_19_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y46"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_1_19_CY0F_10175,
      IB => sdft_Mmult_im64_mult0001_submult_1_19_CYINIT_10176,
      SEL => sdft_Mmult_im64_mult0001_submult_1_19_CYSELF_10163,
      O => sdft_Mmult_im64_mult0001_submult_10_Madd_cy_19_Q
    );
  sdft_Mmult_im64_mult0001_submult_1_19_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y46"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_1_19_CY0F_10175,
      IB => sdft_Mmult_im64_mult0001_submult_1_19_CY0F_10175,
      SEL => sdft_Mmult_im64_mult0001_submult_1_19_CYSELF_10163,
      O => sdft_Mmult_im64_mult0001_submult_1_19_CYMUXF2_10158
    );
  sdft_Mmult_im64_mult0001_submult_1_19_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_10_Madd_cy_18_Q,
      O => sdft_Mmult_im64_mult0001_submult_1_19_CYINIT_10176
    );
  sdft_Mmult_im64_mult0001_submult_1_19_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X54Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_2,
      O => sdft_Mmult_im64_mult0001_submult_1_19_CY0F_10175
    );
  sdft_Mmult_im64_mult0001_submult_1_19_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(19),
      O => sdft_Mmult_im64_mult0001_submult_1_19_CYSELF_10163
    );
  sdft_Mmult_im64_mult0001_submult_1_19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_19_XORG_10165,
      O => sdft_Mmult_im64_mult0001_submult_1_20
    );
  sdft_Mmult_im64_mult0001_submult_1_19_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y46"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_10_Madd_cy_19_Q,
      I1 => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(20),
      O => sdft_Mmult_im64_mult0001_submult_1_19_XORG_10165
    );
  sdft_Mmult_im64_mult0001_submult_1_19_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_19_CYMUXFAST_10162,
      O => sdft_Mmult_im64_mult0001_submult_10_Madd_cy_20_Q
    );
  sdft_Mmult_im64_mult0001_submult_1_19_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X54Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_10_Madd_cy_18_Q,
      O => sdft_Mmult_im64_mult0001_submult_1_19_FASTCARRY_10160
    );
  sdft_Mmult_im64_mult0001_submult_1_19_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X54Y46"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_1_19_CYSELG_10149,
      I1 => sdft_Mmult_im64_mult0001_submult_1_19_CYSELF_10163,
      O => sdft_Mmult_im64_mult0001_submult_1_19_CYAND_10161
    );
  sdft_Mmult_im64_mult0001_submult_1_19_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X54Y46"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_1_19_CYMUXG2_10159,
      IB => sdft_Mmult_im64_mult0001_submult_1_19_FASTCARRY_10160,
      SEL => sdft_Mmult_im64_mult0001_submult_1_19_CYAND_10161,
      O => sdft_Mmult_im64_mult0001_submult_1_19_CYMUXFAST_10162
    );
  sdft_Mmult_im64_mult0001_submult_1_19_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y46"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_1_19_CY0G_10157,
      IB => sdft_Mmult_im64_mult0001_submult_1_19_CYMUXF2_10158,
      SEL => sdft_Mmult_im64_mult0001_submult_1_19_CYSELG_10149,
      O => sdft_Mmult_im64_mult0001_submult_1_19_CYMUXG2_10159
    );
  sdft_Mmult_im64_mult0001_submult_1_19_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X54Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_3,
      O => sdft_Mmult_im64_mult0001_submult_1_19_CY0G_10157
    );
  sdft_Mmult_im64_mult0001_submult_1_19_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(20),
      O => sdft_Mmult_im64_mult0001_submult_1_19_CYSELG_10149
    );
  sdft_Mmult_im64_mult0001_submult_1_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_27_XORF_10333,
      O => sdft_Mmult_im64_mult0001_submult_1_27
    );
  sdft_Mmult_im64_mult0001_submult_1_27_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y50"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_1_27_CYINIT_10332,
      I1 => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(27),
      O => sdft_Mmult_im64_mult0001_submult_1_27_XORF_10333
    );
  sdft_Mmult_im64_mult0001_submult_1_27_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y50"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_1_27_CY0F_10331,
      IB => sdft_Mmult_im64_mult0001_submult_1_27_CYINIT_10332,
      SEL => sdft_Mmult_im64_mult0001_submult_1_27_CYSELF_10319,
      O => sdft_Mmult_im64_mult0001_submult_10_Madd_cy_27_Q
    );
  sdft_Mmult_im64_mult0001_submult_1_27_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y50"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_1_27_CY0F_10331,
      IB => sdft_Mmult_im64_mult0001_submult_1_27_CY0F_10331,
      SEL => sdft_Mmult_im64_mult0001_submult_1_27_CYSELF_10319,
      O => sdft_Mmult_im64_mult0001_submult_1_27_CYMUXF2_10314
    );
  sdft_Mmult_im64_mult0001_submult_1_27_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_10_Madd_cy_26_Q,
      O => sdft_Mmult_im64_mult0001_submult_1_27_CYINIT_10332
    );
  sdft_Mmult_im64_mult0001_submult_1_27_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X54Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_10,
      O => sdft_Mmult_im64_mult0001_submult_1_27_CY0F_10331
    );
  sdft_Mmult_im64_mult0001_submult_1_27_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(27),
      O => sdft_Mmult_im64_mult0001_submult_1_27_CYSELF_10319
    );
  sdft_Mmult_im64_mult0001_submult_1_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_27_XORG_10321,
      O => sdft_Mmult_im64_mult0001_submult_1_28
    );
  sdft_Mmult_im64_mult0001_submult_1_27_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y50"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_10_Madd_cy_27_Q,
      I1 => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(28),
      O => sdft_Mmult_im64_mult0001_submult_1_27_XORG_10321
    );
  sdft_Mmult_im64_mult0001_submult_1_27_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X54Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_10_Madd_cy_26_Q,
      O => sdft_Mmult_im64_mult0001_submult_1_27_FASTCARRY_10316
    );
  sdft_Mmult_im64_mult0001_submult_1_27_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X54Y50"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_1_27_CYSELG_10305,
      I1 => sdft_Mmult_im64_mult0001_submult_1_27_CYSELF_10319,
      O => sdft_Mmult_im64_mult0001_submult_1_27_CYAND_10317
    );
  sdft_Mmult_im64_mult0001_submult_1_27_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X54Y50"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_1_27_CYMUXG2_10315,
      IB => sdft_Mmult_im64_mult0001_submult_1_27_FASTCARRY_10316,
      SEL => sdft_Mmult_im64_mult0001_submult_1_27_CYAND_10317,
      O => sdft_Mmult_im64_mult0001_submult_1_27_CYMUXFAST_10318
    );
  sdft_Mmult_im64_mult0001_submult_1_27_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y50"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_1_27_CY0G_10313,
      IB => sdft_Mmult_im64_mult0001_submult_1_27_CYMUXF2_10314,
      SEL => sdft_Mmult_im64_mult0001_submult_1_27_CYSELG_10305,
      O => sdft_Mmult_im64_mult0001_submult_1_27_CYMUXG2_10315
    );
  sdft_Mmult_im64_mult0001_submult_1_27_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X54Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_11,
      O => sdft_Mmult_im64_mult0001_submult_1_27_CY0G_10313
    );
  sdft_Mmult_im64_mult0001_submult_1_27_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(28),
      O => sdft_Mmult_im64_mult0001_submult_1_27_CYSELG_10305
    );
  sdft_Mmult_re64_mult0000_submult_0_45_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y85",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_45_XORF_10087,
      O => sdft_Mmult_re64_mult0000_submult_0_45
    );
  sdft_Mmult_re64_mult0000_submult_0_45_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y85"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_0_45_CYINIT_10086,
      I1 => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(45),
      O => sdft_Mmult_re64_mult0000_submult_0_45_XORF_10087
    );
  sdft_Mmult_re64_mult0000_submult_0_45_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y85"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_45_CY0F_10085,
      IB => sdft_Mmult_re64_mult0000_submult_0_45_CYINIT_10086,
      SEL => sdft_Mmult_re64_mult0000_submult_0_45_CYSELF_10073,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(45)
    );
  sdft_Mmult_re64_mult0000_submult_0_45_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y85"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_45_CY0F_10085,
      IB => sdft_Mmult_re64_mult0000_submult_0_45_CY0F_10085,
      SEL => sdft_Mmult_re64_mult0000_submult_0_45_CYSELF_10073,
      O => sdft_Mmult_re64_mult0000_submult_0_45_CYMUXF2_10068
    );
  sdft_Mmult_re64_mult0000_submult_0_45_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y85",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(44),
      O => sdft_Mmult_re64_mult0000_submult_0_45_CYINIT_10086
    );
  sdft_Mmult_re64_mult0000_submult_0_45_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y85",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_28,
      O => sdft_Mmult_re64_mult0000_submult_0_45_CY0F_10085
    );
  sdft_Mmult_re64_mult0000_submult_0_45_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y85",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(45),
      O => sdft_Mmult_re64_mult0000_submult_0_45_CYSELF_10073
    );
  sdft_Mmult_re64_mult0000_submult_0_45_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y85",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_45_XORG_10075,
      O => sdft_Mmult_re64_mult0000_submult_0_46
    );
  sdft_Mmult_re64_mult0000_submult_0_45_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y85"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(45),
      I1 => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(46),
      O => sdft_Mmult_re64_mult0000_submult_0_45_XORG_10075
    );
  sdft_Mmult_re64_mult0000_submult_0_45_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y85",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(44),
      O => sdft_Mmult_re64_mult0000_submult_0_45_FASTCARRY_10070
    );
  sdft_Mmult_re64_mult0000_submult_0_45_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y85"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_0_45_CYSELG_10059,
      I1 => sdft_Mmult_re64_mult0000_submult_0_45_CYSELF_10073,
      O => sdft_Mmult_re64_mult0000_submult_0_45_CYAND_10071
    );
  sdft_Mmult_re64_mult0000_submult_0_45_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y85"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_45_CYMUXG2_10069,
      IB => sdft_Mmult_re64_mult0000_submult_0_45_FASTCARRY_10070,
      SEL => sdft_Mmult_re64_mult0000_submult_0_45_CYAND_10071,
      O => sdft_Mmult_re64_mult0000_submult_0_45_CYMUXFAST_10072
    );
  sdft_Mmult_re64_mult0000_submult_0_45_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y85"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_45_CY0G_10067,
      IB => sdft_Mmult_re64_mult0000_submult_0_45_CYMUXF2_10068,
      SEL => sdft_Mmult_re64_mult0000_submult_0_45_CYSELG_10059,
      O => sdft_Mmult_re64_mult0000_submult_0_45_CYMUXG2_10069
    );
  sdft_Mmult_re64_mult0000_submult_0_45_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y85",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_29,
      O => sdft_Mmult_re64_mult0000_submult_0_45_CY0G_10067
    );
  sdft_Mmult_re64_mult0000_submult_0_45_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y85",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(46),
      O => sdft_Mmult_re64_mult0000_submult_0_45_CYSELG_10059
    );
  sdft_Mmult_im64_mult0001_submult_1_17_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_17_XORF_10138,
      O => sdft_Mmult_im64_mult0001_submult_1_17
    );
  sdft_Mmult_im64_mult0001_submult_1_17_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y45"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_1_17_CYINIT_10137,
      I1 => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(17),
      O => sdft_Mmult_im64_mult0001_submult_1_17_XORF_10138
    );
  sdft_Mmult_im64_mult0001_submult_1_17_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y45"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_1_17_CY0F_10136,
      IB => sdft_Mmult_im64_mult0001_submult_1_17_CYINIT_10137,
      SEL => sdft_Mmult_im64_mult0001_submult_1_17_CYSELF_10128,
      O => sdft_Mmult_im64_mult0001_submult_10_Madd_cy_17_Q
    );
  sdft_Mmult_im64_mult0001_submult_1_17_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_17_BXINV_10126,
      O => sdft_Mmult_im64_mult0001_submult_1_17_CYINIT_10137
    );
  sdft_Mmult_im64_mult0001_submult_1_17_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X54Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_0,
      O => sdft_Mmult_im64_mult0001_submult_1_17_CY0F_10136
    );
  sdft_Mmult_im64_mult0001_submult_1_17_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(17),
      O => sdft_Mmult_im64_mult0001_submult_1_17_CYSELF_10128
    );
  sdft_Mmult_im64_mult0001_submult_1_17_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0001_submult_1_17_BXINV_10126
    );
  sdft_Mmult_im64_mult0001_submult_1_17_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_17_XORG_10124,
      O => sdft_Mmult_im64_mult0001_submult_1_18
    );
  sdft_Mmult_im64_mult0001_submult_1_17_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y45"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_10_Madd_cy_17_Q,
      I1 => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(18),
      O => sdft_Mmult_im64_mult0001_submult_1_17_XORG_10124
    );
  sdft_Mmult_im64_mult0001_submult_1_17_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_17_CYMUXG_10123,
      O => sdft_Mmult_im64_mult0001_submult_10_Madd_cy_18_Q
    );
  sdft_Mmult_im64_mult0001_submult_1_17_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X54Y45"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_1_17_CY0G_10121,
      IB => sdft_Mmult_im64_mult0001_submult_10_Madd_cy_17_Q,
      SEL => sdft_Mmult_im64_mult0001_submult_1_17_CYSELG_10113,
      O => sdft_Mmult_im64_mult0001_submult_1_17_CYMUXG_10123
    );
  sdft_Mmult_im64_mult0001_submult_1_17_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X54Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_1,
      O => sdft_Mmult_im64_mult0001_submult_1_17_CY0G_10121
    );
  sdft_Mmult_im64_mult0001_submult_1_17_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(18),
      O => sdft_Mmult_im64_mult0001_submult_1_17_CYSELG_10113
    );
  sdft_Mmult_re64_mult0000_submult_0_47_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y86",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_47_XORF_10102,
      O => sdft_Mmult_re64_mult0000_submult_0_47
    );
  sdft_Mmult_re64_mult0000_submult_0_47_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y86"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_0_47_CYINIT_10101,
      I1 => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(47),
      O => sdft_Mmult_re64_mult0000_submult_0_47_XORF_10102
    );
  sdft_Mmult_re64_mult0000_submult_0_47_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y86",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_45_CYMUXFAST_10072,
      O => sdft_Mmult_re64_mult0000_submult_0_47_CYINIT_10101
    );
  sdft_Mmult_re64_mult0000_submult_0_41_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y83",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_41_XORF_10009,
      O => sdft_Mmult_re64_mult0000_submult_0_41
    );
  sdft_Mmult_re64_mult0000_submult_0_41_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y83"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_0_41_CYINIT_10008,
      I1 => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(41),
      O => sdft_Mmult_re64_mult0000_submult_0_41_XORF_10009
    );
  sdft_Mmult_re64_mult0000_submult_0_41_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y83"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_41_CY0F_10007,
      IB => sdft_Mmult_re64_mult0000_submult_0_41_CYINIT_10008,
      SEL => sdft_Mmult_re64_mult0000_submult_0_41_CYSELF_9995,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(41)
    );
  sdft_Mmult_re64_mult0000_submult_0_41_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y83"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_41_CY0F_10007,
      IB => sdft_Mmult_re64_mult0000_submult_0_41_CY0F_10007,
      SEL => sdft_Mmult_re64_mult0000_submult_0_41_CYSELF_9995,
      O => sdft_Mmult_re64_mult0000_submult_0_41_CYMUXF2_9990
    );
  sdft_Mmult_re64_mult0000_submult_0_41_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y83",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(40),
      O => sdft_Mmult_re64_mult0000_submult_0_41_CYINIT_10008
    );
  sdft_Mmult_re64_mult0000_submult_0_41_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y83",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_24,
      O => sdft_Mmult_re64_mult0000_submult_0_41_CY0F_10007
    );
  sdft_Mmult_re64_mult0000_submult_0_41_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y83",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(41),
      O => sdft_Mmult_re64_mult0000_submult_0_41_CYSELF_9995
    );
  sdft_Mmult_re64_mult0000_submult_0_41_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y83",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_41_XORG_9997,
      O => sdft_Mmult_re64_mult0000_submult_0_42
    );
  sdft_Mmult_re64_mult0000_submult_0_41_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y83"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(41),
      I1 => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(42),
      O => sdft_Mmult_re64_mult0000_submult_0_41_XORG_9997
    );
  sdft_Mmult_re64_mult0000_submult_0_41_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y83",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_41_CYMUXFAST_9994,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(42)
    );
  sdft_Mmult_re64_mult0000_submult_0_41_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y83",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(40),
      O => sdft_Mmult_re64_mult0000_submult_0_41_FASTCARRY_9992
    );
  sdft_Mmult_re64_mult0000_submult_0_41_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y83"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_0_41_CYSELG_9981,
      I1 => sdft_Mmult_re64_mult0000_submult_0_41_CYSELF_9995,
      O => sdft_Mmult_re64_mult0000_submult_0_41_CYAND_9993
    );
  sdft_Mmult_re64_mult0000_submult_0_41_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y83"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_41_CYMUXG2_9991,
      IB => sdft_Mmult_re64_mult0000_submult_0_41_FASTCARRY_9992,
      SEL => sdft_Mmult_re64_mult0000_submult_0_41_CYAND_9993,
      O => sdft_Mmult_re64_mult0000_submult_0_41_CYMUXFAST_9994
    );
  sdft_Mmult_re64_mult0000_submult_0_41_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y83"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_41_CY0G_9989,
      IB => sdft_Mmult_re64_mult0000_submult_0_41_CYMUXF2_9990,
      SEL => sdft_Mmult_re64_mult0000_submult_0_41_CYSELG_9981,
      O => sdft_Mmult_re64_mult0000_submult_0_41_CYMUXG2_9991
    );
  sdft_Mmult_re64_mult0000_submult_0_41_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y83",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_25,
      O => sdft_Mmult_re64_mult0000_submult_0_41_CY0G_9989
    );
  sdft_Mmult_re64_mult0000_submult_0_41_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y83",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(42),
      O => sdft_Mmult_re64_mult0000_submult_0_41_CYSELG_9981
    );
  sdft_Mmult_re64_mult0000_submult_0_43_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y84",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_43_XORF_10048,
      O => sdft_Mmult_re64_mult0000_submult_0_43
    );
  sdft_Mmult_re64_mult0000_submult_0_43_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X55Y84"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_0_43_CYINIT_10047,
      I1 => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(43),
      O => sdft_Mmult_re64_mult0000_submult_0_43_XORF_10048
    );
  sdft_Mmult_re64_mult0000_submult_0_43_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X55Y84"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_43_CY0F_10046,
      IB => sdft_Mmult_re64_mult0000_submult_0_43_CYINIT_10047,
      SEL => sdft_Mmult_re64_mult0000_submult_0_43_CYSELF_10034,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(43)
    );
  sdft_Mmult_re64_mult0000_submult_0_43_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y84"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_43_CY0F_10046,
      IB => sdft_Mmult_re64_mult0000_submult_0_43_CY0F_10046,
      SEL => sdft_Mmult_re64_mult0000_submult_0_43_CYSELF_10034,
      O => sdft_Mmult_re64_mult0000_submult_0_43_CYMUXF2_10029
    );
  sdft_Mmult_re64_mult0000_submult_0_43_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X55Y84",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(42),
      O => sdft_Mmult_re64_mult0000_submult_0_43_CYINIT_10047
    );
  sdft_Mmult_re64_mult0000_submult_0_43_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X55Y84",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_26,
      O => sdft_Mmult_re64_mult0000_submult_0_43_CY0F_10046
    );
  sdft_Mmult_re64_mult0000_submult_0_43_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X55Y84",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(43),
      O => sdft_Mmult_re64_mult0000_submult_0_43_CYSELF_10034
    );
  sdft_Mmult_re64_mult0000_submult_0_43_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y84",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_43_XORG_10036,
      O => sdft_Mmult_re64_mult0000_submult_0_44
    );
  sdft_Mmult_re64_mult0000_submult_0_43_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X55Y84"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(43),
      I1 => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(44),
      O => sdft_Mmult_re64_mult0000_submult_0_43_XORG_10036
    );
  sdft_Mmult_re64_mult0000_submult_0_43_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y84",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_0_43_CYMUXFAST_10033,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(44)
    );
  sdft_Mmult_re64_mult0000_submult_0_43_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X55Y84",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_cy(42),
      O => sdft_Mmult_re64_mult0000_submult_0_43_FASTCARRY_10031
    );
  sdft_Mmult_re64_mult0000_submult_0_43_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X55Y84"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0000_submult_0_43_CYSELG_10020,
      I1 => sdft_Mmult_re64_mult0000_submult_0_43_CYSELF_10034,
      O => sdft_Mmult_re64_mult0000_submult_0_43_CYAND_10032
    );
  sdft_Mmult_re64_mult0000_submult_0_43_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X55Y84"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_43_CYMUXG2_10030,
      IB => sdft_Mmult_re64_mult0000_submult_0_43_FASTCARRY_10031,
      SEL => sdft_Mmult_re64_mult0000_submult_0_43_CYAND_10032,
      O => sdft_Mmult_re64_mult0000_submult_0_43_CYMUXFAST_10033
    );
  sdft_Mmult_re64_mult0000_submult_0_43_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X55Y84"
    )
    port map (
      IA => sdft_Mmult_re64_mult0000_submult_0_43_CY0G_10028,
      IB => sdft_Mmult_re64_mult0000_submult_0_43_CYMUXF2_10029,
      SEL => sdft_Mmult_re64_mult0000_submult_0_43_CYSELG_10020,
      O => sdft_Mmult_re64_mult0000_submult_0_43_CYMUXG2_10030
    );
  sdft_Mmult_re64_mult0000_submult_0_43_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X55Y84",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_27,
      O => sdft_Mmult_re64_mult0000_submult_0_43_CY0G_10028
    );
  sdft_Mmult_re64_mult0000_submult_0_43_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X55Y84",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(44),
      O => sdft_Mmult_re64_mult0000_submult_0_43_CYSELG_10020
    );
  sdft_Mmult_im64_mult0001_submult_1_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_21_XORF_10216,
      O => sdft_Mmult_im64_mult0001_submult_1_21
    );
  sdft_Mmult_im64_mult0001_submult_1_21_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y47"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_1_21_CYINIT_10215,
      I1 => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(21),
      O => sdft_Mmult_im64_mult0001_submult_1_21_XORF_10216
    );
  sdft_Mmult_im64_mult0001_submult_1_21_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y47"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_1_21_CY0F_10214,
      IB => sdft_Mmult_im64_mult0001_submult_1_21_CYINIT_10215,
      SEL => sdft_Mmult_im64_mult0001_submult_1_21_CYSELF_10202,
      O => sdft_Mmult_im64_mult0001_submult_10_Madd_cy_21_Q
    );
  sdft_Mmult_im64_mult0001_submult_1_21_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y47"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_1_21_CY0F_10214,
      IB => sdft_Mmult_im64_mult0001_submult_1_21_CY0F_10214,
      SEL => sdft_Mmult_im64_mult0001_submult_1_21_CYSELF_10202,
      O => sdft_Mmult_im64_mult0001_submult_1_21_CYMUXF2_10197
    );
  sdft_Mmult_im64_mult0001_submult_1_21_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_10_Madd_cy_20_Q,
      O => sdft_Mmult_im64_mult0001_submult_1_21_CYINIT_10215
    );
  sdft_Mmult_im64_mult0001_submult_1_21_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X54Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_4,
      O => sdft_Mmult_im64_mult0001_submult_1_21_CY0F_10214
    );
  sdft_Mmult_im64_mult0001_submult_1_21_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(21),
      O => sdft_Mmult_im64_mult0001_submult_1_21_CYSELF_10202
    );
  sdft_Mmult_im64_mult0001_submult_1_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_21_XORG_10204,
      O => sdft_Mmult_im64_mult0001_submult_1_22
    );
  sdft_Mmult_im64_mult0001_submult_1_21_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y47"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_10_Madd_cy_21_Q,
      I1 => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(22),
      O => sdft_Mmult_im64_mult0001_submult_1_21_XORG_10204
    );
  sdft_Mmult_im64_mult0001_submult_1_21_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_21_CYMUXFAST_10201,
      O => sdft_Mmult_im64_mult0001_submult_10_Madd_cy_22_Q
    );
  sdft_Mmult_im64_mult0001_submult_1_21_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X54Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_10_Madd_cy_20_Q,
      O => sdft_Mmult_im64_mult0001_submult_1_21_FASTCARRY_10199
    );
  sdft_Mmult_im64_mult0001_submult_1_21_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X54Y47"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_1_21_CYSELG_10188,
      I1 => sdft_Mmult_im64_mult0001_submult_1_21_CYSELF_10202,
      O => sdft_Mmult_im64_mult0001_submult_1_21_CYAND_10200
    );
  sdft_Mmult_im64_mult0001_submult_1_21_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X54Y47"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_1_21_CYMUXG2_10198,
      IB => sdft_Mmult_im64_mult0001_submult_1_21_FASTCARRY_10199,
      SEL => sdft_Mmult_im64_mult0001_submult_1_21_CYAND_10200,
      O => sdft_Mmult_im64_mult0001_submult_1_21_CYMUXFAST_10201
    );
  sdft_Mmult_im64_mult0001_submult_1_21_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y47"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_1_21_CY0G_10196,
      IB => sdft_Mmult_im64_mult0001_submult_1_21_CYMUXF2_10197,
      SEL => sdft_Mmult_im64_mult0001_submult_1_21_CYSELG_10188,
      O => sdft_Mmult_im64_mult0001_submult_1_21_CYMUXG2_10198
    );
  sdft_Mmult_im64_mult0001_submult_1_21_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X54Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_5,
      O => sdft_Mmult_im64_mult0001_submult_1_21_CY0G_10196
    );
  sdft_Mmult_im64_mult0001_submult_1_21_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(22),
      O => sdft_Mmult_im64_mult0001_submult_1_21_CYSELG_10188
    );
  sdft_Mmult_im64_mult0001_submult_1_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_25_XORF_10294,
      O => sdft_Mmult_im64_mult0001_submult_1_25
    );
  sdft_Mmult_im64_mult0001_submult_1_25_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y49"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_1_25_CYINIT_10293,
      I1 => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(25),
      O => sdft_Mmult_im64_mult0001_submult_1_25_XORF_10294
    );
  sdft_Mmult_im64_mult0001_submult_1_25_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y49"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_1_25_CY0F_10292,
      IB => sdft_Mmult_im64_mult0001_submult_1_25_CYINIT_10293,
      SEL => sdft_Mmult_im64_mult0001_submult_1_25_CYSELF_10280,
      O => sdft_Mmult_im64_mult0001_submult_10_Madd_cy_25_Q
    );
  sdft_Mmult_im64_mult0001_submult_1_25_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y49"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_1_25_CY0F_10292,
      IB => sdft_Mmult_im64_mult0001_submult_1_25_CY0F_10292,
      SEL => sdft_Mmult_im64_mult0001_submult_1_25_CYSELF_10280,
      O => sdft_Mmult_im64_mult0001_submult_1_25_CYMUXF2_10275
    );
  sdft_Mmult_im64_mult0001_submult_1_25_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_10_Madd_cy_24_Q,
      O => sdft_Mmult_im64_mult0001_submult_1_25_CYINIT_10293
    );
  sdft_Mmult_im64_mult0001_submult_1_25_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X54Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_8,
      O => sdft_Mmult_im64_mult0001_submult_1_25_CY0F_10292
    );
  sdft_Mmult_im64_mult0001_submult_1_25_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(25),
      O => sdft_Mmult_im64_mult0001_submult_1_25_CYSELF_10280
    );
  sdft_Mmult_im64_mult0001_submult_1_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_25_XORG_10282,
      O => sdft_Mmult_im64_mult0001_submult_1_26
    );
  sdft_Mmult_im64_mult0001_submult_1_25_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y49"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_10_Madd_cy_25_Q,
      I1 => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(26),
      O => sdft_Mmult_im64_mult0001_submult_1_25_XORG_10282
    );
  sdft_Mmult_im64_mult0001_submult_1_25_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_25_CYMUXFAST_10279,
      O => sdft_Mmult_im64_mult0001_submult_10_Madd_cy_26_Q
    );
  sdft_Mmult_im64_mult0001_submult_1_25_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X54Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_10_Madd_cy_24_Q,
      O => sdft_Mmult_im64_mult0001_submult_1_25_FASTCARRY_10277
    );
  sdft_Mmult_im64_mult0001_submult_1_25_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X54Y49"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_1_25_CYSELG_10266,
      I1 => sdft_Mmult_im64_mult0001_submult_1_25_CYSELF_10280,
      O => sdft_Mmult_im64_mult0001_submult_1_25_CYAND_10278
    );
  sdft_Mmult_im64_mult0001_submult_1_25_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X54Y49"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_1_25_CYMUXG2_10276,
      IB => sdft_Mmult_im64_mult0001_submult_1_25_FASTCARRY_10277,
      SEL => sdft_Mmult_im64_mult0001_submult_1_25_CYAND_10278,
      O => sdft_Mmult_im64_mult0001_submult_1_25_CYMUXFAST_10279
    );
  sdft_Mmult_im64_mult0001_submult_1_25_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X54Y49"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_1_25_CY0G_10274,
      IB => sdft_Mmult_im64_mult0001_submult_1_25_CYMUXF2_10275,
      SEL => sdft_Mmult_im64_mult0001_submult_1_25_CYSELG_10266,
      O => sdft_Mmult_im64_mult0001_submult_1_25_CYMUXG2_10276
    );
  sdft_Mmult_im64_mult0001_submult_1_25_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X54Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_9,
      O => sdft_Mmult_im64_mult0001_submult_1_25_CY0G_10274
    );
  sdft_Mmult_im64_mult0001_submult_1_25_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X54Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(26),
      O => sdft_Mmult_im64_mult0001_submult_1_25_CYSELG_10266
    );
  sdft_Mmult_re64_mult0001_submult_1_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_27_XORF_10595,
      O => sdft_Mmult_re64_mult0001_submult_1_27
    );
  sdft_Mmult_re64_mult0001_submult_1_27_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y72"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_1_27_CYINIT_10594,
      I1 => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(27),
      O => sdft_Mmult_re64_mult0001_submult_1_27_XORF_10595
    );
  sdft_Mmult_re64_mult0001_submult_1_27_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y72"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_1_27_CY0F_10593,
      IB => sdft_Mmult_re64_mult0001_submult_1_27_CYINIT_10594,
      SEL => sdft_Mmult_re64_mult0001_submult_1_27_CYSELF_10581,
      O => sdft_Mmult_re64_mult0001_submult_10_Madd_cy_27_Q
    );
  sdft_Mmult_re64_mult0001_submult_1_27_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y72"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_1_27_CY0F_10593,
      IB => sdft_Mmult_re64_mult0001_submult_1_27_CY0F_10593,
      SEL => sdft_Mmult_re64_mult0001_submult_1_27_CYSELF_10581,
      O => sdft_Mmult_re64_mult0001_submult_1_27_CYMUXF2_10576
    );
  sdft_Mmult_re64_mult0001_submult_1_27_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_10_Madd_cy_26_Q,
      O => sdft_Mmult_re64_mult0001_submult_1_27_CYINIT_10594
    );
  sdft_Mmult_re64_mult0001_submult_1_27_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_10,
      O => sdft_Mmult_re64_mult0001_submult_1_27_CY0F_10593
    );
  sdft_Mmult_re64_mult0001_submult_1_27_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(27),
      O => sdft_Mmult_re64_mult0001_submult_1_27_CYSELF_10581
    );
  sdft_Mmult_re64_mult0001_submult_1_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_27_XORG_10583,
      O => sdft_Mmult_re64_mult0001_submult_1_28
    );
  sdft_Mmult_re64_mult0001_submult_1_27_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y72"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_10_Madd_cy_27_Q,
      I1 => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(28),
      O => sdft_Mmult_re64_mult0001_submult_1_27_XORG_10583
    );
  sdft_Mmult_re64_mult0001_submult_1_27_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_10_Madd_cy_26_Q,
      O => sdft_Mmult_re64_mult0001_submult_1_27_FASTCARRY_10578
    );
  sdft_Mmult_re64_mult0001_submult_1_27_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y72"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_1_27_CYSELG_10567,
      I1 => sdft_Mmult_re64_mult0001_submult_1_27_CYSELF_10581,
      O => sdft_Mmult_re64_mult0001_submult_1_27_CYAND_10579
    );
  sdft_Mmult_re64_mult0001_submult_1_27_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y72"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_1_27_CYMUXG2_10577,
      IB => sdft_Mmult_re64_mult0001_submult_1_27_FASTCARRY_10578,
      SEL => sdft_Mmult_re64_mult0001_submult_1_27_CYAND_10579,
      O => sdft_Mmult_re64_mult0001_submult_1_27_CYMUXFAST_10580
    );
  sdft_Mmult_re64_mult0001_submult_1_27_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y72"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_1_27_CY0G_10575,
      IB => sdft_Mmult_re64_mult0001_submult_1_27_CYMUXF2_10576,
      SEL => sdft_Mmult_re64_mult0001_submult_1_27_CYSELG_10567,
      O => sdft_Mmult_re64_mult0001_submult_1_27_CYMUXG2_10577
    );
  sdft_Mmult_re64_mult0001_submult_1_27_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_11,
      O => sdft_Mmult_re64_mult0001_submult_1_27_CY0G_10575
    );
  sdft_Mmult_re64_mult0001_submult_1_27_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(28),
      O => sdft_Mmult_re64_mult0001_submult_1_27_CYSELG_10567
    );
  sdft_Mmult_re64_mult0001_submult_1_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_21_XORF_10478,
      O => sdft_Mmult_re64_mult0001_submult_1_21
    );
  sdft_Mmult_re64_mult0001_submult_1_21_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y69"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_1_21_CYINIT_10477,
      I1 => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(21),
      O => sdft_Mmult_re64_mult0001_submult_1_21_XORF_10478
    );
  sdft_Mmult_re64_mult0001_submult_1_21_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y69"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_1_21_CY0F_10476,
      IB => sdft_Mmult_re64_mult0001_submult_1_21_CYINIT_10477,
      SEL => sdft_Mmult_re64_mult0001_submult_1_21_CYSELF_10464,
      O => sdft_Mmult_re64_mult0001_submult_10_Madd_cy_21_Q
    );
  sdft_Mmult_re64_mult0001_submult_1_21_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y69"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_1_21_CY0F_10476,
      IB => sdft_Mmult_re64_mult0001_submult_1_21_CY0F_10476,
      SEL => sdft_Mmult_re64_mult0001_submult_1_21_CYSELF_10464,
      O => sdft_Mmult_re64_mult0001_submult_1_21_CYMUXF2_10459
    );
  sdft_Mmult_re64_mult0001_submult_1_21_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_10_Madd_cy_20_Q,
      O => sdft_Mmult_re64_mult0001_submult_1_21_CYINIT_10477
    );
  sdft_Mmult_re64_mult0001_submult_1_21_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_4,
      O => sdft_Mmult_re64_mult0001_submult_1_21_CY0F_10476
    );
  sdft_Mmult_re64_mult0001_submult_1_21_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(21),
      O => sdft_Mmult_re64_mult0001_submult_1_21_CYSELF_10464
    );
  sdft_Mmult_re64_mult0001_submult_1_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_21_XORG_10466,
      O => sdft_Mmult_re64_mult0001_submult_1_22
    );
  sdft_Mmult_re64_mult0001_submult_1_21_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y69"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_10_Madd_cy_21_Q,
      I1 => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(22),
      O => sdft_Mmult_re64_mult0001_submult_1_21_XORG_10466
    );
  sdft_Mmult_re64_mult0001_submult_1_21_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_21_CYMUXFAST_10463,
      O => sdft_Mmult_re64_mult0001_submult_10_Madd_cy_22_Q
    );
  sdft_Mmult_re64_mult0001_submult_1_21_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_10_Madd_cy_20_Q,
      O => sdft_Mmult_re64_mult0001_submult_1_21_FASTCARRY_10461
    );
  sdft_Mmult_re64_mult0001_submult_1_21_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y69"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_1_21_CYSELG_10450,
      I1 => sdft_Mmult_re64_mult0001_submult_1_21_CYSELF_10464,
      O => sdft_Mmult_re64_mult0001_submult_1_21_CYAND_10462
    );
  sdft_Mmult_re64_mult0001_submult_1_21_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y69"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_1_21_CYMUXG2_10460,
      IB => sdft_Mmult_re64_mult0001_submult_1_21_FASTCARRY_10461,
      SEL => sdft_Mmult_re64_mult0001_submult_1_21_CYAND_10462,
      O => sdft_Mmult_re64_mult0001_submult_1_21_CYMUXFAST_10463
    );
  sdft_Mmult_re64_mult0001_submult_1_21_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y69"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_1_21_CY0G_10458,
      IB => sdft_Mmult_re64_mult0001_submult_1_21_CYMUXF2_10459,
      SEL => sdft_Mmult_re64_mult0001_submult_1_21_CYSELG_10450,
      O => sdft_Mmult_re64_mult0001_submult_1_21_CYMUXG2_10460
    );
  sdft_Mmult_re64_mult0001_submult_1_21_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_5,
      O => sdft_Mmult_re64_mult0001_submult_1_21_CY0G_10458
    );
  sdft_Mmult_re64_mult0001_submult_1_21_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(22),
      O => sdft_Mmult_re64_mult0001_submult_1_21_CYSELG_10450
    );
  sdft_Mmult_re64_mult0001_submult_1_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_23_XORF_10517,
      O => sdft_Mmult_re64_mult0001_submult_1_23
    );
  sdft_Mmult_re64_mult0001_submult_1_23_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y70"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_1_23_CYINIT_10516,
      I1 => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(23),
      O => sdft_Mmult_re64_mult0001_submult_1_23_XORF_10517
    );
  sdft_Mmult_re64_mult0001_submult_1_23_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y70"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_1_23_CY0F_10515,
      IB => sdft_Mmult_re64_mult0001_submult_1_23_CYINIT_10516,
      SEL => sdft_Mmult_re64_mult0001_submult_1_23_CYSELF_10503,
      O => sdft_Mmult_re64_mult0001_submult_10_Madd_cy_23_Q
    );
  sdft_Mmult_re64_mult0001_submult_1_23_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y70"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_1_23_CY0F_10515,
      IB => sdft_Mmult_re64_mult0001_submult_1_23_CY0F_10515,
      SEL => sdft_Mmult_re64_mult0001_submult_1_23_CYSELF_10503,
      O => sdft_Mmult_re64_mult0001_submult_1_23_CYMUXF2_10498
    );
  sdft_Mmult_re64_mult0001_submult_1_23_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_10_Madd_cy_22_Q,
      O => sdft_Mmult_re64_mult0001_submult_1_23_CYINIT_10516
    );
  sdft_Mmult_re64_mult0001_submult_1_23_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_6,
      O => sdft_Mmult_re64_mult0001_submult_1_23_CY0F_10515
    );
  sdft_Mmult_re64_mult0001_submult_1_23_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(23),
      O => sdft_Mmult_re64_mult0001_submult_1_23_CYSELF_10503
    );
  sdft_Mmult_re64_mult0001_submult_1_23_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_23_XORG_10505,
      O => sdft_Mmult_re64_mult0001_submult_1_24
    );
  sdft_Mmult_re64_mult0001_submult_1_23_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y70"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_10_Madd_cy_23_Q,
      I1 => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(24),
      O => sdft_Mmult_re64_mult0001_submult_1_23_XORG_10505
    );
  sdft_Mmult_re64_mult0001_submult_1_23_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_23_CYMUXFAST_10502,
      O => sdft_Mmult_re64_mult0001_submult_10_Madd_cy_24_Q
    );
  sdft_Mmult_re64_mult0001_submult_1_23_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_10_Madd_cy_22_Q,
      O => sdft_Mmult_re64_mult0001_submult_1_23_FASTCARRY_10500
    );
  sdft_Mmult_re64_mult0001_submult_1_23_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y70"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_1_23_CYSELG_10489,
      I1 => sdft_Mmult_re64_mult0001_submult_1_23_CYSELF_10503,
      O => sdft_Mmult_re64_mult0001_submult_1_23_CYAND_10501
    );
  sdft_Mmult_re64_mult0001_submult_1_23_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y70"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_1_23_CYMUXG2_10499,
      IB => sdft_Mmult_re64_mult0001_submult_1_23_FASTCARRY_10500,
      SEL => sdft_Mmult_re64_mult0001_submult_1_23_CYAND_10501,
      O => sdft_Mmult_re64_mult0001_submult_1_23_CYMUXFAST_10502
    );
  sdft_Mmult_re64_mult0001_submult_1_23_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y70"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_1_23_CY0G_10497,
      IB => sdft_Mmult_re64_mult0001_submult_1_23_CYMUXF2_10498,
      SEL => sdft_Mmult_re64_mult0001_submult_1_23_CYSELG_10489,
      O => sdft_Mmult_re64_mult0001_submult_1_23_CYMUXG2_10499
    );
  sdft_Mmult_re64_mult0001_submult_1_23_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_7,
      O => sdft_Mmult_re64_mult0001_submult_1_23_CY0G_10497
    );
  sdft_Mmult_re64_mult0001_submult_1_23_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(24),
      O => sdft_Mmult_re64_mult0001_submult_1_23_CYSELG_10489
    );
  sdft_Mmult_re64_mult0001_submult_1_17_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_17_XORF_10400,
      O => sdft_Mmult_re64_mult0001_submult_1_17
    );
  sdft_Mmult_re64_mult0001_submult_1_17_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y67"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_1_17_CYINIT_10399,
      I1 => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(17),
      O => sdft_Mmult_re64_mult0001_submult_1_17_XORF_10400
    );
  sdft_Mmult_re64_mult0001_submult_1_17_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y67"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_1_17_CY0F_10398,
      IB => sdft_Mmult_re64_mult0001_submult_1_17_CYINIT_10399,
      SEL => sdft_Mmult_re64_mult0001_submult_1_17_CYSELF_10390,
      O => sdft_Mmult_re64_mult0001_submult_10_Madd_cy_17_Q
    );
  sdft_Mmult_re64_mult0001_submult_1_17_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_17_BXINV_10388,
      O => sdft_Mmult_re64_mult0001_submult_1_17_CYINIT_10399
    );
  sdft_Mmult_re64_mult0001_submult_1_17_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_0,
      O => sdft_Mmult_re64_mult0001_submult_1_17_CY0F_10398
    );
  sdft_Mmult_re64_mult0001_submult_1_17_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(17),
      O => sdft_Mmult_re64_mult0001_submult_1_17_CYSELF_10390
    );
  sdft_Mmult_re64_mult0001_submult_1_17_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X47Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0001_submult_1_17_BXINV_10388
    );
  sdft_Mmult_re64_mult0001_submult_1_17_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_17_XORG_10386,
      O => sdft_Mmult_re64_mult0001_submult_1_18
    );
  sdft_Mmult_re64_mult0001_submult_1_17_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y67"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_10_Madd_cy_17_Q,
      I1 => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(18),
      O => sdft_Mmult_re64_mult0001_submult_1_17_XORG_10386
    );
  sdft_Mmult_re64_mult0001_submult_1_17_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_17_CYMUXG_10385,
      O => sdft_Mmult_re64_mult0001_submult_10_Madd_cy_18_Q
    );
  sdft_Mmult_re64_mult0001_submult_1_17_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X47Y67"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_1_17_CY0G_10383,
      IB => sdft_Mmult_re64_mult0001_submult_10_Madd_cy_17_Q,
      SEL => sdft_Mmult_re64_mult0001_submult_1_17_CYSELG_10375,
      O => sdft_Mmult_re64_mult0001_submult_1_17_CYMUXG_10385
    );
  sdft_Mmult_re64_mult0001_submult_1_17_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_1,
      O => sdft_Mmult_re64_mult0001_submult_1_17_CY0G_10383
    );
  sdft_Mmult_re64_mult0001_submult_1_17_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(18),
      O => sdft_Mmult_re64_mult0001_submult_1_17_CYSELG_10375
    );
  sdft_Mmult_im64_mult0001_submult_1_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_29_XORF_10364,
      O => sdft_Mmult_im64_mult0001_submult_1_29
    );
  sdft_Mmult_im64_mult0001_submult_1_29_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X54Y51"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_1_29_CYINIT_10363,
      I1 => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(29),
      O => sdft_Mmult_im64_mult0001_submult_1_29_XORF_10364
    );
  sdft_Mmult_im64_mult0001_submult_1_29_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X54Y51"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_1_29_CY0F_10362,
      IB => sdft_Mmult_im64_mult0001_submult_1_29_CYINIT_10363,
      SEL => sdft_Mmult_im64_mult0001_submult_1_29_CYSELF_10354,
      O => sdft_Mmult_im64_mult0001_submult_10_Madd_cy_29_Q
    );
  sdft_Mmult_im64_mult0001_submult_1_29_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X54Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_27_CYMUXFAST_10318,
      O => sdft_Mmult_im64_mult0001_submult_1_29_CYINIT_10363
    );
  sdft_Mmult_im64_mult0001_submult_1_29_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X54Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_12,
      O => sdft_Mmult_im64_mult0001_submult_1_29_CY0F_10362
    );
  sdft_Mmult_im64_mult0001_submult_1_29_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X54Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(29),
      O => sdft_Mmult_im64_mult0001_submult_1_29_CYSELF_10354
    );
  sdft_Mmult_im64_mult0001_submult_1_29_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_29_XORG_10351,
      O => sdft_Mmult_im64_mult0001_submult_1_30
    );
  sdft_Mmult_im64_mult0001_submult_1_29_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X54Y51"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_10_Madd_cy_29_Q,
      I1 => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(30),
      O => sdft_Mmult_im64_mult0001_submult_1_29_XORG_10351
    );
  sdft_Mmult_re64_mult0001_submult_1_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_19_XORF_10439,
      O => sdft_Mmult_re64_mult0001_submult_1_19
    );
  sdft_Mmult_re64_mult0001_submult_1_19_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y68"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_1_19_CYINIT_10438,
      I1 => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(19),
      O => sdft_Mmult_re64_mult0001_submult_1_19_XORF_10439
    );
  sdft_Mmult_re64_mult0001_submult_1_19_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y68"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_1_19_CY0F_10437,
      IB => sdft_Mmult_re64_mult0001_submult_1_19_CYINIT_10438,
      SEL => sdft_Mmult_re64_mult0001_submult_1_19_CYSELF_10425,
      O => sdft_Mmult_re64_mult0001_submult_10_Madd_cy_19_Q
    );
  sdft_Mmult_re64_mult0001_submult_1_19_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y68"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_1_19_CY0F_10437,
      IB => sdft_Mmult_re64_mult0001_submult_1_19_CY0F_10437,
      SEL => sdft_Mmult_re64_mult0001_submult_1_19_CYSELF_10425,
      O => sdft_Mmult_re64_mult0001_submult_1_19_CYMUXF2_10420
    );
  sdft_Mmult_re64_mult0001_submult_1_19_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_10_Madd_cy_18_Q,
      O => sdft_Mmult_re64_mult0001_submult_1_19_CYINIT_10438
    );
  sdft_Mmult_re64_mult0001_submult_1_19_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_2,
      O => sdft_Mmult_re64_mult0001_submult_1_19_CY0F_10437
    );
  sdft_Mmult_re64_mult0001_submult_1_19_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(19),
      O => sdft_Mmult_re64_mult0001_submult_1_19_CYSELF_10425
    );
  sdft_Mmult_re64_mult0001_submult_1_19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_19_XORG_10427,
      O => sdft_Mmult_re64_mult0001_submult_1_20
    );
  sdft_Mmult_re64_mult0001_submult_1_19_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y68"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_10_Madd_cy_19_Q,
      I1 => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(20),
      O => sdft_Mmult_re64_mult0001_submult_1_19_XORG_10427
    );
  sdft_Mmult_re64_mult0001_submult_1_19_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_19_CYMUXFAST_10424,
      O => sdft_Mmult_re64_mult0001_submult_10_Madd_cy_20_Q
    );
  sdft_Mmult_re64_mult0001_submult_1_19_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_10_Madd_cy_18_Q,
      O => sdft_Mmult_re64_mult0001_submult_1_19_FASTCARRY_10422
    );
  sdft_Mmult_re64_mult0001_submult_1_19_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y68"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_1_19_CYSELG_10411,
      I1 => sdft_Mmult_re64_mult0001_submult_1_19_CYSELF_10425,
      O => sdft_Mmult_re64_mult0001_submult_1_19_CYAND_10423
    );
  sdft_Mmult_re64_mult0001_submult_1_19_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y68"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_1_19_CYMUXG2_10421,
      IB => sdft_Mmult_re64_mult0001_submult_1_19_FASTCARRY_10422,
      SEL => sdft_Mmult_re64_mult0001_submult_1_19_CYAND_10423,
      O => sdft_Mmult_re64_mult0001_submult_1_19_CYMUXFAST_10424
    );
  sdft_Mmult_re64_mult0001_submult_1_19_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y68"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_1_19_CY0G_10419,
      IB => sdft_Mmult_re64_mult0001_submult_1_19_CYMUXF2_10420,
      SEL => sdft_Mmult_re64_mult0001_submult_1_19_CYSELG_10411,
      O => sdft_Mmult_re64_mult0001_submult_1_19_CYMUXG2_10421
    );
  sdft_Mmult_re64_mult0001_submult_1_19_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_3,
      O => sdft_Mmult_re64_mult0001_submult_1_19_CY0G_10419
    );
  sdft_Mmult_re64_mult0001_submult_1_19_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(20),
      O => sdft_Mmult_re64_mult0001_submult_1_19_CYSELG_10411
    );
  sdft_Mmult_re64_mult0001_submult_1_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_25_XORF_10556,
      O => sdft_Mmult_re64_mult0001_submult_1_25
    );
  sdft_Mmult_re64_mult0001_submult_1_25_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y71"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_1_25_CYINIT_10555,
      I1 => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(25),
      O => sdft_Mmult_re64_mult0001_submult_1_25_XORF_10556
    );
  sdft_Mmult_re64_mult0001_submult_1_25_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y71"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_1_25_CY0F_10554,
      IB => sdft_Mmult_re64_mult0001_submult_1_25_CYINIT_10555,
      SEL => sdft_Mmult_re64_mult0001_submult_1_25_CYSELF_10542,
      O => sdft_Mmult_re64_mult0001_submult_10_Madd_cy_25_Q
    );
  sdft_Mmult_re64_mult0001_submult_1_25_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y71"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_1_25_CY0F_10554,
      IB => sdft_Mmult_re64_mult0001_submult_1_25_CY0F_10554,
      SEL => sdft_Mmult_re64_mult0001_submult_1_25_CYSELF_10542,
      O => sdft_Mmult_re64_mult0001_submult_1_25_CYMUXF2_10537
    );
  sdft_Mmult_re64_mult0001_submult_1_25_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_10_Madd_cy_24_Q,
      O => sdft_Mmult_re64_mult0001_submult_1_25_CYINIT_10555
    );
  sdft_Mmult_re64_mult0001_submult_1_25_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_8,
      O => sdft_Mmult_re64_mult0001_submult_1_25_CY0F_10554
    );
  sdft_Mmult_re64_mult0001_submult_1_25_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(25),
      O => sdft_Mmult_re64_mult0001_submult_1_25_CYSELF_10542
    );
  sdft_Mmult_re64_mult0001_submult_1_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_25_XORG_10544,
      O => sdft_Mmult_re64_mult0001_submult_1_26
    );
  sdft_Mmult_re64_mult0001_submult_1_25_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y71"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_10_Madd_cy_25_Q,
      I1 => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(26),
      O => sdft_Mmult_re64_mult0001_submult_1_25_XORG_10544
    );
  sdft_Mmult_re64_mult0001_submult_1_25_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_25_CYMUXFAST_10541,
      O => sdft_Mmult_re64_mult0001_submult_10_Madd_cy_26_Q
    );
  sdft_Mmult_re64_mult0001_submult_1_25_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X47Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_10_Madd_cy_24_Q,
      O => sdft_Mmult_re64_mult0001_submult_1_25_FASTCARRY_10539
    );
  sdft_Mmult_re64_mult0001_submult_1_25_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X47Y71"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_1_25_CYSELG_10528,
      I1 => sdft_Mmult_re64_mult0001_submult_1_25_CYSELF_10542,
      O => sdft_Mmult_re64_mult0001_submult_1_25_CYAND_10540
    );
  sdft_Mmult_re64_mult0001_submult_1_25_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X47Y71"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_1_25_CYMUXG2_10538,
      IB => sdft_Mmult_re64_mult0001_submult_1_25_FASTCARRY_10539,
      SEL => sdft_Mmult_re64_mult0001_submult_1_25_CYAND_10540,
      O => sdft_Mmult_re64_mult0001_submult_1_25_CYMUXFAST_10541
    );
  sdft_Mmult_re64_mult0001_submult_1_25_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X47Y71"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_1_25_CY0G_10536,
      IB => sdft_Mmult_re64_mult0001_submult_1_25_CYMUXF2_10537,
      SEL => sdft_Mmult_re64_mult0001_submult_1_25_CYSELG_10528,
      O => sdft_Mmult_re64_mult0001_submult_1_25_CYMUXG2_10538
    );
  sdft_Mmult_re64_mult0001_submult_1_25_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X47Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_9,
      O => sdft_Mmult_re64_mult0001_submult_1_25_CY0G_10536
    );
  sdft_Mmult_re64_mult0001_submult_1_25_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X47Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(26),
      O => sdft_Mmult_re64_mult0001_submult_1_25_CYSELG_10528
    );
  sdft_Mmult_re64_mult0001_submult_1_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_29_XORF_10626,
      O => sdft_Mmult_re64_mult0001_submult_1_29
    );
  sdft_Mmult_re64_mult0001_submult_1_29_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X47Y73"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_1_29_CYINIT_10625,
      I1 => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(29),
      O => sdft_Mmult_re64_mult0001_submult_1_29_XORF_10626
    );
  sdft_Mmult_re64_mult0001_submult_1_29_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X47Y73"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_1_29_CY0F_10624,
      IB => sdft_Mmult_re64_mult0001_submult_1_29_CYINIT_10625,
      SEL => sdft_Mmult_re64_mult0001_submult_1_29_CYSELF_10616,
      O => sdft_Mmult_re64_mult0001_submult_10_Madd_cy_29_Q
    );
  sdft_Mmult_re64_mult0001_submult_1_29_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X47Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_27_CYMUXFAST_10580,
      O => sdft_Mmult_re64_mult0001_submult_1_29_CYINIT_10625
    );
  sdft_Mmult_re64_mult0001_submult_1_29_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X47Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_12,
      O => sdft_Mmult_re64_mult0001_submult_1_29_CY0F_10624
    );
  sdft_Mmult_re64_mult0001_submult_1_29_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X47Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(29),
      O => sdft_Mmult_re64_mult0001_submult_1_29_CYSELF_10616
    );
  sdft_Mmult_re64_mult0001_submult_1_29_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X47Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_29_XORG_10613,
      O => sdft_Mmult_re64_mult0001_submult_1_30
    );
  sdft_Mmult_re64_mult0001_submult_1_29_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X47Y73"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_10_Madd_cy_29_Q,
      I1 => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(30),
      O => sdft_Mmult_re64_mult0001_submult_1_29_XORG_10613
    );
  sdft_im64_mult0001_17_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_17_XORF_10662,
      O => sdft_im64_mult0001(17)
    );
  sdft_im64_mult0001_17_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X44Y42"
    )
    port map (
      I0 => sdft_im64_mult0001_17_CYINIT_10661,
      I1 => sdft_Mmult_im64_mult00010_Madd_lut(17),
      O => sdft_im64_mult0001_17_XORF_10662
    );
  sdft_im64_mult0001_17_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X44Y42"
    )
    port map (
      IA => sdft_im64_mult0001_17_CY0F_10660,
      IB => sdft_im64_mult0001_17_CYINIT_10661,
      SEL => sdft_im64_mult0001_17_CYSELF_10652,
      O => sdft_Mmult_im64_mult00010_Madd_cy(17)
    );
  sdft_im64_mult0001_17_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X44Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_17_BXINV_10650,
      O => sdft_im64_mult0001_17_CYINIT_10661
    );
  sdft_im64_mult0001_17_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X44Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_0,
      O => sdft_im64_mult0001_17_CY0F_10660
    );
  sdft_im64_mult0001_17_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X44Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_lut(17),
      O => sdft_im64_mult0001_17_CYSELF_10652
    );
  sdft_im64_mult0001_17_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_im64_mult0001_17_BXINV_10650
    );
  sdft_im64_mult0001_17_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_17_XORG_10648,
      O => sdft_im64_mult0001(18)
    );
  sdft_im64_mult0001_17_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X44Y42"
    )
    port map (
      I0 => sdft_Mmult_im64_mult00010_Madd_cy(17),
      I1 => sdft_Mmult_im64_mult00010_Madd_lut(18),
      O => sdft_im64_mult0001_17_XORG_10648
    );
  sdft_im64_mult0001_17_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_17_CYMUXG_10647,
      O => sdft_Mmult_im64_mult00010_Madd_cy(18)
    );
  sdft_im64_mult0001_17_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X44Y42"
    )
    port map (
      IA => sdft_im64_mult0001_17_CY0G_10645,
      IB => sdft_Mmult_im64_mult00010_Madd_cy(17),
      SEL => sdft_im64_mult0001_17_CYSELG_10637,
      O => sdft_im64_mult0001_17_CYMUXG_10647
    );
  sdft_im64_mult0001_17_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X44Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_1,
      O => sdft_im64_mult0001_17_CY0G_10645
    );
  sdft_im64_mult0001_17_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X44Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_lut(18),
      O => sdft_im64_mult0001_17_CYSELG_10637
    );
  sdft_im64_mult0001_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_21_XORF_10740,
      O => sdft_im64_mult0001(21)
    );
  sdft_im64_mult0001_21_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X44Y44"
    )
    port map (
      I0 => sdft_im64_mult0001_21_CYINIT_10739,
      I1 => sdft_Mmult_im64_mult00010_Madd_lut(21),
      O => sdft_im64_mult0001_21_XORF_10740
    );
  sdft_im64_mult0001_21_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X44Y44"
    )
    port map (
      IA => sdft_im64_mult0001_21_CY0F_10738,
      IB => sdft_im64_mult0001_21_CYINIT_10739,
      SEL => sdft_im64_mult0001_21_CYSELF_10726,
      O => sdft_Mmult_im64_mult00010_Madd_cy(21)
    );
  sdft_im64_mult0001_21_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y44"
    )
    port map (
      IA => sdft_im64_mult0001_21_CY0F_10738,
      IB => sdft_im64_mult0001_21_CY0F_10738,
      SEL => sdft_im64_mult0001_21_CYSELF_10726,
      O => sdft_im64_mult0001_21_CYMUXF2_10721
    );
  sdft_im64_mult0001_21_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X44Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_cy(20),
      O => sdft_im64_mult0001_21_CYINIT_10739
    );
  sdft_im64_mult0001_21_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X44Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_4,
      O => sdft_im64_mult0001_21_CY0F_10738
    );
  sdft_im64_mult0001_21_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X44Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_lut(21),
      O => sdft_im64_mult0001_21_CYSELF_10726
    );
  sdft_im64_mult0001_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_21_XORG_10728,
      O => sdft_im64_mult0001(22)
    );
  sdft_im64_mult0001_21_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X44Y44"
    )
    port map (
      I0 => sdft_Mmult_im64_mult00010_Madd_cy(21),
      I1 => sdft_Mmult_im64_mult00010_Madd_lut(22),
      O => sdft_im64_mult0001_21_XORG_10728
    );
  sdft_im64_mult0001_21_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_21_CYMUXFAST_10725,
      O => sdft_Mmult_im64_mult00010_Madd_cy(22)
    );
  sdft_im64_mult0001_21_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X44Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_cy(20),
      O => sdft_im64_mult0001_21_FASTCARRY_10723
    );
  sdft_im64_mult0001_21_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X44Y44"
    )
    port map (
      I0 => sdft_im64_mult0001_21_CYSELG_10712,
      I1 => sdft_im64_mult0001_21_CYSELF_10726,
      O => sdft_im64_mult0001_21_CYAND_10724
    );
  sdft_im64_mult0001_21_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X44Y44"
    )
    port map (
      IA => sdft_im64_mult0001_21_CYMUXG2_10722,
      IB => sdft_im64_mult0001_21_FASTCARRY_10723,
      SEL => sdft_im64_mult0001_21_CYAND_10724,
      O => sdft_im64_mult0001_21_CYMUXFAST_10725
    );
  sdft_im64_mult0001_21_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y44"
    )
    port map (
      IA => sdft_im64_mult0001_21_CY0G_10720,
      IB => sdft_im64_mult0001_21_CYMUXF2_10721,
      SEL => sdft_im64_mult0001_21_CYSELG_10712,
      O => sdft_im64_mult0001_21_CYMUXG2_10722
    );
  sdft_im64_mult0001_21_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X44Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_5,
      O => sdft_im64_mult0001_21_CY0G_10720
    );
  sdft_im64_mult0001_21_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X44Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_lut(22),
      O => sdft_im64_mult0001_21_CYSELG_10712
    );
  sdft_im64_mult0001_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_19_XORF_10701,
      O => sdft_im64_mult0001(19)
    );
  sdft_im64_mult0001_19_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X44Y43"
    )
    port map (
      I0 => sdft_im64_mult0001_19_CYINIT_10700,
      I1 => sdft_Mmult_im64_mult00010_Madd_lut(19),
      O => sdft_im64_mult0001_19_XORF_10701
    );
  sdft_im64_mult0001_19_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X44Y43"
    )
    port map (
      IA => sdft_im64_mult0001_19_CY0F_10699,
      IB => sdft_im64_mult0001_19_CYINIT_10700,
      SEL => sdft_im64_mult0001_19_CYSELF_10687,
      O => sdft_Mmult_im64_mult00010_Madd_cy(19)
    );
  sdft_im64_mult0001_19_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y43"
    )
    port map (
      IA => sdft_im64_mult0001_19_CY0F_10699,
      IB => sdft_im64_mult0001_19_CY0F_10699,
      SEL => sdft_im64_mult0001_19_CYSELF_10687,
      O => sdft_im64_mult0001_19_CYMUXF2_10682
    );
  sdft_im64_mult0001_19_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X44Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_cy(18),
      O => sdft_im64_mult0001_19_CYINIT_10700
    );
  sdft_im64_mult0001_19_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X44Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_2,
      O => sdft_im64_mult0001_19_CY0F_10699
    );
  sdft_im64_mult0001_19_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X44Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_lut(19),
      O => sdft_im64_mult0001_19_CYSELF_10687
    );
  sdft_im64_mult0001_19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_19_XORG_10689,
      O => sdft_im64_mult0001(20)
    );
  sdft_im64_mult0001_19_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X44Y43"
    )
    port map (
      I0 => sdft_Mmult_im64_mult00010_Madd_cy(19),
      I1 => sdft_Mmult_im64_mult00010_Madd_lut(20),
      O => sdft_im64_mult0001_19_XORG_10689
    );
  sdft_im64_mult0001_19_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_19_CYMUXFAST_10686,
      O => sdft_Mmult_im64_mult00010_Madd_cy(20)
    );
  sdft_im64_mult0001_19_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X44Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_cy(18),
      O => sdft_im64_mult0001_19_FASTCARRY_10684
    );
  sdft_im64_mult0001_19_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X44Y43"
    )
    port map (
      I0 => sdft_im64_mult0001_19_CYSELG_10673,
      I1 => sdft_im64_mult0001_19_CYSELF_10687,
      O => sdft_im64_mult0001_19_CYAND_10685
    );
  sdft_im64_mult0001_19_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X44Y43"
    )
    port map (
      IA => sdft_im64_mult0001_19_CYMUXG2_10683,
      IB => sdft_im64_mult0001_19_FASTCARRY_10684,
      SEL => sdft_im64_mult0001_19_CYAND_10685,
      O => sdft_im64_mult0001_19_CYMUXFAST_10686
    );
  sdft_im64_mult0001_19_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y43"
    )
    port map (
      IA => sdft_im64_mult0001_19_CY0G_10681,
      IB => sdft_im64_mult0001_19_CYMUXF2_10682,
      SEL => sdft_im64_mult0001_19_CYSELG_10673,
      O => sdft_im64_mult0001_19_CYMUXG2_10683
    );
  sdft_im64_mult0001_19_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X44Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_3,
      O => sdft_im64_mult0001_19_CY0G_10681
    );
  sdft_im64_mult0001_19_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X44Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_lut(20),
      O => sdft_im64_mult0001_19_CYSELG_10673
    );
  sdft_Mmult_re64_mult0001_submult_0_17_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y63",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_17_XORF_11856,
      O => sdft_Mmult_re64_mult0001_submult_0_17
    );
  sdft_Mmult_re64_mult0001_submult_0_17_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y63"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_0_17_CYINIT_11855,
      I1 => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(17),
      O => sdft_Mmult_re64_mult0001_submult_0_17_XORF_11856
    );
  sdft_Mmult_re64_mult0001_submult_0_17_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y63"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_17_CY0F_11854,
      IB => sdft_Mmult_re64_mult0001_submult_0_17_CYINIT_11855,
      SEL => sdft_Mmult_re64_mult0001_submult_0_17_CYSELF_11846,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(17)
    );
  sdft_Mmult_re64_mult0001_submult_0_17_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y63",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_17_BXINV_11844,
      O => sdft_Mmult_re64_mult0001_submult_0_17_CYINIT_11855
    );
  sdft_Mmult_re64_mult0001_submult_0_17_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y63",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_0,
      O => sdft_Mmult_re64_mult0001_submult_0_17_CY0F_11854
    );
  sdft_Mmult_re64_mult0001_submult_0_17_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y63",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(17),
      O => sdft_Mmult_re64_mult0001_submult_0_17_CYSELF_11846
    );
  sdft_Mmult_re64_mult0001_submult_0_17_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y63",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0001_submult_0_17_BXINV_11844
    );
  sdft_Mmult_re64_mult0001_submult_0_17_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y63",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_17_XORG_11842,
      O => sdft_Mmult_re64_mult0001_submult_0_18
    );
  sdft_Mmult_re64_mult0001_submult_0_17_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y63"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(17),
      I1 => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(18),
      O => sdft_Mmult_re64_mult0001_submult_0_17_XORG_11842
    );
  sdft_Mmult_re64_mult0001_submult_0_17_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y63",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_17_CYMUXG_11841,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(18)
    );
  sdft_Mmult_re64_mult0001_submult_0_17_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X51Y63"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_17_CY0G_11839,
      IB => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(17),
      SEL => sdft_Mmult_re64_mult0001_submult_0_17_CYSELG_11831,
      O => sdft_Mmult_re64_mult0001_submult_0_17_CYMUXG_11841
    );
  sdft_Mmult_re64_mult0001_submult_0_17_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y63",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_1,
      O => sdft_Mmult_re64_mult0001_submult_0_17_CY0G_11839
    );
  sdft_Mmult_re64_mult0001_submult_0_17_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y63",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(18),
      O => sdft_Mmult_re64_mult0001_submult_0_17_CYSELG_11831
    );
  sdft_Mmult_re64_mult0001_submult_00_Madd_lut_24_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X51Y66"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_7,
      ADR1 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_24,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(24)
    );
  sdft_Mmult_re64_mult0001_submult_0_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y66",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_23_XORF_11973,
      O => sdft_Mmult_re64_mult0001_submult_0_23
    );
  sdft_Mmult_re64_mult0001_submult_0_23_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y66"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_0_23_CYINIT_11972,
      I1 => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(23),
      O => sdft_Mmult_re64_mult0001_submult_0_23_XORF_11973
    );
  sdft_Mmult_re64_mult0001_submult_0_23_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y66"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_23_CY0F_11971,
      IB => sdft_Mmult_re64_mult0001_submult_0_23_CYINIT_11972,
      SEL => sdft_Mmult_re64_mult0001_submult_0_23_CYSELF_11959,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(23)
    );
  sdft_Mmult_re64_mult0001_submult_0_23_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y66"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_23_CY0F_11971,
      IB => sdft_Mmult_re64_mult0001_submult_0_23_CY0F_11971,
      SEL => sdft_Mmult_re64_mult0001_submult_0_23_CYSELF_11959,
      O => sdft_Mmult_re64_mult0001_submult_0_23_CYMUXF2_11954
    );
  sdft_Mmult_re64_mult0001_submult_0_23_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y66",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(22),
      O => sdft_Mmult_re64_mult0001_submult_0_23_CYINIT_11972
    );
  sdft_Mmult_re64_mult0001_submult_0_23_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y66",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_6,
      O => sdft_Mmult_re64_mult0001_submult_0_23_CY0F_11971
    );
  sdft_Mmult_re64_mult0001_submult_0_23_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y66",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(23),
      O => sdft_Mmult_re64_mult0001_submult_0_23_CYSELF_11959
    );
  sdft_Mmult_re64_mult0001_submult_0_23_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y66",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_23_XORG_11961,
      O => sdft_Mmult_re64_mult0001_submult_0_24
    );
  sdft_Mmult_re64_mult0001_submult_0_23_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y66"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(23),
      I1 => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(24),
      O => sdft_Mmult_re64_mult0001_submult_0_23_XORG_11961
    );
  sdft_Mmult_re64_mult0001_submult_0_23_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y66",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_23_CYMUXFAST_11958,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(24)
    );
  sdft_Mmult_re64_mult0001_submult_0_23_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y66",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(22),
      O => sdft_Mmult_re64_mult0001_submult_0_23_FASTCARRY_11956
    );
  sdft_Mmult_re64_mult0001_submult_0_23_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y66"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_0_23_CYSELG_11945,
      I1 => sdft_Mmult_re64_mult0001_submult_0_23_CYSELF_11959,
      O => sdft_Mmult_re64_mult0001_submult_0_23_CYAND_11957
    );
  sdft_Mmult_re64_mult0001_submult_0_23_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y66"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_23_CYMUXG2_11955,
      IB => sdft_Mmult_re64_mult0001_submult_0_23_FASTCARRY_11956,
      SEL => sdft_Mmult_re64_mult0001_submult_0_23_CYAND_11957,
      O => sdft_Mmult_re64_mult0001_submult_0_23_CYMUXFAST_11958
    );
  sdft_Mmult_re64_mult0001_submult_0_23_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y66"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_23_CY0G_11953,
      IB => sdft_Mmult_re64_mult0001_submult_0_23_CYMUXF2_11954,
      SEL => sdft_Mmult_re64_mult0001_submult_0_23_CYSELG_11945,
      O => sdft_Mmult_re64_mult0001_submult_0_23_CYMUXG2_11955
    );
  sdft_Mmult_re64_mult0001_submult_0_23_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y66",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_7,
      O => sdft_Mmult_re64_mult0001_submult_0_23_CY0G_11953
    );
  sdft_Mmult_re64_mult0001_submult_0_23_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y66",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(24),
      O => sdft_Mmult_re64_mult0001_submult_0_23_CYSELG_11945
    );
  sdft_Mmult_re64_mult0001_submult_00_Madd_lut_19_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X51Y64"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_2,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_19,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(19)
    );
  sdft_Mmult_re64_mult0001_submult_0_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y64",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_19_XORF_11895,
      O => sdft_Mmult_re64_mult0001_submult_0_19
    );
  sdft_Mmult_re64_mult0001_submult_0_19_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y64"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_0_19_CYINIT_11894,
      I1 => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(19),
      O => sdft_Mmult_re64_mult0001_submult_0_19_XORF_11895
    );
  sdft_Mmult_re64_mult0001_submult_0_19_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y64"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_19_CY0F_11893,
      IB => sdft_Mmult_re64_mult0001_submult_0_19_CYINIT_11894,
      SEL => sdft_Mmult_re64_mult0001_submult_0_19_CYSELF_11881,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(19)
    );
  sdft_Mmult_re64_mult0001_submult_0_19_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y64"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_19_CY0F_11893,
      IB => sdft_Mmult_re64_mult0001_submult_0_19_CY0F_11893,
      SEL => sdft_Mmult_re64_mult0001_submult_0_19_CYSELF_11881,
      O => sdft_Mmult_re64_mult0001_submult_0_19_CYMUXF2_11876
    );
  sdft_Mmult_re64_mult0001_submult_0_19_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y64",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(18),
      O => sdft_Mmult_re64_mult0001_submult_0_19_CYINIT_11894
    );
  sdft_Mmult_re64_mult0001_submult_0_19_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y64",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_2,
      O => sdft_Mmult_re64_mult0001_submult_0_19_CY0F_11893
    );
  sdft_Mmult_re64_mult0001_submult_0_19_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y64",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(19),
      O => sdft_Mmult_re64_mult0001_submult_0_19_CYSELF_11881
    );
  sdft_Mmult_re64_mult0001_submult_0_19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y64",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_19_XORG_11883,
      O => sdft_Mmult_re64_mult0001_submult_0_20
    );
  sdft_Mmult_re64_mult0001_submult_0_19_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y64"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(19),
      I1 => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(20),
      O => sdft_Mmult_re64_mult0001_submult_0_19_XORG_11883
    );
  sdft_Mmult_re64_mult0001_submult_0_19_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y64",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_19_CYMUXFAST_11880,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(20)
    );
  sdft_Mmult_re64_mult0001_submult_0_19_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y64",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(18),
      O => sdft_Mmult_re64_mult0001_submult_0_19_FASTCARRY_11878
    );
  sdft_Mmult_re64_mult0001_submult_0_19_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y64"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_0_19_CYSELG_11867,
      I1 => sdft_Mmult_re64_mult0001_submult_0_19_CYSELF_11881,
      O => sdft_Mmult_re64_mult0001_submult_0_19_CYAND_11879
    );
  sdft_Mmult_re64_mult0001_submult_0_19_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y64"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_19_CYMUXG2_11877,
      IB => sdft_Mmult_re64_mult0001_submult_0_19_FASTCARRY_11878,
      SEL => sdft_Mmult_re64_mult0001_submult_0_19_CYAND_11879,
      O => sdft_Mmult_re64_mult0001_submult_0_19_CYMUXFAST_11880
    );
  sdft_Mmult_re64_mult0001_submult_0_19_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y64"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_19_CY0G_11875,
      IB => sdft_Mmult_re64_mult0001_submult_0_19_CYMUXF2_11876,
      SEL => sdft_Mmult_re64_mult0001_submult_0_19_CYSELG_11867,
      O => sdft_Mmult_re64_mult0001_submult_0_19_CYMUXG2_11877
    );
  sdft_Mmult_re64_mult0001_submult_0_19_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y64",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_3,
      O => sdft_Mmult_re64_mult0001_submult_0_19_CY0G_11875
    );
  sdft_Mmult_re64_mult0001_submult_0_19_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y64",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(20),
      O => sdft_Mmult_re64_mult0001_submult_0_19_CYSELG_11867
    );
  sdft_Mmult_re64_mult0001_submult_0_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_25_XORF_12012,
      O => sdft_Mmult_re64_mult0001_submult_0_25
    );
  sdft_Mmult_re64_mult0001_submult_0_25_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y67"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_0_25_CYINIT_12011,
      I1 => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(25),
      O => sdft_Mmult_re64_mult0001_submult_0_25_XORF_12012
    );
  sdft_Mmult_re64_mult0001_submult_0_25_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y67"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_25_CY0F_12010,
      IB => sdft_Mmult_re64_mult0001_submult_0_25_CYINIT_12011,
      SEL => sdft_Mmult_re64_mult0001_submult_0_25_CYSELF_11998,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(25)
    );
  sdft_Mmult_re64_mult0001_submult_0_25_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y67"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_25_CY0F_12010,
      IB => sdft_Mmult_re64_mult0001_submult_0_25_CY0F_12010,
      SEL => sdft_Mmult_re64_mult0001_submult_0_25_CYSELF_11998,
      O => sdft_Mmult_re64_mult0001_submult_0_25_CYMUXF2_11993
    );
  sdft_Mmult_re64_mult0001_submult_0_25_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(24),
      O => sdft_Mmult_re64_mult0001_submult_0_25_CYINIT_12011
    );
  sdft_Mmult_re64_mult0001_submult_0_25_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_8,
      O => sdft_Mmult_re64_mult0001_submult_0_25_CY0F_12010
    );
  sdft_Mmult_re64_mult0001_submult_0_25_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(25),
      O => sdft_Mmult_re64_mult0001_submult_0_25_CYSELF_11998
    );
  sdft_Mmult_re64_mult0001_submult_0_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_25_XORG_12000,
      O => sdft_Mmult_re64_mult0001_submult_0_26
    );
  sdft_Mmult_re64_mult0001_submult_0_25_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y67"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(25),
      I1 => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(26),
      O => sdft_Mmult_re64_mult0001_submult_0_25_XORG_12000
    );
  sdft_Mmult_re64_mult0001_submult_0_25_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_25_CYMUXFAST_11997,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(26)
    );
  sdft_Mmult_re64_mult0001_submult_0_25_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(24),
      O => sdft_Mmult_re64_mult0001_submult_0_25_FASTCARRY_11995
    );
  sdft_Mmult_re64_mult0001_submult_0_25_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y67"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_0_25_CYSELG_11984,
      I1 => sdft_Mmult_re64_mult0001_submult_0_25_CYSELF_11998,
      O => sdft_Mmult_re64_mult0001_submult_0_25_CYAND_11996
    );
  sdft_Mmult_re64_mult0001_submult_0_25_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y67"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_25_CYMUXG2_11994,
      IB => sdft_Mmult_re64_mult0001_submult_0_25_FASTCARRY_11995,
      SEL => sdft_Mmult_re64_mult0001_submult_0_25_CYAND_11996,
      O => sdft_Mmult_re64_mult0001_submult_0_25_CYMUXFAST_11997
    );
  sdft_Mmult_re64_mult0001_submult_0_25_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y67"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_25_CY0G_11992,
      IB => sdft_Mmult_re64_mult0001_submult_0_25_CYMUXF2_11993,
      SEL => sdft_Mmult_re64_mult0001_submult_0_25_CYSELG_11984,
      O => sdft_Mmult_re64_mult0001_submult_0_25_CYMUXG2_11994
    );
  sdft_Mmult_re64_mult0001_submult_0_25_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_9,
      O => sdft_Mmult_re64_mult0001_submult_0_25_CY0G_11992
    );
  sdft_Mmult_re64_mult0001_submult_0_25_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(26),
      O => sdft_Mmult_re64_mult0001_submult_0_25_CYSELG_11984
    );
  sdft_Mmult_im64_mult0001_submult_0_43_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_43_XORF_11766,
      O => sdft_Mmult_im64_mult0001_submult_0_43
    );
  sdft_Mmult_im64_mult0001_submult_0_43_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y55"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_0_43_CYINIT_11765,
      I1 => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(43),
      O => sdft_Mmult_im64_mult0001_submult_0_43_XORF_11766
    );
  sdft_Mmult_im64_mult0001_submult_0_43_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y55"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_43_CY0F_11764,
      IB => sdft_Mmult_im64_mult0001_submult_0_43_CYINIT_11765,
      SEL => sdft_Mmult_im64_mult0001_submult_0_43_CYSELF_11752,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(43)
    );
  sdft_Mmult_im64_mult0001_submult_0_43_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y55"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_43_CY0F_11764,
      IB => sdft_Mmult_im64_mult0001_submult_0_43_CY0F_11764,
      SEL => sdft_Mmult_im64_mult0001_submult_0_43_CYSELF_11752,
      O => sdft_Mmult_im64_mult0001_submult_0_43_CYMUXF2_11747
    );
  sdft_Mmult_im64_mult0001_submult_0_43_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(42),
      O => sdft_Mmult_im64_mult0001_submult_0_43_CYINIT_11765
    );
  sdft_Mmult_im64_mult0001_submult_0_43_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_26,
      O => sdft_Mmult_im64_mult0001_submult_0_43_CY0F_11764
    );
  sdft_Mmult_im64_mult0001_submult_0_43_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(43),
      O => sdft_Mmult_im64_mult0001_submult_0_43_CYSELF_11752
    );
  sdft_Mmult_im64_mult0001_submult_0_43_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_43_XORG_11754,
      O => sdft_Mmult_im64_mult0001_submult_0_44
    );
  sdft_Mmult_im64_mult0001_submult_0_43_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y55"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(43),
      I1 => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(44),
      O => sdft_Mmult_im64_mult0001_submult_0_43_XORG_11754
    );
  sdft_Mmult_im64_mult0001_submult_0_43_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_43_CYMUXFAST_11751,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(44)
    );
  sdft_Mmult_im64_mult0001_submult_0_43_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(42),
      O => sdft_Mmult_im64_mult0001_submult_0_43_FASTCARRY_11749
    );
  sdft_Mmult_im64_mult0001_submult_0_43_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y55"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_0_43_CYSELG_11738,
      I1 => sdft_Mmult_im64_mult0001_submult_0_43_CYSELF_11752,
      O => sdft_Mmult_im64_mult0001_submult_0_43_CYAND_11750
    );
  sdft_Mmult_im64_mult0001_submult_0_43_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y55"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_43_CYMUXG2_11748,
      IB => sdft_Mmult_im64_mult0001_submult_0_43_FASTCARRY_11749,
      SEL => sdft_Mmult_im64_mult0001_submult_0_43_CYAND_11750,
      O => sdft_Mmult_im64_mult0001_submult_0_43_CYMUXFAST_11751
    );
  sdft_Mmult_im64_mult0001_submult_0_43_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y55"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_43_CY0G_11746,
      IB => sdft_Mmult_im64_mult0001_submult_0_43_CYMUXF2_11747,
      SEL => sdft_Mmult_im64_mult0001_submult_0_43_CYSELG_11738,
      O => sdft_Mmult_im64_mult0001_submult_0_43_CYMUXG2_11748
    );
  sdft_Mmult_im64_mult0001_submult_0_43_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_27,
      O => sdft_Mmult_im64_mult0001_submult_0_43_CY0G_11746
    );
  sdft_Mmult_im64_mult0001_submult_0_43_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(44),
      O => sdft_Mmult_im64_mult0001_submult_0_43_CYSELG_11738
    );
  sdft_Mmult_im64_mult0001_submult_0_39_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_39_XORF_11688,
      O => sdft_Mmult_im64_mult0001_submult_0_39
    );
  sdft_Mmult_im64_mult0001_submult_0_39_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y53"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_0_39_CYINIT_11687,
      I1 => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(39),
      O => sdft_Mmult_im64_mult0001_submult_0_39_XORF_11688
    );
  sdft_Mmult_im64_mult0001_submult_0_39_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y53"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_39_CY0F_11686,
      IB => sdft_Mmult_im64_mult0001_submult_0_39_CYINIT_11687,
      SEL => sdft_Mmult_im64_mult0001_submult_0_39_CYSELF_11674,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(39)
    );
  sdft_Mmult_im64_mult0001_submult_0_39_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y53"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_39_CY0F_11686,
      IB => sdft_Mmult_im64_mult0001_submult_0_39_CY0F_11686,
      SEL => sdft_Mmult_im64_mult0001_submult_0_39_CYSELF_11674,
      O => sdft_Mmult_im64_mult0001_submult_0_39_CYMUXF2_11669
    );
  sdft_Mmult_im64_mult0001_submult_0_39_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(38),
      O => sdft_Mmult_im64_mult0001_submult_0_39_CYINIT_11687
    );
  sdft_Mmult_im64_mult0001_submult_0_39_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_22,
      O => sdft_Mmult_im64_mult0001_submult_0_39_CY0F_11686
    );
  sdft_Mmult_im64_mult0001_submult_0_39_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(39),
      O => sdft_Mmult_im64_mult0001_submult_0_39_CYSELF_11674
    );
  sdft_Mmult_im64_mult0001_submult_0_39_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_39_XORG_11676,
      O => sdft_Mmult_im64_mult0001_submult_0_40
    );
  sdft_Mmult_im64_mult0001_submult_0_39_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y53"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(39),
      I1 => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(40),
      O => sdft_Mmult_im64_mult0001_submult_0_39_XORG_11676
    );
  sdft_Mmult_im64_mult0001_submult_0_39_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_39_CYMUXFAST_11673,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(40)
    );
  sdft_Mmult_im64_mult0001_submult_0_39_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(38),
      O => sdft_Mmult_im64_mult0001_submult_0_39_FASTCARRY_11671
    );
  sdft_Mmult_im64_mult0001_submult_0_39_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y53"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_0_39_CYSELG_11660,
      I1 => sdft_Mmult_im64_mult0001_submult_0_39_CYSELF_11674,
      O => sdft_Mmult_im64_mult0001_submult_0_39_CYAND_11672
    );
  sdft_Mmult_im64_mult0001_submult_0_39_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y53"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_39_CYMUXG2_11670,
      IB => sdft_Mmult_im64_mult0001_submult_0_39_FASTCARRY_11671,
      SEL => sdft_Mmult_im64_mult0001_submult_0_39_CYAND_11672,
      O => sdft_Mmult_im64_mult0001_submult_0_39_CYMUXFAST_11673
    );
  sdft_Mmult_im64_mult0001_submult_0_39_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y53"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_39_CY0G_11668,
      IB => sdft_Mmult_im64_mult0001_submult_0_39_CYMUXF2_11669,
      SEL => sdft_Mmult_im64_mult0001_submult_0_39_CYSELG_11660,
      O => sdft_Mmult_im64_mult0001_submult_0_39_CYMUXG2_11670
    );
  sdft_Mmult_im64_mult0001_submult_0_39_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_23,
      O => sdft_Mmult_im64_mult0001_submult_0_39_CY0G_11668
    );
  sdft_Mmult_im64_mult0001_submult_0_39_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(40),
      O => sdft_Mmult_im64_mult0001_submult_0_39_CYSELG_11660
    );
  sdft_Mmult_re64_mult0001_submult_00_Madd_lut_17_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X51Y63"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_17,
      ADR1 => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(17)
    );
  sdft_Mmult_re64_mult0001_submult_00_Madd_lut_20_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X51Y64"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_3,
      ADR1 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_20,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(20)
    );
  sdft_Mmult_re64_mult0001_submult_00_Madd_lut_18_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X51Y63"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_1,
      ADR2 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_18,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(18)
    );
  sdft_Mmult_im64_mult0001_submult_0_41_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_41_XORF_11727,
      O => sdft_Mmult_im64_mult0001_submult_0_41
    );
  sdft_Mmult_im64_mult0001_submult_0_41_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y54"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_0_41_CYINIT_11726,
      I1 => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(41),
      O => sdft_Mmult_im64_mult0001_submult_0_41_XORF_11727
    );
  sdft_Mmult_im64_mult0001_submult_0_41_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y54"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_41_CY0F_11725,
      IB => sdft_Mmult_im64_mult0001_submult_0_41_CYINIT_11726,
      SEL => sdft_Mmult_im64_mult0001_submult_0_41_CYSELF_11713,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(41)
    );
  sdft_Mmult_im64_mult0001_submult_0_41_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y54"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_41_CY0F_11725,
      IB => sdft_Mmult_im64_mult0001_submult_0_41_CY0F_11725,
      SEL => sdft_Mmult_im64_mult0001_submult_0_41_CYSELF_11713,
      O => sdft_Mmult_im64_mult0001_submult_0_41_CYMUXF2_11708
    );
  sdft_Mmult_im64_mult0001_submult_0_41_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(40),
      O => sdft_Mmult_im64_mult0001_submult_0_41_CYINIT_11726
    );
  sdft_Mmult_im64_mult0001_submult_0_41_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_24,
      O => sdft_Mmult_im64_mult0001_submult_0_41_CY0F_11725
    );
  sdft_Mmult_im64_mult0001_submult_0_41_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(41),
      O => sdft_Mmult_im64_mult0001_submult_0_41_CYSELF_11713
    );
  sdft_Mmult_im64_mult0001_submult_0_41_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_41_XORG_11715,
      O => sdft_Mmult_im64_mult0001_submult_0_42
    );
  sdft_Mmult_im64_mult0001_submult_0_41_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y54"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(41),
      I1 => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(42),
      O => sdft_Mmult_im64_mult0001_submult_0_41_XORG_11715
    );
  sdft_Mmult_im64_mult0001_submult_0_41_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_41_CYMUXFAST_11712,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(42)
    );
  sdft_Mmult_im64_mult0001_submult_0_41_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(40),
      O => sdft_Mmult_im64_mult0001_submult_0_41_FASTCARRY_11710
    );
  sdft_Mmult_im64_mult0001_submult_0_41_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y54"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_0_41_CYSELG_11699,
      I1 => sdft_Mmult_im64_mult0001_submult_0_41_CYSELF_11713,
      O => sdft_Mmult_im64_mult0001_submult_0_41_CYAND_11711
    );
  sdft_Mmult_im64_mult0001_submult_0_41_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y54"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_41_CYMUXG2_11709,
      IB => sdft_Mmult_im64_mult0001_submult_0_41_FASTCARRY_11710,
      SEL => sdft_Mmult_im64_mult0001_submult_0_41_CYAND_11711,
      O => sdft_Mmult_im64_mult0001_submult_0_41_CYMUXFAST_11712
    );
  sdft_Mmult_im64_mult0001_submult_0_41_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y54"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_41_CY0G_11707,
      IB => sdft_Mmult_im64_mult0001_submult_0_41_CYMUXF2_11708,
      SEL => sdft_Mmult_im64_mult0001_submult_0_41_CYSELG_11699,
      O => sdft_Mmult_im64_mult0001_submult_0_41_CYMUXG2_11709
    );
  sdft_Mmult_im64_mult0001_submult_0_41_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_25,
      O => sdft_Mmult_im64_mult0001_submult_0_41_CY0G_11707
    );
  sdft_Mmult_im64_mult0001_submult_0_41_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(42),
      O => sdft_Mmult_im64_mult0001_submult_0_41_CYSELG_11699
    );
  sdft_Mmult_im64_mult0001_submult_0_47_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y57",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_47_XORF_11820,
      O => sdft_Mmult_im64_mult0001_submult_0_47
    );
  sdft_Mmult_im64_mult0001_submult_0_47_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y57"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_0_47_CYINIT_11819,
      I1 => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(47),
      O => sdft_Mmult_im64_mult0001_submult_0_47_XORF_11820
    );
  sdft_Mmult_im64_mult0001_submult_0_47_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y57",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_45_CYMUXFAST_11790,
      O => sdft_Mmult_im64_mult0001_submult_0_47_CYINIT_11819
    );
  sdft_Mmult_im64_mult0001_submult_0_45_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_45_XORF_11805,
      O => sdft_Mmult_im64_mult0001_submult_0_45
    );
  sdft_Mmult_im64_mult0001_submult_0_45_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y56"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_0_45_CYINIT_11804,
      I1 => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(45),
      O => sdft_Mmult_im64_mult0001_submult_0_45_XORF_11805
    );
  sdft_Mmult_im64_mult0001_submult_0_45_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y56"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_45_CY0F_11803,
      IB => sdft_Mmult_im64_mult0001_submult_0_45_CYINIT_11804,
      SEL => sdft_Mmult_im64_mult0001_submult_0_45_CYSELF_11791,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(45)
    );
  sdft_Mmult_im64_mult0001_submult_0_45_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y56"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_45_CY0F_11803,
      IB => sdft_Mmult_im64_mult0001_submult_0_45_CY0F_11803,
      SEL => sdft_Mmult_im64_mult0001_submult_0_45_CYSELF_11791,
      O => sdft_Mmult_im64_mult0001_submult_0_45_CYMUXF2_11786
    );
  sdft_Mmult_im64_mult0001_submult_0_45_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(44),
      O => sdft_Mmult_im64_mult0001_submult_0_45_CYINIT_11804
    );
  sdft_Mmult_im64_mult0001_submult_0_45_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_28,
      O => sdft_Mmult_im64_mult0001_submult_0_45_CY0F_11803
    );
  sdft_Mmult_im64_mult0001_submult_0_45_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(45),
      O => sdft_Mmult_im64_mult0001_submult_0_45_CYSELF_11791
    );
  sdft_Mmult_im64_mult0001_submult_0_45_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_45_XORG_11793,
      O => sdft_Mmult_im64_mult0001_submult_0_46
    );
  sdft_Mmult_im64_mult0001_submult_0_45_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y56"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(45),
      I1 => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(46),
      O => sdft_Mmult_im64_mult0001_submult_0_45_XORG_11793
    );
  sdft_Mmult_im64_mult0001_submult_0_45_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(44),
      O => sdft_Mmult_im64_mult0001_submult_0_45_FASTCARRY_11788
    );
  sdft_Mmult_im64_mult0001_submult_0_45_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y56"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_0_45_CYSELG_11777,
      I1 => sdft_Mmult_im64_mult0001_submult_0_45_CYSELF_11791,
      O => sdft_Mmult_im64_mult0001_submult_0_45_CYAND_11789
    );
  sdft_Mmult_im64_mult0001_submult_0_45_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y56"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_45_CYMUXG2_11787,
      IB => sdft_Mmult_im64_mult0001_submult_0_45_FASTCARRY_11788,
      SEL => sdft_Mmult_im64_mult0001_submult_0_45_CYAND_11789,
      O => sdft_Mmult_im64_mult0001_submult_0_45_CYMUXFAST_11790
    );
  sdft_Mmult_im64_mult0001_submult_0_45_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y56"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_45_CY0G_11785,
      IB => sdft_Mmult_im64_mult0001_submult_0_45_CYMUXF2_11786,
      SEL => sdft_Mmult_im64_mult0001_submult_0_45_CYSELG_11777,
      O => sdft_Mmult_im64_mult0001_submult_0_45_CYMUXG2_11787
    );
  sdft_Mmult_im64_mult0001_submult_0_45_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_29,
      O => sdft_Mmult_im64_mult0001_submult_0_45_CY0G_11785
    );
  sdft_Mmult_im64_mult0001_submult_0_45_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(46),
      O => sdft_Mmult_im64_mult0001_submult_0_45_CYSELG_11777
    );
  sdft_Mmult_re64_mult0001_submult_00_Madd_lut_22_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X51Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_5,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_22,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(22)
    );
  sdft_Mmult_re64_mult0001_submult_0_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y65",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_21_XORF_11934,
      O => sdft_Mmult_re64_mult0001_submult_0_21
    );
  sdft_Mmult_re64_mult0001_submult_0_21_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y65"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_0_21_CYINIT_11933,
      I1 => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(21),
      O => sdft_Mmult_re64_mult0001_submult_0_21_XORF_11934
    );
  sdft_Mmult_re64_mult0001_submult_0_21_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y65"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_21_CY0F_11932,
      IB => sdft_Mmult_re64_mult0001_submult_0_21_CYINIT_11933,
      SEL => sdft_Mmult_re64_mult0001_submult_0_21_CYSELF_11920,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(21)
    );
  sdft_Mmult_re64_mult0001_submult_0_21_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y65"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_21_CY0F_11932,
      IB => sdft_Mmult_re64_mult0001_submult_0_21_CY0F_11932,
      SEL => sdft_Mmult_re64_mult0001_submult_0_21_CYSELF_11920,
      O => sdft_Mmult_re64_mult0001_submult_0_21_CYMUXF2_11915
    );
  sdft_Mmult_re64_mult0001_submult_0_21_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y65",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(20),
      O => sdft_Mmult_re64_mult0001_submult_0_21_CYINIT_11933
    );
  sdft_Mmult_re64_mult0001_submult_0_21_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y65",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_4,
      O => sdft_Mmult_re64_mult0001_submult_0_21_CY0F_11932
    );
  sdft_Mmult_re64_mult0001_submult_0_21_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y65",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(21),
      O => sdft_Mmult_re64_mult0001_submult_0_21_CYSELF_11920
    );
  sdft_Mmult_re64_mult0001_submult_0_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y65",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_21_XORG_11922,
      O => sdft_Mmult_re64_mult0001_submult_0_22
    );
  sdft_Mmult_re64_mult0001_submult_0_21_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y65"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(21),
      I1 => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(22),
      O => sdft_Mmult_re64_mult0001_submult_0_21_XORG_11922
    );
  sdft_Mmult_re64_mult0001_submult_0_21_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y65",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_21_CYMUXFAST_11919,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(22)
    );
  sdft_Mmult_re64_mult0001_submult_0_21_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y65",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(20),
      O => sdft_Mmult_re64_mult0001_submult_0_21_FASTCARRY_11917
    );
  sdft_Mmult_re64_mult0001_submult_0_21_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y65"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_0_21_CYSELG_11906,
      I1 => sdft_Mmult_re64_mult0001_submult_0_21_CYSELF_11920,
      O => sdft_Mmult_re64_mult0001_submult_0_21_CYAND_11918
    );
  sdft_Mmult_re64_mult0001_submult_0_21_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y65"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_21_CYMUXG2_11916,
      IB => sdft_Mmult_re64_mult0001_submult_0_21_FASTCARRY_11917,
      SEL => sdft_Mmult_re64_mult0001_submult_0_21_CYAND_11918,
      O => sdft_Mmult_re64_mult0001_submult_0_21_CYMUXFAST_11919
    );
  sdft_Mmult_re64_mult0001_submult_0_21_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y65"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_21_CY0G_11914,
      IB => sdft_Mmult_re64_mult0001_submult_0_21_CYMUXF2_11915,
      SEL => sdft_Mmult_re64_mult0001_submult_0_21_CYSELG_11906,
      O => sdft_Mmult_re64_mult0001_submult_0_21_CYMUXG2_11916
    );
  sdft_Mmult_re64_mult0001_submult_0_21_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y65",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_5,
      O => sdft_Mmult_re64_mult0001_submult_0_21_CY0G_11914
    );
  sdft_Mmult_re64_mult0001_submult_0_21_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y65",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(22),
      O => sdft_Mmult_re64_mult0001_submult_0_21_CYSELG_11906
    );
  sdft_Mmult_re64_mult0001_submult_00_Madd_lut_40_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X51Y74"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_23,
      ADR2 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_35,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(40)
    );
  sdft_Mmult_re64_mult0001_submult_00_Madd_lut_39_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X51Y74"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_22,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_35,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(39)
    );
  sdft_Mmult_re64_mult0001_submult_0_39_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_39_XORF_12285,
      O => sdft_Mmult_re64_mult0001_submult_0_39
    );
  sdft_Mmult_re64_mult0001_submult_0_39_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y74"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_0_39_CYINIT_12284,
      I1 => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(39),
      O => sdft_Mmult_re64_mult0001_submult_0_39_XORF_12285
    );
  sdft_Mmult_re64_mult0001_submult_0_39_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y74"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_39_CY0F_12283,
      IB => sdft_Mmult_re64_mult0001_submult_0_39_CYINIT_12284,
      SEL => sdft_Mmult_re64_mult0001_submult_0_39_CYSELF_12271,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(39)
    );
  sdft_Mmult_re64_mult0001_submult_0_39_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y74"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_39_CY0F_12283,
      IB => sdft_Mmult_re64_mult0001_submult_0_39_CY0F_12283,
      SEL => sdft_Mmult_re64_mult0001_submult_0_39_CYSELF_12271,
      O => sdft_Mmult_re64_mult0001_submult_0_39_CYMUXF2_12266
    );
  sdft_Mmult_re64_mult0001_submult_0_39_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(38),
      O => sdft_Mmult_re64_mult0001_submult_0_39_CYINIT_12284
    );
  sdft_Mmult_re64_mult0001_submult_0_39_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_22,
      O => sdft_Mmult_re64_mult0001_submult_0_39_CY0F_12283
    );
  sdft_Mmult_re64_mult0001_submult_0_39_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(39),
      O => sdft_Mmult_re64_mult0001_submult_0_39_CYSELF_12271
    );
  sdft_Mmult_re64_mult0001_submult_0_39_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_39_XORG_12273,
      O => sdft_Mmult_re64_mult0001_submult_0_40
    );
  sdft_Mmult_re64_mult0001_submult_0_39_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y74"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(39),
      I1 => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(40),
      O => sdft_Mmult_re64_mult0001_submult_0_39_XORG_12273
    );
  sdft_Mmult_re64_mult0001_submult_0_39_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_39_CYMUXFAST_12270,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(40)
    );
  sdft_Mmult_re64_mult0001_submult_0_39_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(38),
      O => sdft_Mmult_re64_mult0001_submult_0_39_FASTCARRY_12268
    );
  sdft_Mmult_re64_mult0001_submult_0_39_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y74"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_0_39_CYSELG_12257,
      I1 => sdft_Mmult_re64_mult0001_submult_0_39_CYSELF_12271,
      O => sdft_Mmult_re64_mult0001_submult_0_39_CYAND_12269
    );
  sdft_Mmult_re64_mult0001_submult_0_39_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y74"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_39_CYMUXG2_12267,
      IB => sdft_Mmult_re64_mult0001_submult_0_39_FASTCARRY_12268,
      SEL => sdft_Mmult_re64_mult0001_submult_0_39_CYAND_12269,
      O => sdft_Mmult_re64_mult0001_submult_0_39_CYMUXFAST_12270
    );
  sdft_Mmult_re64_mult0001_submult_0_39_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y74"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_39_CY0G_12265,
      IB => sdft_Mmult_re64_mult0001_submult_0_39_CYMUXF2_12266,
      SEL => sdft_Mmult_re64_mult0001_submult_0_39_CYSELG_12257,
      O => sdft_Mmult_re64_mult0001_submult_0_39_CYMUXG2_12267
    );
  sdft_Mmult_re64_mult0001_submult_0_39_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_23,
      O => sdft_Mmult_re64_mult0001_submult_0_39_CY0G_12265
    );
  sdft_Mmult_re64_mult0001_submult_0_39_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(40),
      O => sdft_Mmult_re64_mult0001_submult_0_39_CYSELG_12257
    );
  sdft_Mmult_re64_mult0001_submult_00_Madd_lut_43_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X51Y76"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_26,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_35,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(43)
    );
  sdft_Mmult_re64_mult0001_submult_00_Madd_lut_44_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X51Y76"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_27,
      ADR2 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_35,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(44)
    );
  sdft_Mmult_re64_mult0001_submult_0_43_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_43_XORF_12363,
      O => sdft_Mmult_re64_mult0001_submult_0_43
    );
  sdft_Mmult_re64_mult0001_submult_0_43_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y76"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_0_43_CYINIT_12362,
      I1 => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(43),
      O => sdft_Mmult_re64_mult0001_submult_0_43_XORF_12363
    );
  sdft_Mmult_re64_mult0001_submult_0_43_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y76"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_43_CY0F_12361,
      IB => sdft_Mmult_re64_mult0001_submult_0_43_CYINIT_12362,
      SEL => sdft_Mmult_re64_mult0001_submult_0_43_CYSELF_12349,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(43)
    );
  sdft_Mmult_re64_mult0001_submult_0_43_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y76"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_43_CY0F_12361,
      IB => sdft_Mmult_re64_mult0001_submult_0_43_CY0F_12361,
      SEL => sdft_Mmult_re64_mult0001_submult_0_43_CYSELF_12349,
      O => sdft_Mmult_re64_mult0001_submult_0_43_CYMUXF2_12344
    );
  sdft_Mmult_re64_mult0001_submult_0_43_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(42),
      O => sdft_Mmult_re64_mult0001_submult_0_43_CYINIT_12362
    );
  sdft_Mmult_re64_mult0001_submult_0_43_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_26,
      O => sdft_Mmult_re64_mult0001_submult_0_43_CY0F_12361
    );
  sdft_Mmult_re64_mult0001_submult_0_43_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(43),
      O => sdft_Mmult_re64_mult0001_submult_0_43_CYSELF_12349
    );
  sdft_Mmult_re64_mult0001_submult_0_43_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_43_XORG_12351,
      O => sdft_Mmult_re64_mult0001_submult_0_44
    );
  sdft_Mmult_re64_mult0001_submult_0_43_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y76"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(43),
      I1 => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(44),
      O => sdft_Mmult_re64_mult0001_submult_0_43_XORG_12351
    );
  sdft_Mmult_re64_mult0001_submult_0_43_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_43_CYMUXFAST_12348,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(44)
    );
  sdft_Mmult_re64_mult0001_submult_0_43_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(42),
      O => sdft_Mmult_re64_mult0001_submult_0_43_FASTCARRY_12346
    );
  sdft_Mmult_re64_mult0001_submult_0_43_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y76"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_0_43_CYSELG_12335,
      I1 => sdft_Mmult_re64_mult0001_submult_0_43_CYSELF_12349,
      O => sdft_Mmult_re64_mult0001_submult_0_43_CYAND_12347
    );
  sdft_Mmult_re64_mult0001_submult_0_43_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y76"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_43_CYMUXG2_12345,
      IB => sdft_Mmult_re64_mult0001_submult_0_43_FASTCARRY_12346,
      SEL => sdft_Mmult_re64_mult0001_submult_0_43_CYAND_12347,
      O => sdft_Mmult_re64_mult0001_submult_0_43_CYMUXFAST_12348
    );
  sdft_Mmult_re64_mult0001_submult_0_43_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y76"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_43_CY0G_12343,
      IB => sdft_Mmult_re64_mult0001_submult_0_43_CYMUXF2_12344,
      SEL => sdft_Mmult_re64_mult0001_submult_0_43_CYSELG_12335,
      O => sdft_Mmult_re64_mult0001_submult_0_43_CYMUXG2_12345
    );
  sdft_Mmult_re64_mult0001_submult_0_43_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_27,
      O => sdft_Mmult_re64_mult0001_submult_0_43_CY0G_12343
    );
  sdft_Mmult_re64_mult0001_submult_0_43_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(44),
      O => sdft_Mmult_re64_mult0001_submult_0_43_CYSELG_12335
    );
  sdft_Mmult_re64_mult0001_submult_00_Madd_lut_36_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X51Y72"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_35,
      ADR1 => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_19,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(36)
    );
  sdft_Mmult_re64_mult0001_submult_0_35_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_35_XORF_12207,
      O => sdft_Mmult_re64_mult0001_submult_0_35
    );
  sdft_Mmult_re64_mult0001_submult_0_35_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y72"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_0_35_CYINIT_12206,
      I1 => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(35),
      O => sdft_Mmult_re64_mult0001_submult_0_35_XORF_12207
    );
  sdft_Mmult_re64_mult0001_submult_0_35_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y72"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_35_CY0F_12205,
      IB => sdft_Mmult_re64_mult0001_submult_0_35_CYINIT_12206,
      SEL => sdft_Mmult_re64_mult0001_submult_0_35_CYSELF_12193,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(35)
    );
  sdft_Mmult_re64_mult0001_submult_0_35_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y72"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_35_CY0F_12205,
      IB => sdft_Mmult_re64_mult0001_submult_0_35_CY0F_12205,
      SEL => sdft_Mmult_re64_mult0001_submult_0_35_CYSELF_12193,
      O => sdft_Mmult_re64_mult0001_submult_0_35_CYMUXF2_12188
    );
  sdft_Mmult_re64_mult0001_submult_0_35_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(34),
      O => sdft_Mmult_re64_mult0001_submult_0_35_CYINIT_12206
    );
  sdft_Mmult_re64_mult0001_submult_0_35_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_18,
      O => sdft_Mmult_re64_mult0001_submult_0_35_CY0F_12205
    );
  sdft_Mmult_re64_mult0001_submult_0_35_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(35),
      O => sdft_Mmult_re64_mult0001_submult_0_35_CYSELF_12193
    );
  sdft_Mmult_re64_mult0001_submult_0_35_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_35_XORG_12195,
      O => sdft_Mmult_re64_mult0001_submult_0_36
    );
  sdft_Mmult_re64_mult0001_submult_0_35_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y72"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(35),
      I1 => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(36),
      O => sdft_Mmult_re64_mult0001_submult_0_35_XORG_12195
    );
  sdft_Mmult_re64_mult0001_submult_0_35_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_35_CYMUXFAST_12192,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(36)
    );
  sdft_Mmult_re64_mult0001_submult_0_35_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(34),
      O => sdft_Mmult_re64_mult0001_submult_0_35_FASTCARRY_12190
    );
  sdft_Mmult_re64_mult0001_submult_0_35_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y72"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_0_35_CYSELG_12179,
      I1 => sdft_Mmult_re64_mult0001_submult_0_35_CYSELF_12193,
      O => sdft_Mmult_re64_mult0001_submult_0_35_CYAND_12191
    );
  sdft_Mmult_re64_mult0001_submult_0_35_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y72"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_35_CYMUXG2_12189,
      IB => sdft_Mmult_re64_mult0001_submult_0_35_FASTCARRY_12190,
      SEL => sdft_Mmult_re64_mult0001_submult_0_35_CYAND_12191,
      O => sdft_Mmult_re64_mult0001_submult_0_35_CYMUXFAST_12192
    );
  sdft_Mmult_re64_mult0001_submult_0_35_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y72"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_35_CY0G_12187,
      IB => sdft_Mmult_re64_mult0001_submult_0_35_CYMUXF2_12188,
      SEL => sdft_Mmult_re64_mult0001_submult_0_35_CYSELG_12179,
      O => sdft_Mmult_re64_mult0001_submult_0_35_CYMUXG2_12189
    );
  sdft_Mmult_re64_mult0001_submult_0_35_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_19,
      O => sdft_Mmult_re64_mult0001_submult_0_35_CY0G_12187
    );
  sdft_Mmult_re64_mult0001_submult_0_35_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(36),
      O => sdft_Mmult_re64_mult0001_submult_0_35_CYSELG_12179
    );
  sdft_Mmult_re64_mult0001_submult_0_31_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_31_XORF_12129,
      O => sdft_Mmult_re64_mult0001_submult_0_31
    );
  sdft_Mmult_re64_mult0001_submult_0_31_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y70"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_0_31_CYINIT_12128,
      I1 => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(31),
      O => sdft_Mmult_re64_mult0001_submult_0_31_XORF_12129
    );
  sdft_Mmult_re64_mult0001_submult_0_31_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y70"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_31_CY0F_12127,
      IB => sdft_Mmult_re64_mult0001_submult_0_31_CYINIT_12128,
      SEL => sdft_Mmult_re64_mult0001_submult_0_31_CYSELF_12115,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(31)
    );
  sdft_Mmult_re64_mult0001_submult_0_31_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y70"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_31_CY0F_12127,
      IB => sdft_Mmult_re64_mult0001_submult_0_31_CY0F_12127,
      SEL => sdft_Mmult_re64_mult0001_submult_0_31_CYSELF_12115,
      O => sdft_Mmult_re64_mult0001_submult_0_31_CYMUXF2_12110
    );
  sdft_Mmult_re64_mult0001_submult_0_31_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(30),
      O => sdft_Mmult_re64_mult0001_submult_0_31_CYINIT_12128
    );
  sdft_Mmult_re64_mult0001_submult_0_31_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_14,
      O => sdft_Mmult_re64_mult0001_submult_0_31_CY0F_12127
    );
  sdft_Mmult_re64_mult0001_submult_0_31_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(31),
      O => sdft_Mmult_re64_mult0001_submult_0_31_CYSELF_12115
    );
  sdft_Mmult_re64_mult0001_submult_0_31_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_31_XORG_12117,
      O => sdft_Mmult_re64_mult0001_submult_0_32
    );
  sdft_Mmult_re64_mult0001_submult_0_31_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y70"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(31),
      I1 => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(32),
      O => sdft_Mmult_re64_mult0001_submult_0_31_XORG_12117
    );
  sdft_Mmult_re64_mult0001_submult_0_31_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_31_CYMUXFAST_12114,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(32)
    );
  sdft_Mmult_re64_mult0001_submult_0_31_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(30),
      O => sdft_Mmult_re64_mult0001_submult_0_31_FASTCARRY_12112
    );
  sdft_Mmult_re64_mult0001_submult_0_31_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y70"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_0_31_CYSELG_12101,
      I1 => sdft_Mmult_re64_mult0001_submult_0_31_CYSELF_12115,
      O => sdft_Mmult_re64_mult0001_submult_0_31_CYAND_12113
    );
  sdft_Mmult_re64_mult0001_submult_0_31_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y70"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_31_CYMUXG2_12111,
      IB => sdft_Mmult_re64_mult0001_submult_0_31_FASTCARRY_12112,
      SEL => sdft_Mmult_re64_mult0001_submult_0_31_CYAND_12113,
      O => sdft_Mmult_re64_mult0001_submult_0_31_CYMUXFAST_12114
    );
  sdft_Mmult_re64_mult0001_submult_0_31_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y70"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_31_CY0G_12109,
      IB => sdft_Mmult_re64_mult0001_submult_0_31_CYMUXF2_12110,
      SEL => sdft_Mmult_re64_mult0001_submult_0_31_CYSELG_12101,
      O => sdft_Mmult_re64_mult0001_submult_0_31_CYMUXG2_12111
    );
  sdft_Mmult_re64_mult0001_submult_0_31_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_15,
      O => sdft_Mmult_re64_mult0001_submult_0_31_CY0G_12109
    );
  sdft_Mmult_re64_mult0001_submult_0_31_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(32),
      O => sdft_Mmult_re64_mult0001_submult_0_31_CYSELG_12101
    );
  sdft_Mmult_re64_mult0001_submult_00_Madd_lut_32_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X51Y70"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_15,
      ADR1 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_32,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(32)
    );
  sdft_Mmult_re64_mult0001_submult_0_33_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_33_XORF_12168,
      O => sdft_Mmult_re64_mult0001_submult_0_33
    );
  sdft_Mmult_re64_mult0001_submult_0_33_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y71"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_0_33_CYINIT_12167,
      I1 => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(33),
      O => sdft_Mmult_re64_mult0001_submult_0_33_XORF_12168
    );
  sdft_Mmult_re64_mult0001_submult_0_33_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y71"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_33_CY0F_12166,
      IB => sdft_Mmult_re64_mult0001_submult_0_33_CYINIT_12167,
      SEL => sdft_Mmult_re64_mult0001_submult_0_33_CYSELF_12154,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(33)
    );
  sdft_Mmult_re64_mult0001_submult_0_33_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y71"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_33_CY0F_12166,
      IB => sdft_Mmult_re64_mult0001_submult_0_33_CY0F_12166,
      SEL => sdft_Mmult_re64_mult0001_submult_0_33_CYSELF_12154,
      O => sdft_Mmult_re64_mult0001_submult_0_33_CYMUXF2_12149
    );
  sdft_Mmult_re64_mult0001_submult_0_33_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(32),
      O => sdft_Mmult_re64_mult0001_submult_0_33_CYINIT_12167
    );
  sdft_Mmult_re64_mult0001_submult_0_33_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_16,
      O => sdft_Mmult_re64_mult0001_submult_0_33_CY0F_12166
    );
  sdft_Mmult_re64_mult0001_submult_0_33_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(33),
      O => sdft_Mmult_re64_mult0001_submult_0_33_CYSELF_12154
    );
  sdft_Mmult_re64_mult0001_submult_0_33_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_33_XORG_12156,
      O => sdft_Mmult_re64_mult0001_submult_0_34
    );
  sdft_Mmult_re64_mult0001_submult_0_33_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y71"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(33),
      I1 => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(34),
      O => sdft_Mmult_re64_mult0001_submult_0_33_XORG_12156
    );
  sdft_Mmult_re64_mult0001_submult_0_33_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_33_CYMUXFAST_12153,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(34)
    );
  sdft_Mmult_re64_mult0001_submult_0_33_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(32),
      O => sdft_Mmult_re64_mult0001_submult_0_33_FASTCARRY_12151
    );
  sdft_Mmult_re64_mult0001_submult_0_33_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y71"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_0_33_CYSELG_12140,
      I1 => sdft_Mmult_re64_mult0001_submult_0_33_CYSELF_12154,
      O => sdft_Mmult_re64_mult0001_submult_0_33_CYAND_12152
    );
  sdft_Mmult_re64_mult0001_submult_0_33_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y71"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_33_CYMUXG2_12150,
      IB => sdft_Mmult_re64_mult0001_submult_0_33_FASTCARRY_12151,
      SEL => sdft_Mmult_re64_mult0001_submult_0_33_CYAND_12152,
      O => sdft_Mmult_re64_mult0001_submult_0_33_CYMUXFAST_12153
    );
  sdft_Mmult_re64_mult0001_submult_0_33_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y71"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_33_CY0G_12148,
      IB => sdft_Mmult_re64_mult0001_submult_0_33_CYMUXF2_12149,
      SEL => sdft_Mmult_re64_mult0001_submult_0_33_CYSELG_12140,
      O => sdft_Mmult_re64_mult0001_submult_0_33_CYMUXG2_12150
    );
  sdft_Mmult_re64_mult0001_submult_0_33_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_17,
      O => sdft_Mmult_re64_mult0001_submult_0_33_CY0G_12148
    );
  sdft_Mmult_re64_mult0001_submult_0_33_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(34),
      O => sdft_Mmult_re64_mult0001_submult_0_33_CYSELG_12140
    );
  sdft_Mmult_re64_mult0001_submult_00_Madd_lut_34_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X51Y71"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_17,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_34,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(34)
    );
  sdft_Mmult_re64_mult0001_submult_00_Madd_lut_26_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X51Y67"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_9,
      ADR1 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_26,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(26)
    );
  sdft_Mmult_re64_mult0001_submult_0_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_27_XORF_12051,
      O => sdft_Mmult_re64_mult0001_submult_0_27
    );
  sdft_Mmult_re64_mult0001_submult_0_27_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y68"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_0_27_CYINIT_12050,
      I1 => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(27),
      O => sdft_Mmult_re64_mult0001_submult_0_27_XORF_12051
    );
  sdft_Mmult_re64_mult0001_submult_0_27_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y68"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_27_CY0F_12049,
      IB => sdft_Mmult_re64_mult0001_submult_0_27_CYINIT_12050,
      SEL => sdft_Mmult_re64_mult0001_submult_0_27_CYSELF_12037,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(27)
    );
  sdft_Mmult_re64_mult0001_submult_0_27_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y68"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_27_CY0F_12049,
      IB => sdft_Mmult_re64_mult0001_submult_0_27_CY0F_12049,
      SEL => sdft_Mmult_re64_mult0001_submult_0_27_CYSELF_12037,
      O => sdft_Mmult_re64_mult0001_submult_0_27_CYMUXF2_12032
    );
  sdft_Mmult_re64_mult0001_submult_0_27_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(26),
      O => sdft_Mmult_re64_mult0001_submult_0_27_CYINIT_12050
    );
  sdft_Mmult_re64_mult0001_submult_0_27_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_10,
      O => sdft_Mmult_re64_mult0001_submult_0_27_CY0F_12049
    );
  sdft_Mmult_re64_mult0001_submult_0_27_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(27),
      O => sdft_Mmult_re64_mult0001_submult_0_27_CYSELF_12037
    );
  sdft_Mmult_re64_mult0001_submult_0_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_27_XORG_12039,
      O => sdft_Mmult_re64_mult0001_submult_0_28
    );
  sdft_Mmult_re64_mult0001_submult_0_27_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y68"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(27),
      I1 => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(28),
      O => sdft_Mmult_re64_mult0001_submult_0_27_XORG_12039
    );
  sdft_Mmult_re64_mult0001_submult_0_27_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_27_CYMUXFAST_12036,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(28)
    );
  sdft_Mmult_re64_mult0001_submult_0_27_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(26),
      O => sdft_Mmult_re64_mult0001_submult_0_27_FASTCARRY_12034
    );
  sdft_Mmult_re64_mult0001_submult_0_27_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y68"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_0_27_CYSELG_12023,
      I1 => sdft_Mmult_re64_mult0001_submult_0_27_CYSELF_12037,
      O => sdft_Mmult_re64_mult0001_submult_0_27_CYAND_12035
    );
  sdft_Mmult_re64_mult0001_submult_0_27_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y68"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_27_CYMUXG2_12033,
      IB => sdft_Mmult_re64_mult0001_submult_0_27_FASTCARRY_12034,
      SEL => sdft_Mmult_re64_mult0001_submult_0_27_CYAND_12035,
      O => sdft_Mmult_re64_mult0001_submult_0_27_CYMUXFAST_12036
    );
  sdft_Mmult_re64_mult0001_submult_0_27_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y68"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_27_CY0G_12031,
      IB => sdft_Mmult_re64_mult0001_submult_0_27_CYMUXF2_12032,
      SEL => sdft_Mmult_re64_mult0001_submult_0_27_CYSELG_12023,
      O => sdft_Mmult_re64_mult0001_submult_0_27_CYMUXG2_12033
    );
  sdft_Mmult_re64_mult0001_submult_0_27_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_11,
      O => sdft_Mmult_re64_mult0001_submult_0_27_CY0G_12031
    );
  sdft_Mmult_re64_mult0001_submult_0_27_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(28),
      O => sdft_Mmult_re64_mult0001_submult_0_27_CYSELG_12023
    );
  sdft_Mmult_re64_mult0001_submult_00_Madd_lut_37_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X51Y73"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_35,
      ADR1 => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_20,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(37)
    );
  sdft_Mmult_re64_mult0001_submult_0_37_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_37_XORF_12246,
      O => sdft_Mmult_re64_mult0001_submult_0_37
    );
  sdft_Mmult_re64_mult0001_submult_0_37_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y73"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_0_37_CYINIT_12245,
      I1 => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(37),
      O => sdft_Mmult_re64_mult0001_submult_0_37_XORF_12246
    );
  sdft_Mmult_re64_mult0001_submult_0_37_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y73"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_37_CY0F_12244,
      IB => sdft_Mmult_re64_mult0001_submult_0_37_CYINIT_12245,
      SEL => sdft_Mmult_re64_mult0001_submult_0_37_CYSELF_12232,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(37)
    );
  sdft_Mmult_re64_mult0001_submult_0_37_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y73"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_37_CY0F_12244,
      IB => sdft_Mmult_re64_mult0001_submult_0_37_CY0F_12244,
      SEL => sdft_Mmult_re64_mult0001_submult_0_37_CYSELF_12232,
      O => sdft_Mmult_re64_mult0001_submult_0_37_CYMUXF2_12227
    );
  sdft_Mmult_re64_mult0001_submult_0_37_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(36),
      O => sdft_Mmult_re64_mult0001_submult_0_37_CYINIT_12245
    );
  sdft_Mmult_re64_mult0001_submult_0_37_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_20,
      O => sdft_Mmult_re64_mult0001_submult_0_37_CY0F_12244
    );
  sdft_Mmult_re64_mult0001_submult_0_37_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(37),
      O => sdft_Mmult_re64_mult0001_submult_0_37_CYSELF_12232
    );
  sdft_Mmult_re64_mult0001_submult_0_37_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_37_XORG_12234,
      O => sdft_Mmult_re64_mult0001_submult_0_38
    );
  sdft_Mmult_re64_mult0001_submult_0_37_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y73"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(37),
      I1 => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(38),
      O => sdft_Mmult_re64_mult0001_submult_0_37_XORG_12234
    );
  sdft_Mmult_re64_mult0001_submult_0_37_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_37_CYMUXFAST_12231,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(38)
    );
  sdft_Mmult_re64_mult0001_submult_0_37_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(36),
      O => sdft_Mmult_re64_mult0001_submult_0_37_FASTCARRY_12229
    );
  sdft_Mmult_re64_mult0001_submult_0_37_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y73"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_0_37_CYSELG_12218,
      I1 => sdft_Mmult_re64_mult0001_submult_0_37_CYSELF_12232,
      O => sdft_Mmult_re64_mult0001_submult_0_37_CYAND_12230
    );
  sdft_Mmult_re64_mult0001_submult_0_37_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y73"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_37_CYMUXG2_12228,
      IB => sdft_Mmult_re64_mult0001_submult_0_37_FASTCARRY_12229,
      SEL => sdft_Mmult_re64_mult0001_submult_0_37_CYAND_12230,
      O => sdft_Mmult_re64_mult0001_submult_0_37_CYMUXFAST_12231
    );
  sdft_Mmult_re64_mult0001_submult_0_37_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y73"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_37_CY0G_12226,
      IB => sdft_Mmult_re64_mult0001_submult_0_37_CYMUXF2_12227,
      SEL => sdft_Mmult_re64_mult0001_submult_0_37_CYSELG_12218,
      O => sdft_Mmult_re64_mult0001_submult_0_37_CYMUXG2_12228
    );
  sdft_Mmult_re64_mult0001_submult_0_37_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_21,
      O => sdft_Mmult_re64_mult0001_submult_0_37_CY0G_12226
    );
  sdft_Mmult_re64_mult0001_submult_0_37_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(38),
      O => sdft_Mmult_re64_mult0001_submult_0_37_CYSELG_12218
    );
  sdft_Mmult_re64_mult0001_submult_00_Madd_lut_38_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X51Y73"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_35,
      ADR1 => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_21,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(38)
    );
  sdft_Mmult_re64_mult0001_submult_00_Madd_lut_28_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X51Y68"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_28,
      ADR1 => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_11,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(28)
    );
  sdft_Mmult_re64_mult0001_submult_00_Madd_lut_30_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X51Y69"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_13,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_30,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(30)
    );
  sdft_Mmult_re64_mult0001_submult_0_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_29_XORF_12090,
      O => sdft_Mmult_re64_mult0001_submult_0_29
    );
  sdft_Mmult_re64_mult0001_submult_0_29_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y69"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_0_29_CYINIT_12089,
      I1 => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(29),
      O => sdft_Mmult_re64_mult0001_submult_0_29_XORF_12090
    );
  sdft_Mmult_re64_mult0001_submult_0_29_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y69"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_29_CY0F_12088,
      IB => sdft_Mmult_re64_mult0001_submult_0_29_CYINIT_12089,
      SEL => sdft_Mmult_re64_mult0001_submult_0_29_CYSELF_12076,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(29)
    );
  sdft_Mmult_re64_mult0001_submult_0_29_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y69"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_29_CY0F_12088,
      IB => sdft_Mmult_re64_mult0001_submult_0_29_CY0F_12088,
      SEL => sdft_Mmult_re64_mult0001_submult_0_29_CYSELF_12076,
      O => sdft_Mmult_re64_mult0001_submult_0_29_CYMUXF2_12071
    );
  sdft_Mmult_re64_mult0001_submult_0_29_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(28),
      O => sdft_Mmult_re64_mult0001_submult_0_29_CYINIT_12089
    );
  sdft_Mmult_re64_mult0001_submult_0_29_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_12,
      O => sdft_Mmult_re64_mult0001_submult_0_29_CY0F_12088
    );
  sdft_Mmult_re64_mult0001_submult_0_29_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(29),
      O => sdft_Mmult_re64_mult0001_submult_0_29_CYSELF_12076
    );
  sdft_Mmult_re64_mult0001_submult_0_29_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_29_XORG_12078,
      O => sdft_Mmult_re64_mult0001_submult_0_30
    );
  sdft_Mmult_re64_mult0001_submult_0_29_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y69"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(29),
      I1 => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(30),
      O => sdft_Mmult_re64_mult0001_submult_0_29_XORG_12078
    );
  sdft_Mmult_re64_mult0001_submult_0_29_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_29_CYMUXFAST_12075,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(30)
    );
  sdft_Mmult_re64_mult0001_submult_0_29_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(28),
      O => sdft_Mmult_re64_mult0001_submult_0_29_FASTCARRY_12073
    );
  sdft_Mmult_re64_mult0001_submult_0_29_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y69"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_0_29_CYSELG_12062,
      I1 => sdft_Mmult_re64_mult0001_submult_0_29_CYSELF_12076,
      O => sdft_Mmult_re64_mult0001_submult_0_29_CYAND_12074
    );
  sdft_Mmult_re64_mult0001_submult_0_29_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y69"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_29_CYMUXG2_12072,
      IB => sdft_Mmult_re64_mult0001_submult_0_29_FASTCARRY_12073,
      SEL => sdft_Mmult_re64_mult0001_submult_0_29_CYAND_12074,
      O => sdft_Mmult_re64_mult0001_submult_0_29_CYMUXFAST_12075
    );
  sdft_Mmult_re64_mult0001_submult_0_29_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y69"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_29_CY0G_12070,
      IB => sdft_Mmult_re64_mult0001_submult_0_29_CYMUXF2_12071,
      SEL => sdft_Mmult_re64_mult0001_submult_0_29_CYSELG_12062,
      O => sdft_Mmult_re64_mult0001_submult_0_29_CYMUXG2_12072
    );
  sdft_Mmult_re64_mult0001_submult_0_29_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_13,
      O => sdft_Mmult_re64_mult0001_submult_0_29_CY0G_12070
    );
  sdft_Mmult_re64_mult0001_submult_0_29_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(30),
      O => sdft_Mmult_re64_mult0001_submult_0_29_CYSELG_12062
    );
  sdft_Mmult_re64_mult0001_submult_00_Madd_lut_42_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X51Y75"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_25,
      ADR2 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_35,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(42)
    );
  sdft_Mmult_re64_mult0001_submult_00_Madd_lut_41_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X51Y75"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_24,
      ADR2 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_35,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(41)
    );
  sdft_Mmult_re64_mult0001_submult_0_41_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_41_XORF_12324,
      O => sdft_Mmult_re64_mult0001_submult_0_41
    );
  sdft_Mmult_re64_mult0001_submult_0_41_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y75"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_0_41_CYINIT_12323,
      I1 => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(41),
      O => sdft_Mmult_re64_mult0001_submult_0_41_XORF_12324
    );
  sdft_Mmult_re64_mult0001_submult_0_41_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y75"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_41_CY0F_12322,
      IB => sdft_Mmult_re64_mult0001_submult_0_41_CYINIT_12323,
      SEL => sdft_Mmult_re64_mult0001_submult_0_41_CYSELF_12310,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(41)
    );
  sdft_Mmult_re64_mult0001_submult_0_41_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y75"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_41_CY0F_12322,
      IB => sdft_Mmult_re64_mult0001_submult_0_41_CY0F_12322,
      SEL => sdft_Mmult_re64_mult0001_submult_0_41_CYSELF_12310,
      O => sdft_Mmult_re64_mult0001_submult_0_41_CYMUXF2_12305
    );
  sdft_Mmult_re64_mult0001_submult_0_41_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(40),
      O => sdft_Mmult_re64_mult0001_submult_0_41_CYINIT_12323
    );
  sdft_Mmult_re64_mult0001_submult_0_41_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_24,
      O => sdft_Mmult_re64_mult0001_submult_0_41_CY0F_12322
    );
  sdft_Mmult_re64_mult0001_submult_0_41_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(41),
      O => sdft_Mmult_re64_mult0001_submult_0_41_CYSELF_12310
    );
  sdft_Mmult_re64_mult0001_submult_0_41_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_41_XORG_12312,
      O => sdft_Mmult_re64_mult0001_submult_0_42
    );
  sdft_Mmult_re64_mult0001_submult_0_41_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y75"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(41),
      I1 => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(42),
      O => sdft_Mmult_re64_mult0001_submult_0_41_XORG_12312
    );
  sdft_Mmult_re64_mult0001_submult_0_41_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_41_CYMUXFAST_12309,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(42)
    );
  sdft_Mmult_re64_mult0001_submult_0_41_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(40),
      O => sdft_Mmult_re64_mult0001_submult_0_41_FASTCARRY_12307
    );
  sdft_Mmult_re64_mult0001_submult_0_41_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y75"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_0_41_CYSELG_12296,
      I1 => sdft_Mmult_re64_mult0001_submult_0_41_CYSELF_12310,
      O => sdft_Mmult_re64_mult0001_submult_0_41_CYAND_12308
    );
  sdft_Mmult_re64_mult0001_submult_0_41_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y75"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_41_CYMUXG2_12306,
      IB => sdft_Mmult_re64_mult0001_submult_0_41_FASTCARRY_12307,
      SEL => sdft_Mmult_re64_mult0001_submult_0_41_CYAND_12308,
      O => sdft_Mmult_re64_mult0001_submult_0_41_CYMUXFAST_12309
    );
  sdft_Mmult_re64_mult0001_submult_0_41_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y75"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_41_CY0G_12304,
      IB => sdft_Mmult_re64_mult0001_submult_0_41_CYMUXF2_12305,
      SEL => sdft_Mmult_re64_mult0001_submult_0_41_CYSELG_12296,
      O => sdft_Mmult_re64_mult0001_submult_0_41_CYMUXG2_12306
    );
  sdft_Mmult_re64_mult0001_submult_0_41_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_25,
      O => sdft_Mmult_re64_mult0001_submult_0_41_CY0G_12304
    );
  sdft_Mmult_re64_mult0001_submult_0_41_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(42),
      O => sdft_Mmult_re64_mult0001_submult_0_41_CYSELG_12296
    );
  sdft_im64_mult0001_39_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_39_XORF_11091,
      O => sdft_im64_mult0001(39)
    );
  sdft_im64_mult0001_39_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X44Y53"
    )
    port map (
      I0 => sdft_im64_mult0001_39_CYINIT_11090,
      I1 => sdft_Mmult_im64_mult00010_Madd_lut(39),
      O => sdft_im64_mult0001_39_XORF_11091
    );
  sdft_im64_mult0001_39_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X44Y53"
    )
    port map (
      IA => sdft_im64_mult0001_39_CY0F_11089,
      IB => sdft_im64_mult0001_39_CYINIT_11090,
      SEL => sdft_im64_mult0001_39_CYSELF_11077,
      O => sdft_Mmult_im64_mult00010_Madd_cy(39)
    );
  sdft_im64_mult0001_39_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y53"
    )
    port map (
      IA => sdft_im64_mult0001_39_CY0F_11089,
      IB => sdft_im64_mult0001_39_CY0F_11089,
      SEL => sdft_im64_mult0001_39_CYSELF_11077,
      O => sdft_im64_mult0001_39_CYMUXF2_11072
    );
  sdft_im64_mult0001_39_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X44Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_cy(38),
      O => sdft_im64_mult0001_39_CYINIT_11090
    );
  sdft_im64_mult0001_39_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X44Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_22,
      O => sdft_im64_mult0001_39_CY0F_11089
    );
  sdft_im64_mult0001_39_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X44Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_lut(39),
      O => sdft_im64_mult0001_39_CYSELF_11077
    );
  sdft_im64_mult0001_39_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_39_XORG_11079,
      O => sdft_im64_mult0001(40)
    );
  sdft_im64_mult0001_39_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X44Y53"
    )
    port map (
      I0 => sdft_Mmult_im64_mult00010_Madd_cy(39),
      I1 => sdft_Mmult_im64_mult00010_Madd_lut(40),
      O => sdft_im64_mult0001_39_XORG_11079
    );
  sdft_im64_mult0001_39_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_39_CYMUXFAST_11076,
      O => sdft_Mmult_im64_mult00010_Madd_cy(40)
    );
  sdft_im64_mult0001_39_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X44Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_cy(38),
      O => sdft_im64_mult0001_39_FASTCARRY_11074
    );
  sdft_im64_mult0001_39_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X44Y53"
    )
    port map (
      I0 => sdft_im64_mult0001_39_CYSELG_11063,
      I1 => sdft_im64_mult0001_39_CYSELF_11077,
      O => sdft_im64_mult0001_39_CYAND_11075
    );
  sdft_im64_mult0001_39_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X44Y53"
    )
    port map (
      IA => sdft_im64_mult0001_39_CYMUXG2_11073,
      IB => sdft_im64_mult0001_39_FASTCARRY_11074,
      SEL => sdft_im64_mult0001_39_CYAND_11075,
      O => sdft_im64_mult0001_39_CYMUXFAST_11076
    );
  sdft_im64_mult0001_39_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y53"
    )
    port map (
      IA => sdft_im64_mult0001_39_CY0G_11071,
      IB => sdft_im64_mult0001_39_CYMUXF2_11072,
      SEL => sdft_im64_mult0001_39_CYSELG_11063,
      O => sdft_im64_mult0001_39_CYMUXG2_11073
    );
  sdft_im64_mult0001_39_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X44Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_23,
      O => sdft_im64_mult0001_39_CY0G_11071
    );
  sdft_im64_mult0001_39_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X44Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_lut(40),
      O => sdft_im64_mult0001_39_CYSELG_11063
    );
  sdft_im64_mult0001_33_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_33_XORF_10974,
      O => sdft_im64_mult0001(33)
    );
  sdft_im64_mult0001_33_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X44Y50"
    )
    port map (
      I0 => sdft_im64_mult0001_33_CYINIT_10973,
      I1 => sdft_Mmult_im64_mult00010_Madd_lut(33),
      O => sdft_im64_mult0001_33_XORF_10974
    );
  sdft_im64_mult0001_33_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X44Y50"
    )
    port map (
      IA => sdft_im64_mult0001_33_CY0F_10972,
      IB => sdft_im64_mult0001_33_CYINIT_10973,
      SEL => sdft_im64_mult0001_33_CYSELF_10960,
      O => sdft_Mmult_im64_mult00010_Madd_cy(33)
    );
  sdft_im64_mult0001_33_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y50"
    )
    port map (
      IA => sdft_im64_mult0001_33_CY0F_10972,
      IB => sdft_im64_mult0001_33_CY0F_10972,
      SEL => sdft_im64_mult0001_33_CYSELF_10960,
      O => sdft_im64_mult0001_33_CYMUXF2_10955
    );
  sdft_im64_mult0001_33_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X44Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_cy(32),
      O => sdft_im64_mult0001_33_CYINIT_10973
    );
  sdft_im64_mult0001_33_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X44Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_16,
      O => sdft_im64_mult0001_33_CY0F_10972
    );
  sdft_im64_mult0001_33_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X44Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_lut(33),
      O => sdft_im64_mult0001_33_CYSELF_10960
    );
  sdft_im64_mult0001_33_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_33_XORG_10962,
      O => sdft_im64_mult0001(34)
    );
  sdft_im64_mult0001_33_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X44Y50"
    )
    port map (
      I0 => sdft_Mmult_im64_mult00010_Madd_cy(33),
      I1 => sdft_Mmult_im64_mult00010_Madd_lut(34),
      O => sdft_im64_mult0001_33_XORG_10962
    );
  sdft_im64_mult0001_33_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_33_CYMUXFAST_10959,
      O => sdft_Mmult_im64_mult00010_Madd_cy(34)
    );
  sdft_im64_mult0001_33_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X44Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_cy(32),
      O => sdft_im64_mult0001_33_FASTCARRY_10957
    );
  sdft_im64_mult0001_33_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X44Y50"
    )
    port map (
      I0 => sdft_im64_mult0001_33_CYSELG_10946,
      I1 => sdft_im64_mult0001_33_CYSELF_10960,
      O => sdft_im64_mult0001_33_CYAND_10958
    );
  sdft_im64_mult0001_33_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X44Y50"
    )
    port map (
      IA => sdft_im64_mult0001_33_CYMUXG2_10956,
      IB => sdft_im64_mult0001_33_FASTCARRY_10957,
      SEL => sdft_im64_mult0001_33_CYAND_10958,
      O => sdft_im64_mult0001_33_CYMUXFAST_10959
    );
  sdft_im64_mult0001_33_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y50"
    )
    port map (
      IA => sdft_im64_mult0001_33_CY0G_10954,
      IB => sdft_im64_mult0001_33_CYMUXF2_10955,
      SEL => sdft_im64_mult0001_33_CYSELG_10946,
      O => sdft_im64_mult0001_33_CYMUXG2_10956
    );
  sdft_im64_mult0001_33_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X44Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_17,
      O => sdft_im64_mult0001_33_CY0G_10954
    );
  sdft_im64_mult0001_33_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X44Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_lut(34),
      O => sdft_im64_mult0001_33_CYSELG_10946
    );
  sdft_im64_mult0001_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_23_XORF_10779,
      O => sdft_im64_mult0001(23)
    );
  sdft_im64_mult0001_23_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X44Y45"
    )
    port map (
      I0 => sdft_im64_mult0001_23_CYINIT_10778,
      I1 => sdft_Mmult_im64_mult00010_Madd_lut(23),
      O => sdft_im64_mult0001_23_XORF_10779
    );
  sdft_im64_mult0001_23_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X44Y45"
    )
    port map (
      IA => sdft_im64_mult0001_23_CY0F_10777,
      IB => sdft_im64_mult0001_23_CYINIT_10778,
      SEL => sdft_im64_mult0001_23_CYSELF_10765,
      O => sdft_Mmult_im64_mult00010_Madd_cy(23)
    );
  sdft_im64_mult0001_23_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y45"
    )
    port map (
      IA => sdft_im64_mult0001_23_CY0F_10777,
      IB => sdft_im64_mult0001_23_CY0F_10777,
      SEL => sdft_im64_mult0001_23_CYSELF_10765,
      O => sdft_im64_mult0001_23_CYMUXF2_10760
    );
  sdft_im64_mult0001_23_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X44Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_cy(22),
      O => sdft_im64_mult0001_23_CYINIT_10778
    );
  sdft_im64_mult0001_23_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X44Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_6,
      O => sdft_im64_mult0001_23_CY0F_10777
    );
  sdft_im64_mult0001_23_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X44Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_lut(23),
      O => sdft_im64_mult0001_23_CYSELF_10765
    );
  sdft_im64_mult0001_23_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_23_XORG_10767,
      O => sdft_im64_mult0001(24)
    );
  sdft_im64_mult0001_23_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X44Y45"
    )
    port map (
      I0 => sdft_Mmult_im64_mult00010_Madd_cy(23),
      I1 => sdft_Mmult_im64_mult00010_Madd_lut(24),
      O => sdft_im64_mult0001_23_XORG_10767
    );
  sdft_im64_mult0001_23_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_23_CYMUXFAST_10764,
      O => sdft_Mmult_im64_mult00010_Madd_cy(24)
    );
  sdft_im64_mult0001_23_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X44Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_cy(22),
      O => sdft_im64_mult0001_23_FASTCARRY_10762
    );
  sdft_im64_mult0001_23_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X44Y45"
    )
    port map (
      I0 => sdft_im64_mult0001_23_CYSELG_10751,
      I1 => sdft_im64_mult0001_23_CYSELF_10765,
      O => sdft_im64_mult0001_23_CYAND_10763
    );
  sdft_im64_mult0001_23_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X44Y45"
    )
    port map (
      IA => sdft_im64_mult0001_23_CYMUXG2_10761,
      IB => sdft_im64_mult0001_23_FASTCARRY_10762,
      SEL => sdft_im64_mult0001_23_CYAND_10763,
      O => sdft_im64_mult0001_23_CYMUXFAST_10764
    );
  sdft_im64_mult0001_23_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y45"
    )
    port map (
      IA => sdft_im64_mult0001_23_CY0G_10759,
      IB => sdft_im64_mult0001_23_CYMUXF2_10760,
      SEL => sdft_im64_mult0001_23_CYSELG_10751,
      O => sdft_im64_mult0001_23_CYMUXG2_10761
    );
  sdft_im64_mult0001_23_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X44Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_7,
      O => sdft_im64_mult0001_23_CY0G_10759
    );
  sdft_im64_mult0001_23_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X44Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_lut(24),
      O => sdft_im64_mult0001_23_CYSELG_10751
    );
  sdft_im64_mult0001_37_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_37_XORF_11052,
      O => sdft_im64_mult0001(37)
    );
  sdft_im64_mult0001_37_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X44Y52"
    )
    port map (
      I0 => sdft_im64_mult0001_37_CYINIT_11051,
      I1 => sdft_Mmult_im64_mult00010_Madd_lut(37),
      O => sdft_im64_mult0001_37_XORF_11052
    );
  sdft_im64_mult0001_37_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X44Y52"
    )
    port map (
      IA => sdft_im64_mult0001_37_CY0F_11050,
      IB => sdft_im64_mult0001_37_CYINIT_11051,
      SEL => sdft_im64_mult0001_37_CYSELF_11038,
      O => sdft_Mmult_im64_mult00010_Madd_cy(37)
    );
  sdft_im64_mult0001_37_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y52"
    )
    port map (
      IA => sdft_im64_mult0001_37_CY0F_11050,
      IB => sdft_im64_mult0001_37_CY0F_11050,
      SEL => sdft_im64_mult0001_37_CYSELF_11038,
      O => sdft_im64_mult0001_37_CYMUXF2_11033
    );
  sdft_im64_mult0001_37_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X44Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_cy(36),
      O => sdft_im64_mult0001_37_CYINIT_11051
    );
  sdft_im64_mult0001_37_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X44Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_20,
      O => sdft_im64_mult0001_37_CY0F_11050
    );
  sdft_im64_mult0001_37_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X44Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_lut(37),
      O => sdft_im64_mult0001_37_CYSELF_11038
    );
  sdft_im64_mult0001_37_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_37_XORG_11040,
      O => sdft_im64_mult0001(38)
    );
  sdft_im64_mult0001_37_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X44Y52"
    )
    port map (
      I0 => sdft_Mmult_im64_mult00010_Madd_cy(37),
      I1 => sdft_Mmult_im64_mult00010_Madd_lut(38),
      O => sdft_im64_mult0001_37_XORG_11040
    );
  sdft_im64_mult0001_37_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_37_CYMUXFAST_11037,
      O => sdft_Mmult_im64_mult00010_Madd_cy(38)
    );
  sdft_im64_mult0001_37_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X44Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_cy(36),
      O => sdft_im64_mult0001_37_FASTCARRY_11035
    );
  sdft_im64_mult0001_37_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X44Y52"
    )
    port map (
      I0 => sdft_im64_mult0001_37_CYSELG_11024,
      I1 => sdft_im64_mult0001_37_CYSELF_11038,
      O => sdft_im64_mult0001_37_CYAND_11036
    );
  sdft_im64_mult0001_37_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X44Y52"
    )
    port map (
      IA => sdft_im64_mult0001_37_CYMUXG2_11034,
      IB => sdft_im64_mult0001_37_FASTCARRY_11035,
      SEL => sdft_im64_mult0001_37_CYAND_11036,
      O => sdft_im64_mult0001_37_CYMUXFAST_11037
    );
  sdft_im64_mult0001_37_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y52"
    )
    port map (
      IA => sdft_im64_mult0001_37_CY0G_11032,
      IB => sdft_im64_mult0001_37_CYMUXF2_11033,
      SEL => sdft_im64_mult0001_37_CYSELG_11024,
      O => sdft_im64_mult0001_37_CYMUXG2_11034
    );
  sdft_im64_mult0001_37_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X44Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_21,
      O => sdft_im64_mult0001_37_CY0G_11032
    );
  sdft_im64_mult0001_37_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X44Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_lut(38),
      O => sdft_im64_mult0001_37_CYSELG_11024
    );
  sdft_Mmult_re64_mult0001_submult_00_Madd_lut_23_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X51Y66"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_23,
      ADR1 => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_6,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(23)
    );
  sdft_im64_mult0001_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_29_XORF_10896,
      O => sdft_im64_mult0001(29)
    );
  sdft_im64_mult0001_29_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X44Y48"
    )
    port map (
      I0 => sdft_im64_mult0001_29_CYINIT_10895,
      I1 => sdft_Mmult_im64_mult00010_Madd_lut(29),
      O => sdft_im64_mult0001_29_XORF_10896
    );
  sdft_im64_mult0001_29_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X44Y48"
    )
    port map (
      IA => sdft_im64_mult0001_29_CY0F_10894,
      IB => sdft_im64_mult0001_29_CYINIT_10895,
      SEL => sdft_im64_mult0001_29_CYSELF_10882,
      O => sdft_Mmult_im64_mult00010_Madd_cy(29)
    );
  sdft_im64_mult0001_29_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y48"
    )
    port map (
      IA => sdft_im64_mult0001_29_CY0F_10894,
      IB => sdft_im64_mult0001_29_CY0F_10894,
      SEL => sdft_im64_mult0001_29_CYSELF_10882,
      O => sdft_im64_mult0001_29_CYMUXF2_10877
    );
  sdft_im64_mult0001_29_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X44Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_cy(28),
      O => sdft_im64_mult0001_29_CYINIT_10895
    );
  sdft_im64_mult0001_29_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X44Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_12,
      O => sdft_im64_mult0001_29_CY0F_10894
    );
  sdft_im64_mult0001_29_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X44Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_lut(29),
      O => sdft_im64_mult0001_29_CYSELF_10882
    );
  sdft_im64_mult0001_29_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_29_XORG_10884,
      O => sdft_im64_mult0001(30)
    );
  sdft_im64_mult0001_29_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X44Y48"
    )
    port map (
      I0 => sdft_Mmult_im64_mult00010_Madd_cy(29),
      I1 => sdft_Mmult_im64_mult00010_Madd_lut(30),
      O => sdft_im64_mult0001_29_XORG_10884
    );
  sdft_im64_mult0001_29_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_29_CYMUXFAST_10881,
      O => sdft_Mmult_im64_mult00010_Madd_cy(30)
    );
  sdft_im64_mult0001_29_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X44Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_cy(28),
      O => sdft_im64_mult0001_29_FASTCARRY_10879
    );
  sdft_im64_mult0001_29_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X44Y48"
    )
    port map (
      I0 => sdft_im64_mult0001_29_CYSELG_10868,
      I1 => sdft_im64_mult0001_29_CYSELF_10882,
      O => sdft_im64_mult0001_29_CYAND_10880
    );
  sdft_im64_mult0001_29_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X44Y48"
    )
    port map (
      IA => sdft_im64_mult0001_29_CYMUXG2_10878,
      IB => sdft_im64_mult0001_29_FASTCARRY_10879,
      SEL => sdft_im64_mult0001_29_CYAND_10880,
      O => sdft_im64_mult0001_29_CYMUXFAST_10881
    );
  sdft_im64_mult0001_29_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y48"
    )
    port map (
      IA => sdft_im64_mult0001_29_CY0G_10876,
      IB => sdft_im64_mult0001_29_CYMUXF2_10877,
      SEL => sdft_im64_mult0001_29_CYSELG_10868,
      O => sdft_im64_mult0001_29_CYMUXG2_10878
    );
  sdft_im64_mult0001_29_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X44Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_13,
      O => sdft_im64_mult0001_29_CY0G_10876
    );
  sdft_im64_mult0001_29_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X44Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_lut(30),
      O => sdft_im64_mult0001_29_CYSELG_10868
    );
  sdft_im64_mult0001_35_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_35_XORF_11013,
      O => sdft_im64_mult0001(35)
    );
  sdft_im64_mult0001_35_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X44Y51"
    )
    port map (
      I0 => sdft_im64_mult0001_35_CYINIT_11012,
      I1 => sdft_Mmult_im64_mult00010_Madd_lut(35),
      O => sdft_im64_mult0001_35_XORF_11013
    );
  sdft_im64_mult0001_35_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X44Y51"
    )
    port map (
      IA => sdft_im64_mult0001_35_CY0F_11011,
      IB => sdft_im64_mult0001_35_CYINIT_11012,
      SEL => sdft_im64_mult0001_35_CYSELF_10999,
      O => sdft_Mmult_im64_mult00010_Madd_cy(35)
    );
  sdft_im64_mult0001_35_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y51"
    )
    port map (
      IA => sdft_im64_mult0001_35_CY0F_11011,
      IB => sdft_im64_mult0001_35_CY0F_11011,
      SEL => sdft_im64_mult0001_35_CYSELF_10999,
      O => sdft_im64_mult0001_35_CYMUXF2_10994
    );
  sdft_im64_mult0001_35_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X44Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_cy(34),
      O => sdft_im64_mult0001_35_CYINIT_11012
    );
  sdft_im64_mult0001_35_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X44Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_18,
      O => sdft_im64_mult0001_35_CY0F_11011
    );
  sdft_im64_mult0001_35_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X44Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_lut(35),
      O => sdft_im64_mult0001_35_CYSELF_10999
    );
  sdft_im64_mult0001_35_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_35_XORG_11001,
      O => sdft_im64_mult0001(36)
    );
  sdft_im64_mult0001_35_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X44Y51"
    )
    port map (
      I0 => sdft_Mmult_im64_mult00010_Madd_cy(35),
      I1 => sdft_Mmult_im64_mult00010_Madd_lut(36),
      O => sdft_im64_mult0001_35_XORG_11001
    );
  sdft_im64_mult0001_35_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_35_CYMUXFAST_10998,
      O => sdft_Mmult_im64_mult00010_Madd_cy(36)
    );
  sdft_im64_mult0001_35_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X44Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_cy(34),
      O => sdft_im64_mult0001_35_FASTCARRY_10996
    );
  sdft_im64_mult0001_35_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X44Y51"
    )
    port map (
      I0 => sdft_im64_mult0001_35_CYSELG_10985,
      I1 => sdft_im64_mult0001_35_CYSELF_10999,
      O => sdft_im64_mult0001_35_CYAND_10997
    );
  sdft_im64_mult0001_35_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X44Y51"
    )
    port map (
      IA => sdft_im64_mult0001_35_CYMUXG2_10995,
      IB => sdft_im64_mult0001_35_FASTCARRY_10996,
      SEL => sdft_im64_mult0001_35_CYAND_10997,
      O => sdft_im64_mult0001_35_CYMUXFAST_10998
    );
  sdft_im64_mult0001_35_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y51"
    )
    port map (
      IA => sdft_im64_mult0001_35_CY0G_10993,
      IB => sdft_im64_mult0001_35_CYMUXF2_10994,
      SEL => sdft_im64_mult0001_35_CYSELG_10985,
      O => sdft_im64_mult0001_35_CYMUXG2_10995
    );
  sdft_im64_mult0001_35_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X44Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_19,
      O => sdft_im64_mult0001_35_CY0G_10993
    );
  sdft_im64_mult0001_35_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X44Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_lut(36),
      O => sdft_im64_mult0001_35_CYSELG_10985
    );
  sdft_im64_mult0001_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_27_XORF_10857,
      O => sdft_im64_mult0001(27)
    );
  sdft_im64_mult0001_27_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X44Y47"
    )
    port map (
      I0 => sdft_im64_mult0001_27_CYINIT_10856,
      I1 => sdft_Mmult_im64_mult00010_Madd_lut(27),
      O => sdft_im64_mult0001_27_XORF_10857
    );
  sdft_im64_mult0001_27_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X44Y47"
    )
    port map (
      IA => sdft_im64_mult0001_27_CY0F_10855,
      IB => sdft_im64_mult0001_27_CYINIT_10856,
      SEL => sdft_im64_mult0001_27_CYSELF_10843,
      O => sdft_Mmult_im64_mult00010_Madd_cy(27)
    );
  sdft_im64_mult0001_27_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y47"
    )
    port map (
      IA => sdft_im64_mult0001_27_CY0F_10855,
      IB => sdft_im64_mult0001_27_CY0F_10855,
      SEL => sdft_im64_mult0001_27_CYSELF_10843,
      O => sdft_im64_mult0001_27_CYMUXF2_10838
    );
  sdft_im64_mult0001_27_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X44Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_cy(26),
      O => sdft_im64_mult0001_27_CYINIT_10856
    );
  sdft_im64_mult0001_27_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X44Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_10,
      O => sdft_im64_mult0001_27_CY0F_10855
    );
  sdft_im64_mult0001_27_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X44Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_lut(27),
      O => sdft_im64_mult0001_27_CYSELF_10843
    );
  sdft_im64_mult0001_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_27_XORG_10845,
      O => sdft_im64_mult0001(28)
    );
  sdft_im64_mult0001_27_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X44Y47"
    )
    port map (
      I0 => sdft_Mmult_im64_mult00010_Madd_cy(27),
      I1 => sdft_Mmult_im64_mult00010_Madd_lut(28),
      O => sdft_im64_mult0001_27_XORG_10845
    );
  sdft_im64_mult0001_27_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_27_CYMUXFAST_10842,
      O => sdft_Mmult_im64_mult00010_Madd_cy(28)
    );
  sdft_im64_mult0001_27_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X44Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_cy(26),
      O => sdft_im64_mult0001_27_FASTCARRY_10840
    );
  sdft_im64_mult0001_27_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X44Y47"
    )
    port map (
      I0 => sdft_im64_mult0001_27_CYSELG_10829,
      I1 => sdft_im64_mult0001_27_CYSELF_10843,
      O => sdft_im64_mult0001_27_CYAND_10841
    );
  sdft_im64_mult0001_27_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X44Y47"
    )
    port map (
      IA => sdft_im64_mult0001_27_CYMUXG2_10839,
      IB => sdft_im64_mult0001_27_FASTCARRY_10840,
      SEL => sdft_im64_mult0001_27_CYAND_10841,
      O => sdft_im64_mult0001_27_CYMUXFAST_10842
    );
  sdft_im64_mult0001_27_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y47"
    )
    port map (
      IA => sdft_im64_mult0001_27_CY0G_10837,
      IB => sdft_im64_mult0001_27_CYMUXF2_10838,
      SEL => sdft_im64_mult0001_27_CYSELG_10829,
      O => sdft_im64_mult0001_27_CYMUXG2_10839
    );
  sdft_im64_mult0001_27_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X44Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_11,
      O => sdft_im64_mult0001_27_CY0G_10837
    );
  sdft_im64_mult0001_27_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X44Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_lut(28),
      O => sdft_im64_mult0001_27_CYSELG_10829
    );
  sdft_Mmult_re64_mult0001_submult_00_Madd_lut_21_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X51Y65"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_4,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_21,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(21)
    );
  sdft_im64_mult0001_41_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_41_XORF_11130,
      O => sdft_im64_mult0001(41)
    );
  sdft_im64_mult0001_41_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X44Y54"
    )
    port map (
      I0 => sdft_im64_mult0001_41_CYINIT_11129,
      I1 => sdft_Mmult_im64_mult00010_Madd_lut(41),
      O => sdft_im64_mult0001_41_XORF_11130
    );
  sdft_im64_mult0001_41_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X44Y54"
    )
    port map (
      IA => sdft_im64_mult0001_41_CY0F_11128,
      IB => sdft_im64_mult0001_41_CYINIT_11129,
      SEL => sdft_im64_mult0001_41_CYSELF_11116,
      O => sdft_Mmult_im64_mult00010_Madd_cy(41)
    );
  sdft_im64_mult0001_41_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y54"
    )
    port map (
      IA => sdft_im64_mult0001_41_CY0F_11128,
      IB => sdft_im64_mult0001_41_CY0F_11128,
      SEL => sdft_im64_mult0001_41_CYSELF_11116,
      O => sdft_im64_mult0001_41_CYMUXF2_11111
    );
  sdft_im64_mult0001_41_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X44Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_cy(40),
      O => sdft_im64_mult0001_41_CYINIT_11129
    );
  sdft_im64_mult0001_41_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X44Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_24,
      O => sdft_im64_mult0001_41_CY0F_11128
    );
  sdft_im64_mult0001_41_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X44Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_lut(41),
      O => sdft_im64_mult0001_41_CYSELF_11116
    );
  sdft_im64_mult0001_41_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_41_XORG_11118,
      O => sdft_im64_mult0001(42)
    );
  sdft_im64_mult0001_41_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X44Y54"
    )
    port map (
      I0 => sdft_Mmult_im64_mult00010_Madd_cy(41),
      I1 => sdft_Mmult_im64_mult00010_Madd_lut(42),
      O => sdft_im64_mult0001_41_XORG_11118
    );
  sdft_im64_mult0001_41_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_41_CYMUXFAST_11115,
      O => sdft_Mmult_im64_mult00010_Madd_cy(42)
    );
  sdft_im64_mult0001_41_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X44Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_cy(40),
      O => sdft_im64_mult0001_41_FASTCARRY_11113
    );
  sdft_im64_mult0001_41_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X44Y54"
    )
    port map (
      I0 => sdft_im64_mult0001_41_CYSELG_11102,
      I1 => sdft_im64_mult0001_41_CYSELF_11116,
      O => sdft_im64_mult0001_41_CYAND_11114
    );
  sdft_im64_mult0001_41_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X44Y54"
    )
    port map (
      IA => sdft_im64_mult0001_41_CYMUXG2_11112,
      IB => sdft_im64_mult0001_41_FASTCARRY_11113,
      SEL => sdft_im64_mult0001_41_CYAND_11114,
      O => sdft_im64_mult0001_41_CYMUXFAST_11115
    );
  sdft_im64_mult0001_41_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y54"
    )
    port map (
      IA => sdft_im64_mult0001_41_CY0G_11110,
      IB => sdft_im64_mult0001_41_CYMUXF2_11111,
      SEL => sdft_im64_mult0001_41_CYSELG_11102,
      O => sdft_im64_mult0001_41_CYMUXG2_11112
    );
  sdft_im64_mult0001_41_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X44Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_25,
      O => sdft_im64_mult0001_41_CY0G_11110
    );
  sdft_im64_mult0001_41_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X44Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_lut(42),
      O => sdft_im64_mult0001_41_CYSELG_11102
    );
  sdft_Mmult_re64_mult0001_submult_00_Madd_lut_25_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X51Y67"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_8,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_25,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(25)
    );
  sdft_im64_mult0001_31_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_31_XORF_10935,
      O => sdft_im64_mult0001(31)
    );
  sdft_im64_mult0001_31_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X44Y49"
    )
    port map (
      I0 => sdft_im64_mult0001_31_CYINIT_10934,
      I1 => sdft_Mmult_im64_mult00010_Madd_lut(31),
      O => sdft_im64_mult0001_31_XORF_10935
    );
  sdft_im64_mult0001_31_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X44Y49"
    )
    port map (
      IA => sdft_im64_mult0001_31_CY0F_10933,
      IB => sdft_im64_mult0001_31_CYINIT_10934,
      SEL => sdft_im64_mult0001_31_CYSELF_10921,
      O => sdft_Mmult_im64_mult00010_Madd_cy(31)
    );
  sdft_im64_mult0001_31_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y49"
    )
    port map (
      IA => sdft_im64_mult0001_31_CY0F_10933,
      IB => sdft_im64_mult0001_31_CY0F_10933,
      SEL => sdft_im64_mult0001_31_CYSELF_10921,
      O => sdft_im64_mult0001_31_CYMUXF2_10916
    );
  sdft_im64_mult0001_31_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X44Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_cy(30),
      O => sdft_im64_mult0001_31_CYINIT_10934
    );
  sdft_im64_mult0001_31_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X44Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_14,
      O => sdft_im64_mult0001_31_CY0F_10933
    );
  sdft_im64_mult0001_31_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X44Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_lut(31),
      O => sdft_im64_mult0001_31_CYSELF_10921
    );
  sdft_im64_mult0001_31_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_31_XORG_10923,
      O => sdft_im64_mult0001(32)
    );
  sdft_im64_mult0001_31_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X44Y49"
    )
    port map (
      I0 => sdft_Mmult_im64_mult00010_Madd_cy(31),
      I1 => sdft_Mmult_im64_mult00010_Madd_lut(32),
      O => sdft_im64_mult0001_31_XORG_10923
    );
  sdft_im64_mult0001_31_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_31_CYMUXFAST_10920,
      O => sdft_Mmult_im64_mult00010_Madd_cy(32)
    );
  sdft_im64_mult0001_31_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X44Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_cy(30),
      O => sdft_im64_mult0001_31_FASTCARRY_10918
    );
  sdft_im64_mult0001_31_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X44Y49"
    )
    port map (
      I0 => sdft_im64_mult0001_31_CYSELG_10907,
      I1 => sdft_im64_mult0001_31_CYSELF_10921,
      O => sdft_im64_mult0001_31_CYAND_10919
    );
  sdft_im64_mult0001_31_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X44Y49"
    )
    port map (
      IA => sdft_im64_mult0001_31_CYMUXG2_10917,
      IB => sdft_im64_mult0001_31_FASTCARRY_10918,
      SEL => sdft_im64_mult0001_31_CYAND_10919,
      O => sdft_im64_mult0001_31_CYMUXFAST_10920
    );
  sdft_im64_mult0001_31_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y49"
    )
    port map (
      IA => sdft_im64_mult0001_31_CY0G_10915,
      IB => sdft_im64_mult0001_31_CYMUXF2_10916,
      SEL => sdft_im64_mult0001_31_CYSELG_10907,
      O => sdft_im64_mult0001_31_CYMUXG2_10917
    );
  sdft_im64_mult0001_31_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X44Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_15,
      O => sdft_im64_mult0001_31_CY0G_10915
    );
  sdft_im64_mult0001_31_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X44Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_lut(32),
      O => sdft_im64_mult0001_31_CYSELG_10907
    );
  sdft_im64_mult0001_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_25_XORF_10818,
      O => sdft_im64_mult0001(25)
    );
  sdft_im64_mult0001_25_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X44Y46"
    )
    port map (
      I0 => sdft_im64_mult0001_25_CYINIT_10817,
      I1 => sdft_Mmult_im64_mult00010_Madd_lut(25),
      O => sdft_im64_mult0001_25_XORF_10818
    );
  sdft_im64_mult0001_25_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X44Y46"
    )
    port map (
      IA => sdft_im64_mult0001_25_CY0F_10816,
      IB => sdft_im64_mult0001_25_CYINIT_10817,
      SEL => sdft_im64_mult0001_25_CYSELF_10804,
      O => sdft_Mmult_im64_mult00010_Madd_cy(25)
    );
  sdft_im64_mult0001_25_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y46"
    )
    port map (
      IA => sdft_im64_mult0001_25_CY0F_10816,
      IB => sdft_im64_mult0001_25_CY0F_10816,
      SEL => sdft_im64_mult0001_25_CYSELF_10804,
      O => sdft_im64_mult0001_25_CYMUXF2_10799
    );
  sdft_im64_mult0001_25_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X44Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_cy(24),
      O => sdft_im64_mult0001_25_CYINIT_10817
    );
  sdft_im64_mult0001_25_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X44Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_8,
      O => sdft_im64_mult0001_25_CY0F_10816
    );
  sdft_im64_mult0001_25_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X44Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_lut(25),
      O => sdft_im64_mult0001_25_CYSELF_10804
    );
  sdft_im64_mult0001_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_25_XORG_10806,
      O => sdft_im64_mult0001(26)
    );
  sdft_im64_mult0001_25_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X44Y46"
    )
    port map (
      I0 => sdft_Mmult_im64_mult00010_Madd_cy(25),
      I1 => sdft_Mmult_im64_mult00010_Madd_lut(26),
      O => sdft_im64_mult0001_25_XORG_10806
    );
  sdft_im64_mult0001_25_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_25_CYMUXFAST_10803,
      O => sdft_Mmult_im64_mult00010_Madd_cy(26)
    );
  sdft_im64_mult0001_25_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X44Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_cy(24),
      O => sdft_im64_mult0001_25_FASTCARRY_10801
    );
  sdft_im64_mult0001_25_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X44Y46"
    )
    port map (
      I0 => sdft_im64_mult0001_25_CYSELG_10790,
      I1 => sdft_im64_mult0001_25_CYSELF_10804,
      O => sdft_im64_mult0001_25_CYAND_10802
    );
  sdft_im64_mult0001_25_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X44Y46"
    )
    port map (
      IA => sdft_im64_mult0001_25_CYMUXG2_10800,
      IB => sdft_im64_mult0001_25_FASTCARRY_10801,
      SEL => sdft_im64_mult0001_25_CYAND_10802,
      O => sdft_im64_mult0001_25_CYMUXFAST_10803
    );
  sdft_im64_mult0001_25_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y46"
    )
    port map (
      IA => sdft_im64_mult0001_25_CY0G_10798,
      IB => sdft_im64_mult0001_25_CYMUXF2_10799,
      SEL => sdft_im64_mult0001_25_CYSELG_10790,
      O => sdft_im64_mult0001_25_CYMUXG2_10800
    );
  sdft_im64_mult0001_25_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X44Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_9,
      O => sdft_im64_mult0001_25_CY0G_10798
    );
  sdft_im64_mult0001_25_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X44Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_lut(26),
      O => sdft_im64_mult0001_25_CYSELG_10790
    );
  sdft_Mmult_im64_mult0001_submult_0_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_25_XORF_11415,
      O => sdft_Mmult_im64_mult0001_submult_0_25
    );
  sdft_Mmult_im64_mult0001_submult_0_25_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y46"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_0_25_CYINIT_11414,
      I1 => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(25),
      O => sdft_Mmult_im64_mult0001_submult_0_25_XORF_11415
    );
  sdft_Mmult_im64_mult0001_submult_0_25_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y46"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_25_CY0F_11413,
      IB => sdft_Mmult_im64_mult0001_submult_0_25_CYINIT_11414,
      SEL => sdft_Mmult_im64_mult0001_submult_0_25_CYSELF_11401,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(25)
    );
  sdft_Mmult_im64_mult0001_submult_0_25_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y46"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_25_CY0F_11413,
      IB => sdft_Mmult_im64_mult0001_submult_0_25_CY0F_11413,
      SEL => sdft_Mmult_im64_mult0001_submult_0_25_CYSELF_11401,
      O => sdft_Mmult_im64_mult0001_submult_0_25_CYMUXF2_11396
    );
  sdft_Mmult_im64_mult0001_submult_0_25_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(24),
      O => sdft_Mmult_im64_mult0001_submult_0_25_CYINIT_11414
    );
  sdft_Mmult_im64_mult0001_submult_0_25_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_8,
      O => sdft_Mmult_im64_mult0001_submult_0_25_CY0F_11413
    );
  sdft_Mmult_im64_mult0001_submult_0_25_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(25),
      O => sdft_Mmult_im64_mult0001_submult_0_25_CYSELF_11401
    );
  sdft_Mmult_im64_mult0001_submult_0_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_25_XORG_11403,
      O => sdft_Mmult_im64_mult0001_submult_0_26
    );
  sdft_Mmult_im64_mult0001_submult_0_25_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y46"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(25),
      I1 => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(26),
      O => sdft_Mmult_im64_mult0001_submult_0_25_XORG_11403
    );
  sdft_Mmult_im64_mult0001_submult_0_25_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_25_CYMUXFAST_11400,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(26)
    );
  sdft_Mmult_im64_mult0001_submult_0_25_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(24),
      O => sdft_Mmult_im64_mult0001_submult_0_25_FASTCARRY_11398
    );
  sdft_Mmult_im64_mult0001_submult_0_25_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y46"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_0_25_CYSELG_11387,
      I1 => sdft_Mmult_im64_mult0001_submult_0_25_CYSELF_11401,
      O => sdft_Mmult_im64_mult0001_submult_0_25_CYAND_11399
    );
  sdft_Mmult_im64_mult0001_submult_0_25_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y46"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_25_CYMUXG2_11397,
      IB => sdft_Mmult_im64_mult0001_submult_0_25_FASTCARRY_11398,
      SEL => sdft_Mmult_im64_mult0001_submult_0_25_CYAND_11399,
      O => sdft_Mmult_im64_mult0001_submult_0_25_CYMUXFAST_11400
    );
  sdft_Mmult_im64_mult0001_submult_0_25_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y46"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_25_CY0G_11395,
      IB => sdft_Mmult_im64_mult0001_submult_0_25_CYMUXF2_11396,
      SEL => sdft_Mmult_im64_mult0001_submult_0_25_CYSELG_11387,
      O => sdft_Mmult_im64_mult0001_submult_0_25_CYMUXG2_11397
    );
  sdft_Mmult_im64_mult0001_submult_0_25_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_9,
      O => sdft_Mmult_im64_mult0001_submult_0_25_CY0G_11395
    );
  sdft_Mmult_im64_mult0001_submult_0_25_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(26),
      O => sdft_Mmult_im64_mult0001_submult_0_25_CYSELG_11387
    );
  sdft_Mmult_im64_mult0001_submult_0_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_27_XORF_11454,
      O => sdft_Mmult_im64_mult0001_submult_0_27
    );
  sdft_Mmult_im64_mult0001_submult_0_27_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y47"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_0_27_CYINIT_11453,
      I1 => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(27),
      O => sdft_Mmult_im64_mult0001_submult_0_27_XORF_11454
    );
  sdft_Mmult_im64_mult0001_submult_0_27_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y47"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_27_CY0F_11452,
      IB => sdft_Mmult_im64_mult0001_submult_0_27_CYINIT_11453,
      SEL => sdft_Mmult_im64_mult0001_submult_0_27_CYSELF_11440,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(27)
    );
  sdft_Mmult_im64_mult0001_submult_0_27_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y47"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_27_CY0F_11452,
      IB => sdft_Mmult_im64_mult0001_submult_0_27_CY0F_11452,
      SEL => sdft_Mmult_im64_mult0001_submult_0_27_CYSELF_11440,
      O => sdft_Mmult_im64_mult0001_submult_0_27_CYMUXF2_11435
    );
  sdft_Mmult_im64_mult0001_submult_0_27_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(26),
      O => sdft_Mmult_im64_mult0001_submult_0_27_CYINIT_11453
    );
  sdft_Mmult_im64_mult0001_submult_0_27_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_10,
      O => sdft_Mmult_im64_mult0001_submult_0_27_CY0F_11452
    );
  sdft_Mmult_im64_mult0001_submult_0_27_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(27),
      O => sdft_Mmult_im64_mult0001_submult_0_27_CYSELF_11440
    );
  sdft_Mmult_im64_mult0001_submult_0_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_27_XORG_11442,
      O => sdft_Mmult_im64_mult0001_submult_0_28
    );
  sdft_Mmult_im64_mult0001_submult_0_27_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y47"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(27),
      I1 => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(28),
      O => sdft_Mmult_im64_mult0001_submult_0_27_XORG_11442
    );
  sdft_Mmult_im64_mult0001_submult_0_27_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_27_CYMUXFAST_11439,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(28)
    );
  sdft_Mmult_im64_mult0001_submult_0_27_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(26),
      O => sdft_Mmult_im64_mult0001_submult_0_27_FASTCARRY_11437
    );
  sdft_Mmult_im64_mult0001_submult_0_27_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y47"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_0_27_CYSELG_11426,
      I1 => sdft_Mmult_im64_mult0001_submult_0_27_CYSELF_11440,
      O => sdft_Mmult_im64_mult0001_submult_0_27_CYAND_11438
    );
  sdft_Mmult_im64_mult0001_submult_0_27_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y47"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_27_CYMUXG2_11436,
      IB => sdft_Mmult_im64_mult0001_submult_0_27_FASTCARRY_11437,
      SEL => sdft_Mmult_im64_mult0001_submult_0_27_CYAND_11438,
      O => sdft_Mmult_im64_mult0001_submult_0_27_CYMUXFAST_11439
    );
  sdft_Mmult_im64_mult0001_submult_0_27_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y47"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_27_CY0G_11434,
      IB => sdft_Mmult_im64_mult0001_submult_0_27_CYMUXF2_11435,
      SEL => sdft_Mmult_im64_mult0001_submult_0_27_CYSELG_11426,
      O => sdft_Mmult_im64_mult0001_submult_0_27_CYMUXG2_11436
    );
  sdft_Mmult_im64_mult0001_submult_0_27_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_11,
      O => sdft_Mmult_im64_mult0001_submult_0_27_CY0G_11434
    );
  sdft_Mmult_im64_mult0001_submult_0_27_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(28),
      O => sdft_Mmult_im64_mult0001_submult_0_27_CYSELG_11426
    );
  sdft_Mmult_re64_mult0001_submult_00_Madd_lut_31_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X51Y70"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_14,
      ADR1 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_31,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(31)
    );
  sdft_im64_mult0001_43_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_43_XORF_11169,
      O => sdft_im64_mult0001(43)
    );
  sdft_im64_mult0001_43_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X44Y55"
    )
    port map (
      I0 => sdft_im64_mult0001_43_CYINIT_11168,
      I1 => sdft_Mmult_im64_mult00010_Madd_lut(43),
      O => sdft_im64_mult0001_43_XORF_11169
    );
  sdft_im64_mult0001_43_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X44Y55"
    )
    port map (
      IA => sdft_im64_mult0001_43_CY0F_11167,
      IB => sdft_im64_mult0001_43_CYINIT_11168,
      SEL => sdft_im64_mult0001_43_CYSELF_11155,
      O => sdft_Mmult_im64_mult00010_Madd_cy(43)
    );
  sdft_im64_mult0001_43_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y55"
    )
    port map (
      IA => sdft_im64_mult0001_43_CY0F_11167,
      IB => sdft_im64_mult0001_43_CY0F_11167,
      SEL => sdft_im64_mult0001_43_CYSELF_11155,
      O => sdft_im64_mult0001_43_CYMUXF2_11150
    );
  sdft_im64_mult0001_43_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X44Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_cy(42),
      O => sdft_im64_mult0001_43_CYINIT_11168
    );
  sdft_im64_mult0001_43_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X44Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_26,
      O => sdft_im64_mult0001_43_CY0F_11167
    );
  sdft_im64_mult0001_43_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X44Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_lut(43),
      O => sdft_im64_mult0001_43_CYSELF_11155
    );
  sdft_im64_mult0001_43_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_43_XORG_11157,
      O => sdft_im64_mult0001(44)
    );
  sdft_im64_mult0001_43_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X44Y55"
    )
    port map (
      I0 => sdft_Mmult_im64_mult00010_Madd_cy(43),
      I1 => sdft_Mmult_im64_mult00010_Madd_lut(44),
      O => sdft_im64_mult0001_43_XORG_11157
    );
  sdft_im64_mult0001_43_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_43_CYMUXFAST_11154,
      O => sdft_Mmult_im64_mult00010_Madd_cy(44)
    );
  sdft_im64_mult0001_43_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X44Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_cy(42),
      O => sdft_im64_mult0001_43_FASTCARRY_11152
    );
  sdft_im64_mult0001_43_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X44Y55"
    )
    port map (
      I0 => sdft_im64_mult0001_43_CYSELG_11141,
      I1 => sdft_im64_mult0001_43_CYSELF_11155,
      O => sdft_im64_mult0001_43_CYAND_11153
    );
  sdft_im64_mult0001_43_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X44Y55"
    )
    port map (
      IA => sdft_im64_mult0001_43_CYMUXG2_11151,
      IB => sdft_im64_mult0001_43_FASTCARRY_11152,
      SEL => sdft_im64_mult0001_43_CYAND_11153,
      O => sdft_im64_mult0001_43_CYMUXFAST_11154
    );
  sdft_im64_mult0001_43_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y55"
    )
    port map (
      IA => sdft_im64_mult0001_43_CY0G_11149,
      IB => sdft_im64_mult0001_43_CYMUXF2_11150,
      SEL => sdft_im64_mult0001_43_CYSELG_11141,
      O => sdft_im64_mult0001_43_CYMUXG2_11151
    );
  sdft_im64_mult0001_43_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X44Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_27,
      O => sdft_im64_mult0001_43_CY0G_11149
    );
  sdft_im64_mult0001_43_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X44Y55",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_lut(44),
      O => sdft_im64_mult0001_43_CYSELG_11141
    );
  sdft_im64_mult0001_47_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y57",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_47_XORF_11223,
      O => sdft_im64_mult0001(47)
    );
  sdft_im64_mult0001_47_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X44Y57"
    )
    port map (
      I0 => sdft_im64_mult0001_47_CYINIT_11222,
      I1 => sdft_Mmult_im64_mult00010_Madd_lut(47),
      O => sdft_im64_mult0001_47_XORF_11223
    );
  sdft_im64_mult0001_47_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X44Y57",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_45_CYMUXFAST_11193,
      O => sdft_im64_mult0001_47_CYINIT_11222
    );
  sdft_Mmult_re64_mult0001_submult_00_Madd_lut_27_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X51Y68"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_10,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_27,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(27)
    );
  sdft_im64_mult0001_45_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_45_XORF_11208,
      O => sdft_im64_mult0001(45)
    );
  sdft_im64_mult0001_45_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X44Y56"
    )
    port map (
      I0 => sdft_im64_mult0001_45_CYINIT_11207,
      I1 => sdft_Mmult_im64_mult00010_Madd_lut(45),
      O => sdft_im64_mult0001_45_XORF_11208
    );
  sdft_im64_mult0001_45_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X44Y56"
    )
    port map (
      IA => sdft_im64_mult0001_45_CY0F_11206,
      IB => sdft_im64_mult0001_45_CYINIT_11207,
      SEL => sdft_im64_mult0001_45_CYSELF_11194,
      O => sdft_Mmult_im64_mult00010_Madd_cy(45)
    );
  sdft_im64_mult0001_45_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y56"
    )
    port map (
      IA => sdft_im64_mult0001_45_CY0F_11206,
      IB => sdft_im64_mult0001_45_CY0F_11206,
      SEL => sdft_im64_mult0001_45_CYSELF_11194,
      O => sdft_im64_mult0001_45_CYMUXF2_11189
    );
  sdft_im64_mult0001_45_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X44Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_cy(44),
      O => sdft_im64_mult0001_45_CYINIT_11207
    );
  sdft_im64_mult0001_45_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X44Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_28,
      O => sdft_im64_mult0001_45_CY0F_11206
    );
  sdft_im64_mult0001_45_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X44Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_lut(45),
      O => sdft_im64_mult0001_45_CYSELF_11194
    );
  sdft_im64_mult0001_45_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0001_45_XORG_11196,
      O => sdft_im64_mult0001(46)
    );
  sdft_im64_mult0001_45_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X44Y56"
    )
    port map (
      I0 => sdft_Mmult_im64_mult00010_Madd_cy(45),
      I1 => sdft_Mmult_im64_mult00010_Madd_lut(46),
      O => sdft_im64_mult0001_45_XORG_11196
    );
  sdft_im64_mult0001_45_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X44Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_cy(44),
      O => sdft_im64_mult0001_45_FASTCARRY_11191
    );
  sdft_im64_mult0001_45_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X44Y56"
    )
    port map (
      I0 => sdft_im64_mult0001_45_CYSELG_11180,
      I1 => sdft_im64_mult0001_45_CYSELF_11194,
      O => sdft_im64_mult0001_45_CYAND_11192
    );
  sdft_im64_mult0001_45_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X44Y56"
    )
    port map (
      IA => sdft_im64_mult0001_45_CYMUXG2_11190,
      IB => sdft_im64_mult0001_45_FASTCARRY_11191,
      SEL => sdft_im64_mult0001_45_CYAND_11192,
      O => sdft_im64_mult0001_45_CYMUXFAST_11193
    );
  sdft_im64_mult0001_45_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X44Y56"
    )
    port map (
      IA => sdft_im64_mult0001_45_CY0G_11188,
      IB => sdft_im64_mult0001_45_CYMUXF2_11189,
      SEL => sdft_im64_mult0001_45_CYSELG_11180,
      O => sdft_im64_mult0001_45_CYMUXG2_11190
    );
  sdft_im64_mult0001_45_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X44Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_1_29,
      O => sdft_im64_mult0001_45_CY0G_11188
    );
  sdft_im64_mult0001_45_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X44Y56",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00010_Madd_lut(46),
      O => sdft_im64_mult0001_45_CYSELG_11180
    );
  sdft_Mmult_im64_mult0001_submult_0_17_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_17_XORF_11259,
      O => sdft_Mmult_im64_mult0001_submult_0_17
    );
  sdft_Mmult_im64_mult0001_submult_0_17_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y42"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_0_17_CYINIT_11258,
      I1 => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(17),
      O => sdft_Mmult_im64_mult0001_submult_0_17_XORF_11259
    );
  sdft_Mmult_im64_mult0001_submult_0_17_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y42"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_17_CY0F_11257,
      IB => sdft_Mmult_im64_mult0001_submult_0_17_CYINIT_11258,
      SEL => sdft_Mmult_im64_mult0001_submult_0_17_CYSELF_11249,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(17)
    );
  sdft_Mmult_im64_mult0001_submult_0_17_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_17_BXINV_11247,
      O => sdft_Mmult_im64_mult0001_submult_0_17_CYINIT_11258
    );
  sdft_Mmult_im64_mult0001_submult_0_17_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_0,
      O => sdft_Mmult_im64_mult0001_submult_0_17_CY0F_11257
    );
  sdft_Mmult_im64_mult0001_submult_0_17_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(17),
      O => sdft_Mmult_im64_mult0001_submult_0_17_CYSELF_11249
    );
  sdft_Mmult_im64_mult0001_submult_0_17_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0001_submult_0_17_BXINV_11247
    );
  sdft_Mmult_im64_mult0001_submult_0_17_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_17_XORG_11245,
      O => sdft_Mmult_im64_mult0001_submult_0_18
    );
  sdft_Mmult_im64_mult0001_submult_0_17_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y42"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(17),
      I1 => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(18),
      O => sdft_Mmult_im64_mult0001_submult_0_17_XORG_11245
    );
  sdft_Mmult_im64_mult0001_submult_0_17_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_17_CYMUXG_11244,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(18)
    );
  sdft_Mmult_im64_mult0001_submult_0_17_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X43Y42"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_17_CY0G_11242,
      IB => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(17),
      SEL => sdft_Mmult_im64_mult0001_submult_0_17_CYSELG_11234,
      O => sdft_Mmult_im64_mult0001_submult_0_17_CYMUXG_11244
    );
  sdft_Mmult_im64_mult0001_submult_0_17_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_1,
      O => sdft_Mmult_im64_mult0001_submult_0_17_CY0G_11242
    );
  sdft_Mmult_im64_mult0001_submult_0_17_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(18),
      O => sdft_Mmult_im64_mult0001_submult_0_17_CYSELG_11234
    );
  sdft_Mmult_re64_mult0001_submult_00_Madd_lut_29_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X51Y69"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_12,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_29,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(29)
    );
  sdft_Mmult_im64_mult0001_submult_0_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_23_XORF_11376,
      O => sdft_Mmult_im64_mult0001_submult_0_23
    );
  sdft_Mmult_im64_mult0001_submult_0_23_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y45"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_0_23_CYINIT_11375,
      I1 => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(23),
      O => sdft_Mmult_im64_mult0001_submult_0_23_XORF_11376
    );
  sdft_Mmult_im64_mult0001_submult_0_23_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y45"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_23_CY0F_11374,
      IB => sdft_Mmult_im64_mult0001_submult_0_23_CYINIT_11375,
      SEL => sdft_Mmult_im64_mult0001_submult_0_23_CYSELF_11362,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(23)
    );
  sdft_Mmult_im64_mult0001_submult_0_23_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y45"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_23_CY0F_11374,
      IB => sdft_Mmult_im64_mult0001_submult_0_23_CY0F_11374,
      SEL => sdft_Mmult_im64_mult0001_submult_0_23_CYSELF_11362,
      O => sdft_Mmult_im64_mult0001_submult_0_23_CYMUXF2_11357
    );
  sdft_Mmult_im64_mult0001_submult_0_23_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(22),
      O => sdft_Mmult_im64_mult0001_submult_0_23_CYINIT_11375
    );
  sdft_Mmult_im64_mult0001_submult_0_23_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_6,
      O => sdft_Mmult_im64_mult0001_submult_0_23_CY0F_11374
    );
  sdft_Mmult_im64_mult0001_submult_0_23_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(23),
      O => sdft_Mmult_im64_mult0001_submult_0_23_CYSELF_11362
    );
  sdft_Mmult_im64_mult0001_submult_0_23_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_23_XORG_11364,
      O => sdft_Mmult_im64_mult0001_submult_0_24
    );
  sdft_Mmult_im64_mult0001_submult_0_23_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y45"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(23),
      I1 => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(24),
      O => sdft_Mmult_im64_mult0001_submult_0_23_XORG_11364
    );
  sdft_Mmult_im64_mult0001_submult_0_23_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_23_CYMUXFAST_11361,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(24)
    );
  sdft_Mmult_im64_mult0001_submult_0_23_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(22),
      O => sdft_Mmult_im64_mult0001_submult_0_23_FASTCARRY_11359
    );
  sdft_Mmult_im64_mult0001_submult_0_23_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y45"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_0_23_CYSELG_11348,
      I1 => sdft_Mmult_im64_mult0001_submult_0_23_CYSELF_11362,
      O => sdft_Mmult_im64_mult0001_submult_0_23_CYAND_11360
    );
  sdft_Mmult_im64_mult0001_submult_0_23_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y45"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_23_CYMUXG2_11358,
      IB => sdft_Mmult_im64_mult0001_submult_0_23_FASTCARRY_11359,
      SEL => sdft_Mmult_im64_mult0001_submult_0_23_CYAND_11360,
      O => sdft_Mmult_im64_mult0001_submult_0_23_CYMUXFAST_11361
    );
  sdft_Mmult_im64_mult0001_submult_0_23_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y45"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_23_CY0G_11356,
      IB => sdft_Mmult_im64_mult0001_submult_0_23_CYMUXF2_11357,
      SEL => sdft_Mmult_im64_mult0001_submult_0_23_CYSELG_11348,
      O => sdft_Mmult_im64_mult0001_submult_0_23_CYMUXG2_11358
    );
  sdft_Mmult_im64_mult0001_submult_0_23_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_7,
      O => sdft_Mmult_im64_mult0001_submult_0_23_CY0G_11356
    );
  sdft_Mmult_im64_mult0001_submult_0_23_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(24),
      O => sdft_Mmult_im64_mult0001_submult_0_23_CYSELG_11348
    );
  sdft_Mmult_im64_mult0001_submult_0_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_19_XORF_11298,
      O => sdft_Mmult_im64_mult0001_submult_0_19
    );
  sdft_Mmult_im64_mult0001_submult_0_19_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y43"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_0_19_CYINIT_11297,
      I1 => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(19),
      O => sdft_Mmult_im64_mult0001_submult_0_19_XORF_11298
    );
  sdft_Mmult_im64_mult0001_submult_0_19_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y43"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_19_CY0F_11296,
      IB => sdft_Mmult_im64_mult0001_submult_0_19_CYINIT_11297,
      SEL => sdft_Mmult_im64_mult0001_submult_0_19_CYSELF_11284,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(19)
    );
  sdft_Mmult_im64_mult0001_submult_0_19_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y43"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_19_CY0F_11296,
      IB => sdft_Mmult_im64_mult0001_submult_0_19_CY0F_11296,
      SEL => sdft_Mmult_im64_mult0001_submult_0_19_CYSELF_11284,
      O => sdft_Mmult_im64_mult0001_submult_0_19_CYMUXF2_11279
    );
  sdft_Mmult_im64_mult0001_submult_0_19_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(18),
      O => sdft_Mmult_im64_mult0001_submult_0_19_CYINIT_11297
    );
  sdft_Mmult_im64_mult0001_submult_0_19_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_2,
      O => sdft_Mmult_im64_mult0001_submult_0_19_CY0F_11296
    );
  sdft_Mmult_im64_mult0001_submult_0_19_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(19),
      O => sdft_Mmult_im64_mult0001_submult_0_19_CYSELF_11284
    );
  sdft_Mmult_im64_mult0001_submult_0_19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_19_XORG_11286,
      O => sdft_Mmult_im64_mult0001_submult_0_20
    );
  sdft_Mmult_im64_mult0001_submult_0_19_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y43"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(19),
      I1 => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(20),
      O => sdft_Mmult_im64_mult0001_submult_0_19_XORG_11286
    );
  sdft_Mmult_im64_mult0001_submult_0_19_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_19_CYMUXFAST_11283,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(20)
    );
  sdft_Mmult_im64_mult0001_submult_0_19_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(18),
      O => sdft_Mmult_im64_mult0001_submult_0_19_FASTCARRY_11281
    );
  sdft_Mmult_im64_mult0001_submult_0_19_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y43"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_0_19_CYSELG_11270,
      I1 => sdft_Mmult_im64_mult0001_submult_0_19_CYSELF_11284,
      O => sdft_Mmult_im64_mult0001_submult_0_19_CYAND_11282
    );
  sdft_Mmult_im64_mult0001_submult_0_19_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y43"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_19_CYMUXG2_11280,
      IB => sdft_Mmult_im64_mult0001_submult_0_19_FASTCARRY_11281,
      SEL => sdft_Mmult_im64_mult0001_submult_0_19_CYAND_11282,
      O => sdft_Mmult_im64_mult0001_submult_0_19_CYMUXFAST_11283
    );
  sdft_Mmult_im64_mult0001_submult_0_19_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y43"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_19_CY0G_11278,
      IB => sdft_Mmult_im64_mult0001_submult_0_19_CYMUXF2_11279,
      SEL => sdft_Mmult_im64_mult0001_submult_0_19_CYSELG_11270,
      O => sdft_Mmult_im64_mult0001_submult_0_19_CYMUXG2_11280
    );
  sdft_Mmult_im64_mult0001_submult_0_19_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_3,
      O => sdft_Mmult_im64_mult0001_submult_0_19_CY0G_11278
    );
  sdft_Mmult_im64_mult0001_submult_0_19_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(20),
      O => sdft_Mmult_im64_mult0001_submult_0_19_CYSELG_11270
    );
  sdft_Mmult_im64_mult0001_submult_0_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_21_XORF_11337,
      O => sdft_Mmult_im64_mult0001_submult_0_21
    );
  sdft_Mmult_im64_mult0001_submult_0_21_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y44"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_0_21_CYINIT_11336,
      I1 => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(21),
      O => sdft_Mmult_im64_mult0001_submult_0_21_XORF_11337
    );
  sdft_Mmult_im64_mult0001_submult_0_21_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y44"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_21_CY0F_11335,
      IB => sdft_Mmult_im64_mult0001_submult_0_21_CYINIT_11336,
      SEL => sdft_Mmult_im64_mult0001_submult_0_21_CYSELF_11323,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(21)
    );
  sdft_Mmult_im64_mult0001_submult_0_21_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y44"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_21_CY0F_11335,
      IB => sdft_Mmult_im64_mult0001_submult_0_21_CY0F_11335,
      SEL => sdft_Mmult_im64_mult0001_submult_0_21_CYSELF_11323,
      O => sdft_Mmult_im64_mult0001_submult_0_21_CYMUXF2_11318
    );
  sdft_Mmult_im64_mult0001_submult_0_21_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(20),
      O => sdft_Mmult_im64_mult0001_submult_0_21_CYINIT_11336
    );
  sdft_Mmult_im64_mult0001_submult_0_21_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_4,
      O => sdft_Mmult_im64_mult0001_submult_0_21_CY0F_11335
    );
  sdft_Mmult_im64_mult0001_submult_0_21_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(21),
      O => sdft_Mmult_im64_mult0001_submult_0_21_CYSELF_11323
    );
  sdft_Mmult_im64_mult0001_submult_0_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_21_XORG_11325,
      O => sdft_Mmult_im64_mult0001_submult_0_22
    );
  sdft_Mmult_im64_mult0001_submult_0_21_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y44"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(21),
      I1 => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(22),
      O => sdft_Mmult_im64_mult0001_submult_0_21_XORG_11325
    );
  sdft_Mmult_im64_mult0001_submult_0_21_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_21_CYMUXFAST_11322,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(22)
    );
  sdft_Mmult_im64_mult0001_submult_0_21_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(20),
      O => sdft_Mmult_im64_mult0001_submult_0_21_FASTCARRY_11320
    );
  sdft_Mmult_im64_mult0001_submult_0_21_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y44"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_0_21_CYSELG_11309,
      I1 => sdft_Mmult_im64_mult0001_submult_0_21_CYSELF_11323,
      O => sdft_Mmult_im64_mult0001_submult_0_21_CYAND_11321
    );
  sdft_Mmult_im64_mult0001_submult_0_21_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y44"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_21_CYMUXG2_11319,
      IB => sdft_Mmult_im64_mult0001_submult_0_21_FASTCARRY_11320,
      SEL => sdft_Mmult_im64_mult0001_submult_0_21_CYAND_11321,
      O => sdft_Mmult_im64_mult0001_submult_0_21_CYMUXFAST_11322
    );
  sdft_Mmult_im64_mult0001_submult_0_21_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y44"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_21_CY0G_11317,
      IB => sdft_Mmult_im64_mult0001_submult_0_21_CYMUXF2_11318,
      SEL => sdft_Mmult_im64_mult0001_submult_0_21_CYSELG_11309,
      O => sdft_Mmult_im64_mult0001_submult_0_21_CYMUXG2_11319
    );
  sdft_Mmult_im64_mult0001_submult_0_21_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_5,
      O => sdft_Mmult_im64_mult0001_submult_0_21_CY0G_11317
    );
  sdft_Mmult_im64_mult0001_submult_0_21_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(22),
      O => sdft_Mmult_im64_mult0001_submult_0_21_CYSELG_11309
    );
  sdft_Mmult_im64_mult0001_submult_0_33_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_33_XORF_11571,
      O => sdft_Mmult_im64_mult0001_submult_0_33
    );
  sdft_Mmult_im64_mult0001_submult_0_33_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y50"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_0_33_CYINIT_11570,
      I1 => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(33),
      O => sdft_Mmult_im64_mult0001_submult_0_33_XORF_11571
    );
  sdft_Mmult_im64_mult0001_submult_0_33_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y50"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_33_CY0F_11569,
      IB => sdft_Mmult_im64_mult0001_submult_0_33_CYINIT_11570,
      SEL => sdft_Mmult_im64_mult0001_submult_0_33_CYSELF_11557,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(33)
    );
  sdft_Mmult_im64_mult0001_submult_0_33_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y50"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_33_CY0F_11569,
      IB => sdft_Mmult_im64_mult0001_submult_0_33_CY0F_11569,
      SEL => sdft_Mmult_im64_mult0001_submult_0_33_CYSELF_11557,
      O => sdft_Mmult_im64_mult0001_submult_0_33_CYMUXF2_11552
    );
  sdft_Mmult_im64_mult0001_submult_0_33_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(32),
      O => sdft_Mmult_im64_mult0001_submult_0_33_CYINIT_11570
    );
  sdft_Mmult_im64_mult0001_submult_0_33_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_16,
      O => sdft_Mmult_im64_mult0001_submult_0_33_CY0F_11569
    );
  sdft_Mmult_im64_mult0001_submult_0_33_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(33),
      O => sdft_Mmult_im64_mult0001_submult_0_33_CYSELF_11557
    );
  sdft_Mmult_im64_mult0001_submult_0_33_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_33_XORG_11559,
      O => sdft_Mmult_im64_mult0001_submult_0_34
    );
  sdft_Mmult_im64_mult0001_submult_0_33_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y50"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(33),
      I1 => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(34),
      O => sdft_Mmult_im64_mult0001_submult_0_33_XORG_11559
    );
  sdft_Mmult_im64_mult0001_submult_0_33_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_33_CYMUXFAST_11556,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(34)
    );
  sdft_Mmult_im64_mult0001_submult_0_33_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(32),
      O => sdft_Mmult_im64_mult0001_submult_0_33_FASTCARRY_11554
    );
  sdft_Mmult_im64_mult0001_submult_0_33_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y50"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_0_33_CYSELG_11543,
      I1 => sdft_Mmult_im64_mult0001_submult_0_33_CYSELF_11557,
      O => sdft_Mmult_im64_mult0001_submult_0_33_CYAND_11555
    );
  sdft_Mmult_im64_mult0001_submult_0_33_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y50"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_33_CYMUXG2_11553,
      IB => sdft_Mmult_im64_mult0001_submult_0_33_FASTCARRY_11554,
      SEL => sdft_Mmult_im64_mult0001_submult_0_33_CYAND_11555,
      O => sdft_Mmult_im64_mult0001_submult_0_33_CYMUXFAST_11556
    );
  sdft_Mmult_im64_mult0001_submult_0_33_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y50"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_33_CY0G_11551,
      IB => sdft_Mmult_im64_mult0001_submult_0_33_CYMUXF2_11552,
      SEL => sdft_Mmult_im64_mult0001_submult_0_33_CYSELG_11543,
      O => sdft_Mmult_im64_mult0001_submult_0_33_CYMUXG2_11553
    );
  sdft_Mmult_im64_mult0001_submult_0_33_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_17,
      O => sdft_Mmult_im64_mult0001_submult_0_33_CY0G_11551
    );
  sdft_Mmult_im64_mult0001_submult_0_33_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(34),
      O => sdft_Mmult_im64_mult0001_submult_0_33_CYSELG_11543
    );
  sdft_Mmult_re64_mult0001_submult_00_Madd_lut_35_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X51Y72"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_18,
      ADR1 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_35,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(35)
    );
  sdft_Mmult_re64_mult0001_submult_00_Madd_lut_33_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X51Y71"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_33,
      ADR1 => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_16,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(33)
    );
  sdft_Mmult_im64_mult0001_submult_0_31_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_31_XORF_11532,
      O => sdft_Mmult_im64_mult0001_submult_0_31
    );
  sdft_Mmult_im64_mult0001_submult_0_31_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y49"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_0_31_CYINIT_11531,
      I1 => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(31),
      O => sdft_Mmult_im64_mult0001_submult_0_31_XORF_11532
    );
  sdft_Mmult_im64_mult0001_submult_0_31_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y49"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_31_CY0F_11530,
      IB => sdft_Mmult_im64_mult0001_submult_0_31_CYINIT_11531,
      SEL => sdft_Mmult_im64_mult0001_submult_0_31_CYSELF_11518,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(31)
    );
  sdft_Mmult_im64_mult0001_submult_0_31_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y49"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_31_CY0F_11530,
      IB => sdft_Mmult_im64_mult0001_submult_0_31_CY0F_11530,
      SEL => sdft_Mmult_im64_mult0001_submult_0_31_CYSELF_11518,
      O => sdft_Mmult_im64_mult0001_submult_0_31_CYMUXF2_11513
    );
  sdft_Mmult_im64_mult0001_submult_0_31_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(30),
      O => sdft_Mmult_im64_mult0001_submult_0_31_CYINIT_11531
    );
  sdft_Mmult_im64_mult0001_submult_0_31_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_14,
      O => sdft_Mmult_im64_mult0001_submult_0_31_CY0F_11530
    );
  sdft_Mmult_im64_mult0001_submult_0_31_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(31),
      O => sdft_Mmult_im64_mult0001_submult_0_31_CYSELF_11518
    );
  sdft_Mmult_im64_mult0001_submult_0_31_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_31_XORG_11520,
      O => sdft_Mmult_im64_mult0001_submult_0_32
    );
  sdft_Mmult_im64_mult0001_submult_0_31_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y49"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(31),
      I1 => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(32),
      O => sdft_Mmult_im64_mult0001_submult_0_31_XORG_11520
    );
  sdft_Mmult_im64_mult0001_submult_0_31_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_31_CYMUXFAST_11517,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(32)
    );
  sdft_Mmult_im64_mult0001_submult_0_31_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(30),
      O => sdft_Mmult_im64_mult0001_submult_0_31_FASTCARRY_11515
    );
  sdft_Mmult_im64_mult0001_submult_0_31_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y49"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_0_31_CYSELG_11504,
      I1 => sdft_Mmult_im64_mult0001_submult_0_31_CYSELF_11518,
      O => sdft_Mmult_im64_mult0001_submult_0_31_CYAND_11516
    );
  sdft_Mmult_im64_mult0001_submult_0_31_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y49"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_31_CYMUXG2_11514,
      IB => sdft_Mmult_im64_mult0001_submult_0_31_FASTCARRY_11515,
      SEL => sdft_Mmult_im64_mult0001_submult_0_31_CYAND_11516,
      O => sdft_Mmult_im64_mult0001_submult_0_31_CYMUXFAST_11517
    );
  sdft_Mmult_im64_mult0001_submult_0_31_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y49"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_31_CY0G_11512,
      IB => sdft_Mmult_im64_mult0001_submult_0_31_CYMUXF2_11513,
      SEL => sdft_Mmult_im64_mult0001_submult_0_31_CYSELG_11504,
      O => sdft_Mmult_im64_mult0001_submult_0_31_CYMUXG2_11514
    );
  sdft_Mmult_im64_mult0001_submult_0_31_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_15,
      O => sdft_Mmult_im64_mult0001_submult_0_31_CY0G_11512
    );
  sdft_Mmult_im64_mult0001_submult_0_31_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(32),
      O => sdft_Mmult_im64_mult0001_submult_0_31_CYSELG_11504
    );
  sdft_Mmult_im64_mult0001_submult_0_35_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_35_XORF_11610,
      O => sdft_Mmult_im64_mult0001_submult_0_35
    );
  sdft_Mmult_im64_mult0001_submult_0_35_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y51"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_0_35_CYINIT_11609,
      I1 => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(35),
      O => sdft_Mmult_im64_mult0001_submult_0_35_XORF_11610
    );
  sdft_Mmult_im64_mult0001_submult_0_35_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y51"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_35_CY0F_11608,
      IB => sdft_Mmult_im64_mult0001_submult_0_35_CYINIT_11609,
      SEL => sdft_Mmult_im64_mult0001_submult_0_35_CYSELF_11596,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(35)
    );
  sdft_Mmult_im64_mult0001_submult_0_35_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y51"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_35_CY0F_11608,
      IB => sdft_Mmult_im64_mult0001_submult_0_35_CY0F_11608,
      SEL => sdft_Mmult_im64_mult0001_submult_0_35_CYSELF_11596,
      O => sdft_Mmult_im64_mult0001_submult_0_35_CYMUXF2_11591
    );
  sdft_Mmult_im64_mult0001_submult_0_35_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(34),
      O => sdft_Mmult_im64_mult0001_submult_0_35_CYINIT_11609
    );
  sdft_Mmult_im64_mult0001_submult_0_35_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_18,
      O => sdft_Mmult_im64_mult0001_submult_0_35_CY0F_11608
    );
  sdft_Mmult_im64_mult0001_submult_0_35_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(35),
      O => sdft_Mmult_im64_mult0001_submult_0_35_CYSELF_11596
    );
  sdft_Mmult_im64_mult0001_submult_0_35_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_35_XORG_11598,
      O => sdft_Mmult_im64_mult0001_submult_0_36
    );
  sdft_Mmult_im64_mult0001_submult_0_35_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y51"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(35),
      I1 => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(36),
      O => sdft_Mmult_im64_mult0001_submult_0_35_XORG_11598
    );
  sdft_Mmult_im64_mult0001_submult_0_35_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_35_CYMUXFAST_11595,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(36)
    );
  sdft_Mmult_im64_mult0001_submult_0_35_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(34),
      O => sdft_Mmult_im64_mult0001_submult_0_35_FASTCARRY_11593
    );
  sdft_Mmult_im64_mult0001_submult_0_35_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y51"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_0_35_CYSELG_11582,
      I1 => sdft_Mmult_im64_mult0001_submult_0_35_CYSELF_11596,
      O => sdft_Mmult_im64_mult0001_submult_0_35_CYAND_11594
    );
  sdft_Mmult_im64_mult0001_submult_0_35_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y51"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_35_CYMUXG2_11592,
      IB => sdft_Mmult_im64_mult0001_submult_0_35_FASTCARRY_11593,
      SEL => sdft_Mmult_im64_mult0001_submult_0_35_CYAND_11594,
      O => sdft_Mmult_im64_mult0001_submult_0_35_CYMUXFAST_11595
    );
  sdft_Mmult_im64_mult0001_submult_0_35_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y51"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_35_CY0G_11590,
      IB => sdft_Mmult_im64_mult0001_submult_0_35_CYMUXF2_11591,
      SEL => sdft_Mmult_im64_mult0001_submult_0_35_CYSELG_11582,
      O => sdft_Mmult_im64_mult0001_submult_0_35_CYMUXG2_11592
    );
  sdft_Mmult_im64_mult0001_submult_0_35_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_19,
      O => sdft_Mmult_im64_mult0001_submult_0_35_CY0G_11590
    );
  sdft_Mmult_im64_mult0001_submult_0_35_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(36),
      O => sdft_Mmult_im64_mult0001_submult_0_35_CYSELG_11582
    );
  sdft_Mmult_im64_mult0001_submult_0_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_29_XORF_11493,
      O => sdft_Mmult_im64_mult0001_submult_0_29
    );
  sdft_Mmult_im64_mult0001_submult_0_29_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y48"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_0_29_CYINIT_11492,
      I1 => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(29),
      O => sdft_Mmult_im64_mult0001_submult_0_29_XORF_11493
    );
  sdft_Mmult_im64_mult0001_submult_0_29_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y48"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_29_CY0F_11491,
      IB => sdft_Mmult_im64_mult0001_submult_0_29_CYINIT_11492,
      SEL => sdft_Mmult_im64_mult0001_submult_0_29_CYSELF_11479,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(29)
    );
  sdft_Mmult_im64_mult0001_submult_0_29_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y48"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_29_CY0F_11491,
      IB => sdft_Mmult_im64_mult0001_submult_0_29_CY0F_11491,
      SEL => sdft_Mmult_im64_mult0001_submult_0_29_CYSELF_11479,
      O => sdft_Mmult_im64_mult0001_submult_0_29_CYMUXF2_11474
    );
  sdft_Mmult_im64_mult0001_submult_0_29_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(28),
      O => sdft_Mmult_im64_mult0001_submult_0_29_CYINIT_11492
    );
  sdft_Mmult_im64_mult0001_submult_0_29_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_12,
      O => sdft_Mmult_im64_mult0001_submult_0_29_CY0F_11491
    );
  sdft_Mmult_im64_mult0001_submult_0_29_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(29),
      O => sdft_Mmult_im64_mult0001_submult_0_29_CYSELF_11479
    );
  sdft_Mmult_im64_mult0001_submult_0_29_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_29_XORG_11481,
      O => sdft_Mmult_im64_mult0001_submult_0_30
    );
  sdft_Mmult_im64_mult0001_submult_0_29_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y48"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(29),
      I1 => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(30),
      O => sdft_Mmult_im64_mult0001_submult_0_29_XORG_11481
    );
  sdft_Mmult_im64_mult0001_submult_0_29_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_29_CYMUXFAST_11478,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(30)
    );
  sdft_Mmult_im64_mult0001_submult_0_29_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(28),
      O => sdft_Mmult_im64_mult0001_submult_0_29_FASTCARRY_11476
    );
  sdft_Mmult_im64_mult0001_submult_0_29_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y48"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_0_29_CYSELG_11465,
      I1 => sdft_Mmult_im64_mult0001_submult_0_29_CYSELF_11479,
      O => sdft_Mmult_im64_mult0001_submult_0_29_CYAND_11477
    );
  sdft_Mmult_im64_mult0001_submult_0_29_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y48"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_29_CYMUXG2_11475,
      IB => sdft_Mmult_im64_mult0001_submult_0_29_FASTCARRY_11476,
      SEL => sdft_Mmult_im64_mult0001_submult_0_29_CYAND_11477,
      O => sdft_Mmult_im64_mult0001_submult_0_29_CYMUXFAST_11478
    );
  sdft_Mmult_im64_mult0001_submult_0_29_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y48"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_29_CY0G_11473,
      IB => sdft_Mmult_im64_mult0001_submult_0_29_CYMUXF2_11474,
      SEL => sdft_Mmult_im64_mult0001_submult_0_29_CYSELG_11465,
      O => sdft_Mmult_im64_mult0001_submult_0_29_CYMUXG2_11475
    );
  sdft_Mmult_im64_mult0001_submult_0_29_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_13,
      O => sdft_Mmult_im64_mult0001_submult_0_29_CY0G_11473
    );
  sdft_Mmult_im64_mult0001_submult_0_29_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(30),
      O => sdft_Mmult_im64_mult0001_submult_0_29_CYSELG_11465
    );
  sdft_Mmult_im64_mult0001_submult_0_37_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_37_XORF_11649,
      O => sdft_Mmult_im64_mult0001_submult_0_37
    );
  sdft_Mmult_im64_mult0001_submult_0_37_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X43Y52"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_0_37_CYINIT_11648,
      I1 => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(37),
      O => sdft_Mmult_im64_mult0001_submult_0_37_XORF_11649
    );
  sdft_Mmult_im64_mult0001_submult_0_37_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X43Y52"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_37_CY0F_11647,
      IB => sdft_Mmult_im64_mult0001_submult_0_37_CYINIT_11648,
      SEL => sdft_Mmult_im64_mult0001_submult_0_37_CYSELF_11635,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(37)
    );
  sdft_Mmult_im64_mult0001_submult_0_37_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y52"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_37_CY0F_11647,
      IB => sdft_Mmult_im64_mult0001_submult_0_37_CY0F_11647,
      SEL => sdft_Mmult_im64_mult0001_submult_0_37_CYSELF_11635,
      O => sdft_Mmult_im64_mult0001_submult_0_37_CYMUXF2_11630
    );
  sdft_Mmult_im64_mult0001_submult_0_37_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X43Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(36),
      O => sdft_Mmult_im64_mult0001_submult_0_37_CYINIT_11648
    );
  sdft_Mmult_im64_mult0001_submult_0_37_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X43Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_20,
      O => sdft_Mmult_im64_mult0001_submult_0_37_CY0F_11647
    );
  sdft_Mmult_im64_mult0001_submult_0_37_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X43Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(37),
      O => sdft_Mmult_im64_mult0001_submult_0_37_CYSELF_11635
    );
  sdft_Mmult_im64_mult0001_submult_0_37_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_37_XORG_11637,
      O => sdft_Mmult_im64_mult0001_submult_0_38
    );
  sdft_Mmult_im64_mult0001_submult_0_37_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X43Y52"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(37),
      I1 => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(38),
      O => sdft_Mmult_im64_mult0001_submult_0_37_XORG_11637
    );
  sdft_Mmult_im64_mult0001_submult_0_37_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X43Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_0_37_CYMUXFAST_11634,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(38)
    );
  sdft_Mmult_im64_mult0001_submult_0_37_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X43Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_cy(36),
      O => sdft_Mmult_im64_mult0001_submult_0_37_FASTCARRY_11632
    );
  sdft_Mmult_im64_mult0001_submult_0_37_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X43Y52"
    )
    port map (
      I0 => sdft_Mmult_im64_mult0001_submult_0_37_CYSELG_11621,
      I1 => sdft_Mmult_im64_mult0001_submult_0_37_CYSELF_11635,
      O => sdft_Mmult_im64_mult0001_submult_0_37_CYAND_11633
    );
  sdft_Mmult_im64_mult0001_submult_0_37_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X43Y52"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_37_CYMUXG2_11631,
      IB => sdft_Mmult_im64_mult0001_submult_0_37_FASTCARRY_11632,
      SEL => sdft_Mmult_im64_mult0001_submult_0_37_CYAND_11633,
      O => sdft_Mmult_im64_mult0001_submult_0_37_CYMUXFAST_11634
    );
  sdft_Mmult_im64_mult0001_submult_0_37_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X43Y52"
    )
    port map (
      IA => sdft_Mmult_im64_mult0001_submult_0_37_CY0G_11629,
      IB => sdft_Mmult_im64_mult0001_submult_0_37_CYMUXF2_11630,
      SEL => sdft_Mmult_im64_mult0001_submult_0_37_CYSELG_11621,
      O => sdft_Mmult_im64_mult0001_submult_0_37_CYMUXG2_11631
    );
  sdft_Mmult_im64_mult0001_submult_0_37_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X43Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_21,
      O => sdft_Mmult_im64_mult0001_submult_0_37_CY0G_11629
    );
  sdft_Mmult_im64_mult0001_submult_0_37_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X43Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(38),
      O => sdft_Mmult_im64_mult0001_submult_0_37_CYSELG_11621
    );
  sdft_re64_mult0001_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_25_XORF_13206,
      O => sdft_re64_mult0001(25)
    );
  sdft_re64_mult0001_25_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X50Y70"
    )
    port map (
      I0 => sdft_re64_mult0001_25_CYINIT_13205,
      I1 => sdft_Mmult_re64_mult00010_Madd_lut(25),
      O => sdft_re64_mult0001_25_XORF_13206
    );
  sdft_re64_mult0001_25_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X50Y70"
    )
    port map (
      IA => sdft_re64_mult0001_25_CY0F_13204,
      IB => sdft_re64_mult0001_25_CYINIT_13205,
      SEL => sdft_re64_mult0001_25_CYSELF_13192,
      O => sdft_Mmult_re64_mult00010_Madd_cy(25)
    );
  sdft_re64_mult0001_25_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X50Y70"
    )
    port map (
      IA => sdft_re64_mult0001_25_CY0F_13204,
      IB => sdft_re64_mult0001_25_CY0F_13204,
      SEL => sdft_re64_mult0001_25_CYSELF_13192,
      O => sdft_re64_mult0001_25_CYMUXF2_13187
    );
  sdft_re64_mult0001_25_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X50Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_cy(24),
      O => sdft_re64_mult0001_25_CYINIT_13205
    );
  sdft_re64_mult0001_25_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X50Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_8,
      O => sdft_re64_mult0001_25_CY0F_13204
    );
  sdft_re64_mult0001_25_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X50Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_lut(25),
      O => sdft_re64_mult0001_25_CYSELF_13192
    );
  sdft_re64_mult0001_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_25_XORG_13194,
      O => sdft_re64_mult0001(26)
    );
  sdft_re64_mult0001_25_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X50Y70"
    )
    port map (
      I0 => sdft_Mmult_re64_mult00010_Madd_cy(25),
      I1 => sdft_Mmult_re64_mult00010_Madd_lut(26),
      O => sdft_re64_mult0001_25_XORG_13194
    );
  sdft_re64_mult0001_25_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_25_CYMUXFAST_13191,
      O => sdft_Mmult_re64_mult00010_Madd_cy(26)
    );
  sdft_re64_mult0001_25_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X50Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_cy(24),
      O => sdft_re64_mult0001_25_FASTCARRY_13189
    );
  sdft_re64_mult0001_25_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X50Y70"
    )
    port map (
      I0 => sdft_re64_mult0001_25_CYSELG_13178,
      I1 => sdft_re64_mult0001_25_CYSELF_13192,
      O => sdft_re64_mult0001_25_CYAND_13190
    );
  sdft_re64_mult0001_25_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X50Y70"
    )
    port map (
      IA => sdft_re64_mult0001_25_CYMUXG2_13188,
      IB => sdft_re64_mult0001_25_FASTCARRY_13189,
      SEL => sdft_re64_mult0001_25_CYAND_13190,
      O => sdft_re64_mult0001_25_CYMUXFAST_13191
    );
  sdft_re64_mult0001_25_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X50Y70"
    )
    port map (
      IA => sdft_re64_mult0001_25_CY0G_13186,
      IB => sdft_re64_mult0001_25_CYMUXF2_13187,
      SEL => sdft_re64_mult0001_25_CYSELG_13178,
      O => sdft_re64_mult0001_25_CYMUXG2_13188
    );
  sdft_re64_mult0001_25_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X50Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_9,
      O => sdft_re64_mult0001_25_CY0G_13186
    );
  sdft_re64_mult0001_25_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X50Y70",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_lut(26),
      O => sdft_re64_mult0001_25_CYSELG_13178
    );
  sdft_re64_mult0001_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_21_XORF_13128,
      O => sdft_re64_mult0001(21)
    );
  sdft_re64_mult0001_21_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X50Y68"
    )
    port map (
      I0 => sdft_re64_mult0001_21_CYINIT_13127,
      I1 => sdft_Mmult_re64_mult00010_Madd_lut(21),
      O => sdft_re64_mult0001_21_XORF_13128
    );
  sdft_re64_mult0001_21_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X50Y68"
    )
    port map (
      IA => sdft_re64_mult0001_21_CY0F_13126,
      IB => sdft_re64_mult0001_21_CYINIT_13127,
      SEL => sdft_re64_mult0001_21_CYSELF_13114,
      O => sdft_Mmult_re64_mult00010_Madd_cy(21)
    );
  sdft_re64_mult0001_21_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X50Y68"
    )
    port map (
      IA => sdft_re64_mult0001_21_CY0F_13126,
      IB => sdft_re64_mult0001_21_CY0F_13126,
      SEL => sdft_re64_mult0001_21_CYSELF_13114,
      O => sdft_re64_mult0001_21_CYMUXF2_13109
    );
  sdft_re64_mult0001_21_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X50Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_cy(20),
      O => sdft_re64_mult0001_21_CYINIT_13127
    );
  sdft_re64_mult0001_21_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X50Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_4,
      O => sdft_re64_mult0001_21_CY0F_13126
    );
  sdft_re64_mult0001_21_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X50Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_lut(21),
      O => sdft_re64_mult0001_21_CYSELF_13114
    );
  sdft_re64_mult0001_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_21_XORG_13116,
      O => sdft_re64_mult0001(22)
    );
  sdft_re64_mult0001_21_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X50Y68"
    )
    port map (
      I0 => sdft_Mmult_re64_mult00010_Madd_cy(21),
      I1 => sdft_Mmult_re64_mult00010_Madd_lut(22),
      O => sdft_re64_mult0001_21_XORG_13116
    );
  sdft_re64_mult0001_21_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_21_CYMUXFAST_13113,
      O => sdft_Mmult_re64_mult00010_Madd_cy(22)
    );
  sdft_re64_mult0001_21_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X50Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_cy(20),
      O => sdft_re64_mult0001_21_FASTCARRY_13111
    );
  sdft_re64_mult0001_21_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X50Y68"
    )
    port map (
      I0 => sdft_re64_mult0001_21_CYSELG_13100,
      I1 => sdft_re64_mult0001_21_CYSELF_13114,
      O => sdft_re64_mult0001_21_CYAND_13112
    );
  sdft_re64_mult0001_21_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X50Y68"
    )
    port map (
      IA => sdft_re64_mult0001_21_CYMUXG2_13110,
      IB => sdft_re64_mult0001_21_FASTCARRY_13111,
      SEL => sdft_re64_mult0001_21_CYAND_13112,
      O => sdft_re64_mult0001_21_CYMUXFAST_13113
    );
  sdft_re64_mult0001_21_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X50Y68"
    )
    port map (
      IA => sdft_re64_mult0001_21_CY0G_13108,
      IB => sdft_re64_mult0001_21_CYMUXF2_13109,
      SEL => sdft_re64_mult0001_21_CYSELG_13100,
      O => sdft_re64_mult0001_21_CYMUXG2_13110
    );
  sdft_re64_mult0001_21_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X50Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_5,
      O => sdft_re64_mult0001_21_CY0G_13108
    );
  sdft_re64_mult0001_21_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X50Y68",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_lut(22),
      O => sdft_re64_mult0001_21_CYSELG_13100
    );
  sdft_re64_mult0001_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_19_XORF_13089,
      O => sdft_re64_mult0001(19)
    );
  sdft_re64_mult0001_19_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X50Y67"
    )
    port map (
      I0 => sdft_re64_mult0001_19_CYINIT_13088,
      I1 => sdft_Mmult_re64_mult00010_Madd_lut(19),
      O => sdft_re64_mult0001_19_XORF_13089
    );
  sdft_re64_mult0001_19_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X50Y67"
    )
    port map (
      IA => sdft_re64_mult0001_19_CY0F_13087,
      IB => sdft_re64_mult0001_19_CYINIT_13088,
      SEL => sdft_re64_mult0001_19_CYSELF_13075,
      O => sdft_Mmult_re64_mult00010_Madd_cy(19)
    );
  sdft_re64_mult0001_19_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X50Y67"
    )
    port map (
      IA => sdft_re64_mult0001_19_CY0F_13087,
      IB => sdft_re64_mult0001_19_CY0F_13087,
      SEL => sdft_re64_mult0001_19_CYSELF_13075,
      O => sdft_re64_mult0001_19_CYMUXF2_13070
    );
  sdft_re64_mult0001_19_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X50Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_cy(18),
      O => sdft_re64_mult0001_19_CYINIT_13088
    );
  sdft_re64_mult0001_19_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X50Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_2,
      O => sdft_re64_mult0001_19_CY0F_13087
    );
  sdft_re64_mult0001_19_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X50Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_lut(19),
      O => sdft_re64_mult0001_19_CYSELF_13075
    );
  sdft_re64_mult0001_19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_19_XORG_13077,
      O => sdft_re64_mult0001(20)
    );
  sdft_re64_mult0001_19_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X50Y67"
    )
    port map (
      I0 => sdft_Mmult_re64_mult00010_Madd_cy(19),
      I1 => sdft_Mmult_re64_mult00010_Madd_lut(20),
      O => sdft_re64_mult0001_19_XORG_13077
    );
  sdft_re64_mult0001_19_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_19_CYMUXFAST_13074,
      O => sdft_Mmult_re64_mult00010_Madd_cy(20)
    );
  sdft_re64_mult0001_19_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X50Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_cy(18),
      O => sdft_re64_mult0001_19_FASTCARRY_13072
    );
  sdft_re64_mult0001_19_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X50Y67"
    )
    port map (
      I0 => sdft_re64_mult0001_19_CYSELG_13061,
      I1 => sdft_re64_mult0001_19_CYSELF_13075,
      O => sdft_re64_mult0001_19_CYAND_13073
    );
  sdft_re64_mult0001_19_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X50Y67"
    )
    port map (
      IA => sdft_re64_mult0001_19_CYMUXG2_13071,
      IB => sdft_re64_mult0001_19_FASTCARRY_13072,
      SEL => sdft_re64_mult0001_19_CYAND_13073,
      O => sdft_re64_mult0001_19_CYMUXFAST_13074
    );
  sdft_re64_mult0001_19_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X50Y67"
    )
    port map (
      IA => sdft_re64_mult0001_19_CY0G_13069,
      IB => sdft_re64_mult0001_19_CYMUXF2_13070,
      SEL => sdft_re64_mult0001_19_CYSELG_13061,
      O => sdft_re64_mult0001_19_CYMUXG2_13071
    );
  sdft_re64_mult0001_19_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X50Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_3,
      O => sdft_re64_mult0001_19_CY0G_13069
    );
  sdft_re64_mult0001_19_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X50Y67",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_lut(20),
      O => sdft_re64_mult0001_19_CYSELG_13061
    );
  sdft_im64_mult0000_43_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_43_XORF_12960,
      O => sdft_im64_mult0000(43)
    );
  sdft_im64_mult0000_43_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X48Y52"
    )
    port map (
      I0 => sdft_im64_mult0000_43_CYINIT_12959,
      I1 => sdft_Mmult_im64_mult00000_Madd_lut(43),
      O => sdft_im64_mult0000_43_XORF_12960
    );
  sdft_im64_mult0000_43_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X48Y52"
    )
    port map (
      IA => sdft_im64_mult0000_43_CY0F_12958,
      IB => sdft_im64_mult0000_43_CYINIT_12959,
      SEL => sdft_im64_mult0000_43_CYSELF_12946,
      O => sdft_Mmult_im64_mult00000_Madd_cy(43)
    );
  sdft_im64_mult0000_43_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y52"
    )
    port map (
      IA => sdft_im64_mult0000_43_CY0F_12958,
      IB => sdft_im64_mult0000_43_CY0F_12958,
      SEL => sdft_im64_mult0000_43_CYSELF_12946,
      O => sdft_im64_mult0000_43_CYMUXF2_12941
    );
  sdft_im64_mult0000_43_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X48Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_cy(42),
      O => sdft_im64_mult0000_43_CYINIT_12959
    );
  sdft_im64_mult0000_43_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X48Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_26,
      O => sdft_im64_mult0000_43_CY0F_12958
    );
  sdft_im64_mult0000_43_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X48Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_lut(43),
      O => sdft_im64_mult0000_43_CYSELF_12946
    );
  sdft_im64_mult0000_43_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_43_XORG_12948,
      O => sdft_im64_mult0000(44)
    );
  sdft_im64_mult0000_43_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X48Y52"
    )
    port map (
      I0 => sdft_Mmult_im64_mult00000_Madd_cy(43),
      I1 => sdft_Mmult_im64_mult00000_Madd_lut(44),
      O => sdft_im64_mult0000_43_XORG_12948
    );
  sdft_im64_mult0000_43_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_43_CYMUXFAST_12945,
      O => sdft_Mmult_im64_mult00000_Madd_cy(44)
    );
  sdft_im64_mult0000_43_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X48Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_cy(42),
      O => sdft_im64_mult0000_43_FASTCARRY_12943
    );
  sdft_im64_mult0000_43_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X48Y52"
    )
    port map (
      I0 => sdft_im64_mult0000_43_CYSELG_12932,
      I1 => sdft_im64_mult0000_43_CYSELF_12946,
      O => sdft_im64_mult0000_43_CYAND_12944
    );
  sdft_im64_mult0000_43_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X48Y52"
    )
    port map (
      IA => sdft_im64_mult0000_43_CYMUXG2_12942,
      IB => sdft_im64_mult0000_43_FASTCARRY_12943,
      SEL => sdft_im64_mult0000_43_CYAND_12944,
      O => sdft_im64_mult0000_43_CYMUXFAST_12945
    );
  sdft_im64_mult0000_43_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y52"
    )
    port map (
      IA => sdft_im64_mult0000_43_CY0G_12940,
      IB => sdft_im64_mult0000_43_CYMUXF2_12941,
      SEL => sdft_im64_mult0000_43_CYSELG_12932,
      O => sdft_im64_mult0000_43_CYMUXG2_12942
    );
  sdft_im64_mult0000_43_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X48Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_27,
      O => sdft_im64_mult0000_43_CY0G_12940
    );
  sdft_im64_mult0000_43_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X48Y52",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_lut(44),
      O => sdft_im64_mult0000_43_CYSELG_12932
    );
  sdft_re64_mult0001_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_29_XORF_13284,
      O => sdft_re64_mult0001(29)
    );
  sdft_re64_mult0001_29_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X50Y72"
    )
    port map (
      I0 => sdft_re64_mult0001_29_CYINIT_13283,
      I1 => sdft_Mmult_re64_mult00010_Madd_lut(29),
      O => sdft_re64_mult0001_29_XORF_13284
    );
  sdft_re64_mult0001_29_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X50Y72"
    )
    port map (
      IA => sdft_re64_mult0001_29_CY0F_13282,
      IB => sdft_re64_mult0001_29_CYINIT_13283,
      SEL => sdft_re64_mult0001_29_CYSELF_13270,
      O => sdft_Mmult_re64_mult00010_Madd_cy(29)
    );
  sdft_re64_mult0001_29_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X50Y72"
    )
    port map (
      IA => sdft_re64_mult0001_29_CY0F_13282,
      IB => sdft_re64_mult0001_29_CY0F_13282,
      SEL => sdft_re64_mult0001_29_CYSELF_13270,
      O => sdft_re64_mult0001_29_CYMUXF2_13265
    );
  sdft_re64_mult0001_29_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X50Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_cy(28),
      O => sdft_re64_mult0001_29_CYINIT_13283
    );
  sdft_re64_mult0001_29_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X50Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_12,
      O => sdft_re64_mult0001_29_CY0F_13282
    );
  sdft_re64_mult0001_29_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X50Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_lut(29),
      O => sdft_re64_mult0001_29_CYSELF_13270
    );
  sdft_re64_mult0001_29_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_29_XORG_13272,
      O => sdft_re64_mult0001(30)
    );
  sdft_re64_mult0001_29_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X50Y72"
    )
    port map (
      I0 => sdft_Mmult_re64_mult00010_Madd_cy(29),
      I1 => sdft_Mmult_re64_mult00010_Madd_lut(30),
      O => sdft_re64_mult0001_29_XORG_13272
    );
  sdft_re64_mult0001_29_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_29_CYMUXFAST_13269,
      O => sdft_Mmult_re64_mult00010_Madd_cy(30)
    );
  sdft_re64_mult0001_29_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X50Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_cy(28),
      O => sdft_re64_mult0001_29_FASTCARRY_13267
    );
  sdft_re64_mult0001_29_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X50Y72"
    )
    port map (
      I0 => sdft_re64_mult0001_29_CYSELG_13256,
      I1 => sdft_re64_mult0001_29_CYSELF_13270,
      O => sdft_re64_mult0001_29_CYAND_13268
    );
  sdft_re64_mult0001_29_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X50Y72"
    )
    port map (
      IA => sdft_re64_mult0001_29_CYMUXG2_13266,
      IB => sdft_re64_mult0001_29_FASTCARRY_13267,
      SEL => sdft_re64_mult0001_29_CYAND_13268,
      O => sdft_re64_mult0001_29_CYMUXFAST_13269
    );
  sdft_re64_mult0001_29_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X50Y72"
    )
    port map (
      IA => sdft_re64_mult0001_29_CY0G_13264,
      IB => sdft_re64_mult0001_29_CYMUXF2_13265,
      SEL => sdft_re64_mult0001_29_CYSELG_13256,
      O => sdft_re64_mult0001_29_CYMUXG2_13266
    );
  sdft_re64_mult0001_29_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X50Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_13,
      O => sdft_re64_mult0001_29_CY0G_13264
    );
  sdft_re64_mult0001_29_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X50Y72",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_lut(30),
      O => sdft_re64_mult0001_29_CYSELG_13256
    );
  sdft_re64_mult0001_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_27_XORF_13245,
      O => sdft_re64_mult0001(27)
    );
  sdft_re64_mult0001_27_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X50Y71"
    )
    port map (
      I0 => sdft_re64_mult0001_27_CYINIT_13244,
      I1 => sdft_Mmult_re64_mult00010_Madd_lut(27),
      O => sdft_re64_mult0001_27_XORF_13245
    );
  sdft_re64_mult0001_27_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X50Y71"
    )
    port map (
      IA => sdft_re64_mult0001_27_CY0F_13243,
      IB => sdft_re64_mult0001_27_CYINIT_13244,
      SEL => sdft_re64_mult0001_27_CYSELF_13231,
      O => sdft_Mmult_re64_mult00010_Madd_cy(27)
    );
  sdft_re64_mult0001_27_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X50Y71"
    )
    port map (
      IA => sdft_re64_mult0001_27_CY0F_13243,
      IB => sdft_re64_mult0001_27_CY0F_13243,
      SEL => sdft_re64_mult0001_27_CYSELF_13231,
      O => sdft_re64_mult0001_27_CYMUXF2_13226
    );
  sdft_re64_mult0001_27_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X50Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_cy(26),
      O => sdft_re64_mult0001_27_CYINIT_13244
    );
  sdft_re64_mult0001_27_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X50Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_10,
      O => sdft_re64_mult0001_27_CY0F_13243
    );
  sdft_re64_mult0001_27_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X50Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_lut(27),
      O => sdft_re64_mult0001_27_CYSELF_13231
    );
  sdft_re64_mult0001_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_27_XORG_13233,
      O => sdft_re64_mult0001(28)
    );
  sdft_re64_mult0001_27_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X50Y71"
    )
    port map (
      I0 => sdft_Mmult_re64_mult00010_Madd_cy(27),
      I1 => sdft_Mmult_re64_mult00010_Madd_lut(28),
      O => sdft_re64_mult0001_27_XORG_13233
    );
  sdft_re64_mult0001_27_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_27_CYMUXFAST_13230,
      O => sdft_Mmult_re64_mult00010_Madd_cy(28)
    );
  sdft_re64_mult0001_27_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X50Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_cy(26),
      O => sdft_re64_mult0001_27_FASTCARRY_13228
    );
  sdft_re64_mult0001_27_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X50Y71"
    )
    port map (
      I0 => sdft_re64_mult0001_27_CYSELG_13217,
      I1 => sdft_re64_mult0001_27_CYSELF_13231,
      O => sdft_re64_mult0001_27_CYAND_13229
    );
  sdft_re64_mult0001_27_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X50Y71"
    )
    port map (
      IA => sdft_re64_mult0001_27_CYMUXG2_13227,
      IB => sdft_re64_mult0001_27_FASTCARRY_13228,
      SEL => sdft_re64_mult0001_27_CYAND_13229,
      O => sdft_re64_mult0001_27_CYMUXFAST_13230
    );
  sdft_re64_mult0001_27_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X50Y71"
    )
    port map (
      IA => sdft_re64_mult0001_27_CY0G_13225,
      IB => sdft_re64_mult0001_27_CYMUXF2_13226,
      SEL => sdft_re64_mult0001_27_CYSELG_13217,
      O => sdft_re64_mult0001_27_CYMUXG2_13227
    );
  sdft_re64_mult0001_27_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X50Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_11,
      O => sdft_re64_mult0001_27_CY0G_13225
    );
  sdft_re64_mult0001_27_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X50Y71",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_lut(28),
      O => sdft_re64_mult0001_27_CYSELG_13217
    );
  sdft_im64_mult0000_45_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_45_XORF_12999,
      O => sdft_im64_mult0000(45)
    );
  sdft_im64_mult0000_45_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X48Y53"
    )
    port map (
      I0 => sdft_im64_mult0000_45_CYINIT_12998,
      I1 => sdft_Mmult_im64_mult00000_Madd_lut(45),
      O => sdft_im64_mult0000_45_XORF_12999
    );
  sdft_im64_mult0000_45_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X48Y53"
    )
    port map (
      IA => sdft_im64_mult0000_45_CY0F_12997,
      IB => sdft_im64_mult0000_45_CYINIT_12998,
      SEL => sdft_im64_mult0000_45_CYSELF_12985,
      O => sdft_Mmult_im64_mult00000_Madd_cy(45)
    );
  sdft_im64_mult0000_45_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y53"
    )
    port map (
      IA => sdft_im64_mult0000_45_CY0F_12997,
      IB => sdft_im64_mult0000_45_CY0F_12997,
      SEL => sdft_im64_mult0000_45_CYSELF_12985,
      O => sdft_im64_mult0000_45_CYMUXF2_12980
    );
  sdft_im64_mult0000_45_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X48Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_cy(44),
      O => sdft_im64_mult0000_45_CYINIT_12998
    );
  sdft_im64_mult0000_45_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X48Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_28,
      O => sdft_im64_mult0000_45_CY0F_12997
    );
  sdft_im64_mult0000_45_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X48Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_lut(45),
      O => sdft_im64_mult0000_45_CYSELF_12985
    );
  sdft_im64_mult0000_45_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_45_XORG_12987,
      O => sdft_im64_mult0000(46)
    );
  sdft_im64_mult0000_45_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X48Y53"
    )
    port map (
      I0 => sdft_Mmult_im64_mult00000_Madd_cy(45),
      I1 => sdft_Mmult_im64_mult00000_Madd_lut(46),
      O => sdft_im64_mult0000_45_XORG_12987
    );
  sdft_im64_mult0000_45_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X48Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_cy(44),
      O => sdft_im64_mult0000_45_FASTCARRY_12982
    );
  sdft_im64_mult0000_45_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X48Y53"
    )
    port map (
      I0 => sdft_im64_mult0000_45_CYSELG_12971,
      I1 => sdft_im64_mult0000_45_CYSELF_12985,
      O => sdft_im64_mult0000_45_CYAND_12983
    );
  sdft_im64_mult0000_45_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X48Y53"
    )
    port map (
      IA => sdft_im64_mult0000_45_CYMUXG2_12981,
      IB => sdft_im64_mult0000_45_FASTCARRY_12982,
      SEL => sdft_im64_mult0000_45_CYAND_12983,
      O => sdft_im64_mult0000_45_CYMUXFAST_12984
    );
  sdft_im64_mult0000_45_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y53"
    )
    port map (
      IA => sdft_im64_mult0000_45_CY0G_12979,
      IB => sdft_im64_mult0000_45_CYMUXF2_12980,
      SEL => sdft_im64_mult0000_45_CYSELG_12971,
      O => sdft_im64_mult0000_45_CYMUXG2_12981
    );
  sdft_im64_mult0000_45_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X48Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_29,
      O => sdft_im64_mult0000_45_CY0G_12979
    );
  sdft_im64_mult0000_45_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X48Y53",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_lut(46),
      O => sdft_im64_mult0000_45_CYSELG_12971
    );
  sdft_im64_mult0000_47_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_47_XORF_13014,
      O => sdft_im64_mult0000(47)
    );
  sdft_im64_mult0000_47_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X48Y54"
    )
    port map (
      I0 => sdft_im64_mult0000_47_CYINIT_13013,
      I1 => sdft_Mmult_im64_mult00000_Madd_lut(47),
      O => sdft_im64_mult0000_47_XORF_13014
    );
  sdft_im64_mult0000_47_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X48Y54",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_45_CYMUXFAST_12984,
      O => sdft_im64_mult0000_47_CYINIT_13013
    );
  sdft_re64_mult0001_17_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y66",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_17_XORF_13050,
      O => sdft_re64_mult0001(17)
    );
  sdft_re64_mult0001_17_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X50Y66"
    )
    port map (
      I0 => sdft_re64_mult0001_17_CYINIT_13049,
      I1 => sdft_Mmult_re64_mult00010_Madd_lut(17),
      O => sdft_re64_mult0001_17_XORF_13050
    );
  sdft_re64_mult0001_17_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X50Y66"
    )
    port map (
      IA => sdft_re64_mult0001_17_CY0F_13048,
      IB => sdft_re64_mult0001_17_CYINIT_13049,
      SEL => sdft_re64_mult0001_17_CYSELF_13040,
      O => sdft_Mmult_re64_mult00010_Madd_cy(17)
    );
  sdft_re64_mult0001_17_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X50Y66",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_17_BXINV_13038,
      O => sdft_re64_mult0001_17_CYINIT_13049
    );
  sdft_re64_mult0001_17_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X50Y66",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_0,
      O => sdft_re64_mult0001_17_CY0F_13048
    );
  sdft_re64_mult0001_17_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X50Y66",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_lut(17),
      O => sdft_re64_mult0001_17_CYSELF_13040
    );
  sdft_re64_mult0001_17_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y66",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_re64_mult0001_17_BXINV_13038
    );
  sdft_re64_mult0001_17_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y66",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_17_XORG_13036,
      O => sdft_re64_mult0001(18)
    );
  sdft_re64_mult0001_17_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X50Y66"
    )
    port map (
      I0 => sdft_Mmult_re64_mult00010_Madd_cy(17),
      I1 => sdft_Mmult_re64_mult00010_Madd_lut(18),
      O => sdft_re64_mult0001_17_XORG_13036
    );
  sdft_re64_mult0001_17_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y66",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_17_CYMUXG_13035,
      O => sdft_Mmult_re64_mult00010_Madd_cy(18)
    );
  sdft_re64_mult0001_17_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X50Y66"
    )
    port map (
      IA => sdft_re64_mult0001_17_CY0G_13033,
      IB => sdft_Mmult_re64_mult00010_Madd_cy(17),
      SEL => sdft_re64_mult0001_17_CYSELG_13025,
      O => sdft_re64_mult0001_17_CYMUXG_13035
    );
  sdft_re64_mult0001_17_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X50Y66",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_1,
      O => sdft_re64_mult0001_17_CY0G_13033
    );
  sdft_re64_mult0001_17_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X50Y66",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_lut(18),
      O => sdft_re64_mult0001_17_CYSELG_13025
    );
  sdft_re64_mult0001_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_23_XORF_13167,
      O => sdft_re64_mult0001(23)
    );
  sdft_re64_mult0001_23_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X50Y69"
    )
    port map (
      I0 => sdft_re64_mult0001_23_CYINIT_13166,
      I1 => sdft_Mmult_re64_mult00010_Madd_lut(23),
      O => sdft_re64_mult0001_23_XORF_13167
    );
  sdft_re64_mult0001_23_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X50Y69"
    )
    port map (
      IA => sdft_re64_mult0001_23_CY0F_13165,
      IB => sdft_re64_mult0001_23_CYINIT_13166,
      SEL => sdft_re64_mult0001_23_CYSELF_13153,
      O => sdft_Mmult_re64_mult00010_Madd_cy(23)
    );
  sdft_re64_mult0001_23_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X50Y69"
    )
    port map (
      IA => sdft_re64_mult0001_23_CY0F_13165,
      IB => sdft_re64_mult0001_23_CY0F_13165,
      SEL => sdft_re64_mult0001_23_CYSELF_13153,
      O => sdft_re64_mult0001_23_CYMUXF2_13148
    );
  sdft_re64_mult0001_23_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X50Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_cy(22),
      O => sdft_re64_mult0001_23_CYINIT_13166
    );
  sdft_re64_mult0001_23_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X50Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_6,
      O => sdft_re64_mult0001_23_CY0F_13165
    );
  sdft_re64_mult0001_23_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X50Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_lut(23),
      O => sdft_re64_mult0001_23_CYSELF_13153
    );
  sdft_re64_mult0001_23_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_23_XORG_13155,
      O => sdft_re64_mult0001(24)
    );
  sdft_re64_mult0001_23_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X50Y69"
    )
    port map (
      I0 => sdft_Mmult_re64_mult00010_Madd_cy(23),
      I1 => sdft_Mmult_re64_mult00010_Madd_lut(24),
      O => sdft_re64_mult0001_23_XORG_13155
    );
  sdft_re64_mult0001_23_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_23_CYMUXFAST_13152,
      O => sdft_Mmult_re64_mult00010_Madd_cy(24)
    );
  sdft_re64_mult0001_23_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X50Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_cy(22),
      O => sdft_re64_mult0001_23_FASTCARRY_13150
    );
  sdft_re64_mult0001_23_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X50Y69"
    )
    port map (
      I0 => sdft_re64_mult0001_23_CYSELG_13139,
      I1 => sdft_re64_mult0001_23_CYSELF_13153,
      O => sdft_re64_mult0001_23_CYAND_13151
    );
  sdft_re64_mult0001_23_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X50Y69"
    )
    port map (
      IA => sdft_re64_mult0001_23_CYMUXG2_13149,
      IB => sdft_re64_mult0001_23_FASTCARRY_13150,
      SEL => sdft_re64_mult0001_23_CYAND_13151,
      O => sdft_re64_mult0001_23_CYMUXFAST_13152
    );
  sdft_re64_mult0001_23_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X50Y69"
    )
    port map (
      IA => sdft_re64_mult0001_23_CY0G_13147,
      IB => sdft_re64_mult0001_23_CYMUXF2_13148,
      SEL => sdft_re64_mult0001_23_CYSELG_13139,
      O => sdft_re64_mult0001_23_CYMUXG2_13149
    );
  sdft_re64_mult0001_23_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X50Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_7,
      O => sdft_re64_mult0001_23_CY0G_13147
    );
  sdft_re64_mult0001_23_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X50Y69",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_lut(24),
      O => sdft_re64_mult0001_23_CYSELG_13139
    );
  sdft_re64_mult0001_33_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_33_XORF_13362,
      O => sdft_re64_mult0001(33)
    );
  sdft_re64_mult0001_33_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X50Y74"
    )
    port map (
      I0 => sdft_re64_mult0001_33_CYINIT_13361,
      I1 => sdft_Mmult_re64_mult00010_Madd_lut(33),
      O => sdft_re64_mult0001_33_XORF_13362
    );
  sdft_re64_mult0001_33_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X50Y74"
    )
    port map (
      IA => sdft_re64_mult0001_33_CY0F_13360,
      IB => sdft_re64_mult0001_33_CYINIT_13361,
      SEL => sdft_re64_mult0001_33_CYSELF_13348,
      O => sdft_Mmult_re64_mult00010_Madd_cy(33)
    );
  sdft_re64_mult0001_33_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X50Y74"
    )
    port map (
      IA => sdft_re64_mult0001_33_CY0F_13360,
      IB => sdft_re64_mult0001_33_CY0F_13360,
      SEL => sdft_re64_mult0001_33_CYSELF_13348,
      O => sdft_re64_mult0001_33_CYMUXF2_13343
    );
  sdft_re64_mult0001_33_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X50Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_cy(32),
      O => sdft_re64_mult0001_33_CYINIT_13361
    );
  sdft_re64_mult0001_33_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X50Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_16,
      O => sdft_re64_mult0001_33_CY0F_13360
    );
  sdft_re64_mult0001_33_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X50Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_lut(33),
      O => sdft_re64_mult0001_33_CYSELF_13348
    );
  sdft_re64_mult0001_33_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_33_XORG_13350,
      O => sdft_re64_mult0001(34)
    );
  sdft_re64_mult0001_33_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X50Y74"
    )
    port map (
      I0 => sdft_Mmult_re64_mult00010_Madd_cy(33),
      I1 => sdft_Mmult_re64_mult00010_Madd_lut(34),
      O => sdft_re64_mult0001_33_XORG_13350
    );
  sdft_re64_mult0001_33_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_33_CYMUXFAST_13347,
      O => sdft_Mmult_re64_mult00010_Madd_cy(34)
    );
  sdft_re64_mult0001_33_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X50Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_cy(32),
      O => sdft_re64_mult0001_33_FASTCARRY_13345
    );
  sdft_re64_mult0001_33_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X50Y74"
    )
    port map (
      I0 => sdft_re64_mult0001_33_CYSELG_13334,
      I1 => sdft_re64_mult0001_33_CYSELF_13348,
      O => sdft_re64_mult0001_33_CYAND_13346
    );
  sdft_re64_mult0001_33_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X50Y74"
    )
    port map (
      IA => sdft_re64_mult0001_33_CYMUXG2_13344,
      IB => sdft_re64_mult0001_33_FASTCARRY_13345,
      SEL => sdft_re64_mult0001_33_CYAND_13346,
      O => sdft_re64_mult0001_33_CYMUXFAST_13347
    );
  sdft_re64_mult0001_33_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X50Y74"
    )
    port map (
      IA => sdft_re64_mult0001_33_CY0G_13342,
      IB => sdft_re64_mult0001_33_CYMUXF2_13343,
      SEL => sdft_re64_mult0001_33_CYSELG_13334,
      O => sdft_re64_mult0001_33_CYMUXG2_13344
    );
  sdft_re64_mult0001_33_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X50Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_17,
      O => sdft_re64_mult0001_33_CY0G_13342
    );
  sdft_re64_mult0001_33_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X50Y74",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_lut(34),
      O => sdft_re64_mult0001_33_CYSELG_13334
    );
  sdft_re64_mult0001_35_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_35_XORF_13401,
      O => sdft_re64_mult0001(35)
    );
  sdft_re64_mult0001_35_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X50Y75"
    )
    port map (
      I0 => sdft_re64_mult0001_35_CYINIT_13400,
      I1 => sdft_Mmult_re64_mult00010_Madd_lut(35),
      O => sdft_re64_mult0001_35_XORF_13401
    );
  sdft_re64_mult0001_35_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X50Y75"
    )
    port map (
      IA => sdft_re64_mult0001_35_CY0F_13399,
      IB => sdft_re64_mult0001_35_CYINIT_13400,
      SEL => sdft_re64_mult0001_35_CYSELF_13387,
      O => sdft_Mmult_re64_mult00010_Madd_cy(35)
    );
  sdft_re64_mult0001_35_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X50Y75"
    )
    port map (
      IA => sdft_re64_mult0001_35_CY0F_13399,
      IB => sdft_re64_mult0001_35_CY0F_13399,
      SEL => sdft_re64_mult0001_35_CYSELF_13387,
      O => sdft_re64_mult0001_35_CYMUXF2_13382
    );
  sdft_re64_mult0001_35_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X50Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_cy(34),
      O => sdft_re64_mult0001_35_CYINIT_13400
    );
  sdft_re64_mult0001_35_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X50Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_18,
      O => sdft_re64_mult0001_35_CY0F_13399
    );
  sdft_re64_mult0001_35_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X50Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_lut(35),
      O => sdft_re64_mult0001_35_CYSELF_13387
    );
  sdft_re64_mult0001_35_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_35_XORG_13389,
      O => sdft_re64_mult0001(36)
    );
  sdft_re64_mult0001_35_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X50Y75"
    )
    port map (
      I0 => sdft_Mmult_re64_mult00010_Madd_cy(35),
      I1 => sdft_Mmult_re64_mult00010_Madd_lut(36),
      O => sdft_re64_mult0001_35_XORG_13389
    );
  sdft_re64_mult0001_35_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_35_CYMUXFAST_13386,
      O => sdft_Mmult_re64_mult00010_Madd_cy(36)
    );
  sdft_re64_mult0001_35_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X50Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_cy(34),
      O => sdft_re64_mult0001_35_FASTCARRY_13384
    );
  sdft_re64_mult0001_35_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X50Y75"
    )
    port map (
      I0 => sdft_re64_mult0001_35_CYSELG_13373,
      I1 => sdft_re64_mult0001_35_CYSELF_13387,
      O => sdft_re64_mult0001_35_CYAND_13385
    );
  sdft_re64_mult0001_35_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X50Y75"
    )
    port map (
      IA => sdft_re64_mult0001_35_CYMUXG2_13383,
      IB => sdft_re64_mult0001_35_FASTCARRY_13384,
      SEL => sdft_re64_mult0001_35_CYAND_13385,
      O => sdft_re64_mult0001_35_CYMUXFAST_13386
    );
  sdft_re64_mult0001_35_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X50Y75"
    )
    port map (
      IA => sdft_re64_mult0001_35_CY0G_13381,
      IB => sdft_re64_mult0001_35_CYMUXF2_13382,
      SEL => sdft_re64_mult0001_35_CYSELG_13373,
      O => sdft_re64_mult0001_35_CYMUXG2_13383
    );
  sdft_re64_mult0001_35_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X50Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_19,
      O => sdft_re64_mult0001_35_CY0G_13381
    );
  sdft_re64_mult0001_35_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X50Y75",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_lut(36),
      O => sdft_re64_mult0001_35_CYSELG_13373
    );
  sdft_re64_mult0001_45_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_45_XORF_13596,
      O => sdft_re64_mult0001(45)
    );
  sdft_re64_mult0001_45_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X50Y80"
    )
    port map (
      I0 => sdft_re64_mult0001_45_CYINIT_13595,
      I1 => sdft_Mmult_re64_mult00010_Madd_lut(45),
      O => sdft_re64_mult0001_45_XORF_13596
    );
  sdft_re64_mult0001_45_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X50Y80"
    )
    port map (
      IA => sdft_re64_mult0001_45_CY0F_13594,
      IB => sdft_re64_mult0001_45_CYINIT_13595,
      SEL => sdft_re64_mult0001_45_CYSELF_13582,
      O => sdft_Mmult_re64_mult00010_Madd_cy(45)
    );
  sdft_re64_mult0001_45_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X50Y80"
    )
    port map (
      IA => sdft_re64_mult0001_45_CY0F_13594,
      IB => sdft_re64_mult0001_45_CY0F_13594,
      SEL => sdft_re64_mult0001_45_CYSELF_13582,
      O => sdft_re64_mult0001_45_CYMUXF2_13577
    );
  sdft_re64_mult0001_45_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X50Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_cy(44),
      O => sdft_re64_mult0001_45_CYINIT_13595
    );
  sdft_re64_mult0001_45_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X50Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_28,
      O => sdft_re64_mult0001_45_CY0F_13594
    );
  sdft_re64_mult0001_45_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X50Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_lut(45),
      O => sdft_re64_mult0001_45_CYSELF_13582
    );
  sdft_re64_mult0001_45_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_45_XORG_13584,
      O => sdft_re64_mult0001(46)
    );
  sdft_re64_mult0001_45_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X50Y80"
    )
    port map (
      I0 => sdft_Mmult_re64_mult00010_Madd_cy(45),
      I1 => sdft_Mmult_re64_mult00010_Madd_lut(46),
      O => sdft_re64_mult0001_45_XORG_13584
    );
  sdft_re64_mult0001_45_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X50Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_cy(44),
      O => sdft_re64_mult0001_45_FASTCARRY_13579
    );
  sdft_re64_mult0001_45_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X50Y80"
    )
    port map (
      I0 => sdft_re64_mult0001_45_CYSELG_13568,
      I1 => sdft_re64_mult0001_45_CYSELF_13582,
      O => sdft_re64_mult0001_45_CYAND_13580
    );
  sdft_re64_mult0001_45_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X50Y80"
    )
    port map (
      IA => sdft_re64_mult0001_45_CYMUXG2_13578,
      IB => sdft_re64_mult0001_45_FASTCARRY_13579,
      SEL => sdft_re64_mult0001_45_CYAND_13580,
      O => sdft_re64_mult0001_45_CYMUXFAST_13581
    );
  sdft_re64_mult0001_45_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X50Y80"
    )
    port map (
      IA => sdft_re64_mult0001_45_CY0G_13576,
      IB => sdft_re64_mult0001_45_CYMUXF2_13577,
      SEL => sdft_re64_mult0001_45_CYSELG_13568,
      O => sdft_re64_mult0001_45_CYMUXG2_13578
    );
  sdft_re64_mult0001_45_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X50Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_29,
      O => sdft_re64_mult0001_45_CY0G_13576
    );
  sdft_re64_mult0001_45_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X50Y80",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_lut(46),
      O => sdft_re64_mult0001_45_CYSELG_13568
    );
  sdft_re64_mult0001_43_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_43_XORF_13557,
      O => sdft_re64_mult0001(43)
    );
  sdft_re64_mult0001_43_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X50Y79"
    )
    port map (
      I0 => sdft_re64_mult0001_43_CYINIT_13556,
      I1 => sdft_Mmult_re64_mult00010_Madd_lut(43),
      O => sdft_re64_mult0001_43_XORF_13557
    );
  sdft_re64_mult0001_43_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X50Y79"
    )
    port map (
      IA => sdft_re64_mult0001_43_CY0F_13555,
      IB => sdft_re64_mult0001_43_CYINIT_13556,
      SEL => sdft_re64_mult0001_43_CYSELF_13543,
      O => sdft_Mmult_re64_mult00010_Madd_cy(43)
    );
  sdft_re64_mult0001_43_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X50Y79"
    )
    port map (
      IA => sdft_re64_mult0001_43_CY0F_13555,
      IB => sdft_re64_mult0001_43_CY0F_13555,
      SEL => sdft_re64_mult0001_43_CYSELF_13543,
      O => sdft_re64_mult0001_43_CYMUXF2_13538
    );
  sdft_re64_mult0001_43_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X50Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_cy(42),
      O => sdft_re64_mult0001_43_CYINIT_13556
    );
  sdft_re64_mult0001_43_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X50Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_26,
      O => sdft_re64_mult0001_43_CY0F_13555
    );
  sdft_re64_mult0001_43_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X50Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_lut(43),
      O => sdft_re64_mult0001_43_CYSELF_13543
    );
  sdft_re64_mult0001_43_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_43_XORG_13545,
      O => sdft_re64_mult0001(44)
    );
  sdft_re64_mult0001_43_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X50Y79"
    )
    port map (
      I0 => sdft_Mmult_re64_mult00010_Madd_cy(43),
      I1 => sdft_Mmult_re64_mult00010_Madd_lut(44),
      O => sdft_re64_mult0001_43_XORG_13545
    );
  sdft_re64_mult0001_43_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_43_CYMUXFAST_13542,
      O => sdft_Mmult_re64_mult00010_Madd_cy(44)
    );
  sdft_re64_mult0001_43_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X50Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_cy(42),
      O => sdft_re64_mult0001_43_FASTCARRY_13540
    );
  sdft_re64_mult0001_43_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X50Y79"
    )
    port map (
      I0 => sdft_re64_mult0001_43_CYSELG_13529,
      I1 => sdft_re64_mult0001_43_CYSELF_13543,
      O => sdft_re64_mult0001_43_CYAND_13541
    );
  sdft_re64_mult0001_43_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X50Y79"
    )
    port map (
      IA => sdft_re64_mult0001_43_CYMUXG2_13539,
      IB => sdft_re64_mult0001_43_FASTCARRY_13540,
      SEL => sdft_re64_mult0001_43_CYAND_13541,
      O => sdft_re64_mult0001_43_CYMUXFAST_13542
    );
  sdft_re64_mult0001_43_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X50Y79"
    )
    port map (
      IA => sdft_re64_mult0001_43_CY0G_13537,
      IB => sdft_re64_mult0001_43_CYMUXF2_13538,
      SEL => sdft_re64_mult0001_43_CYSELG_13529,
      O => sdft_re64_mult0001_43_CYMUXG2_13539
    );
  sdft_re64_mult0001_43_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X50Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_27,
      O => sdft_re64_mult0001_43_CY0G_13537
    );
  sdft_re64_mult0001_43_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X50Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_lut(44),
      O => sdft_re64_mult0001_43_CYSELG_13529
    );
  sdft_re64_mult0001_41_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_41_XORF_13518,
      O => sdft_re64_mult0001(41)
    );
  sdft_re64_mult0001_41_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X50Y78"
    )
    port map (
      I0 => sdft_re64_mult0001_41_CYINIT_13517,
      I1 => sdft_Mmult_re64_mult00010_Madd_lut(41),
      O => sdft_re64_mult0001_41_XORF_13518
    );
  sdft_re64_mult0001_41_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X50Y78"
    )
    port map (
      IA => sdft_re64_mult0001_41_CY0F_13516,
      IB => sdft_re64_mult0001_41_CYINIT_13517,
      SEL => sdft_re64_mult0001_41_CYSELF_13504,
      O => sdft_Mmult_re64_mult00010_Madd_cy(41)
    );
  sdft_re64_mult0001_41_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X50Y78"
    )
    port map (
      IA => sdft_re64_mult0001_41_CY0F_13516,
      IB => sdft_re64_mult0001_41_CY0F_13516,
      SEL => sdft_re64_mult0001_41_CYSELF_13504,
      O => sdft_re64_mult0001_41_CYMUXF2_13499
    );
  sdft_re64_mult0001_41_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X50Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_cy(40),
      O => sdft_re64_mult0001_41_CYINIT_13517
    );
  sdft_re64_mult0001_41_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X50Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_24,
      O => sdft_re64_mult0001_41_CY0F_13516
    );
  sdft_re64_mult0001_41_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X50Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_lut(41),
      O => sdft_re64_mult0001_41_CYSELF_13504
    );
  sdft_re64_mult0001_41_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_41_XORG_13506,
      O => sdft_re64_mult0001(42)
    );
  sdft_re64_mult0001_41_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X50Y78"
    )
    port map (
      I0 => sdft_Mmult_re64_mult00010_Madd_cy(41),
      I1 => sdft_Mmult_re64_mult00010_Madd_lut(42),
      O => sdft_re64_mult0001_41_XORG_13506
    );
  sdft_re64_mult0001_41_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_41_CYMUXFAST_13503,
      O => sdft_Mmult_re64_mult00010_Madd_cy(42)
    );
  sdft_re64_mult0001_41_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X50Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_cy(40),
      O => sdft_re64_mult0001_41_FASTCARRY_13501
    );
  sdft_re64_mult0001_41_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X50Y78"
    )
    port map (
      I0 => sdft_re64_mult0001_41_CYSELG_13490,
      I1 => sdft_re64_mult0001_41_CYSELF_13504,
      O => sdft_re64_mult0001_41_CYAND_13502
    );
  sdft_re64_mult0001_41_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X50Y78"
    )
    port map (
      IA => sdft_re64_mult0001_41_CYMUXG2_13500,
      IB => sdft_re64_mult0001_41_FASTCARRY_13501,
      SEL => sdft_re64_mult0001_41_CYAND_13502,
      O => sdft_re64_mult0001_41_CYMUXFAST_13503
    );
  sdft_re64_mult0001_41_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X50Y78"
    )
    port map (
      IA => sdft_re64_mult0001_41_CY0G_13498,
      IB => sdft_re64_mult0001_41_CYMUXF2_13499,
      SEL => sdft_re64_mult0001_41_CYSELG_13490,
      O => sdft_re64_mult0001_41_CYMUXG2_13500
    );
  sdft_re64_mult0001_41_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X50Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_25,
      O => sdft_re64_mult0001_41_CY0G_13498
    );
  sdft_re64_mult0001_41_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X50Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_lut(42),
      O => sdft_re64_mult0001_41_CYSELG_13490
    );
  sdft_re64_mult0001_47_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y81",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_47_XORF_13611,
      O => sdft_re64_mult0001(47)
    );
  sdft_re64_mult0001_47_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X50Y81"
    )
    port map (
      I0 => sdft_re64_mult0001_47_CYINIT_13610,
      I1 => sdft_Mmult_re64_mult00010_Madd_lut(47),
      O => sdft_re64_mult0001_47_XORF_13611
    );
  sdft_re64_mult0001_47_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X50Y81",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_45_CYMUXFAST_13581,
      O => sdft_re64_mult0001_47_CYINIT_13610
    );
  sdft_re64_mult0001_37_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_37_XORF_13440,
      O => sdft_re64_mult0001(37)
    );
  sdft_re64_mult0001_37_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X50Y76"
    )
    port map (
      I0 => sdft_re64_mult0001_37_CYINIT_13439,
      I1 => sdft_Mmult_re64_mult00010_Madd_lut(37),
      O => sdft_re64_mult0001_37_XORF_13440
    );
  sdft_re64_mult0001_37_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X50Y76"
    )
    port map (
      IA => sdft_re64_mult0001_37_CY0F_13438,
      IB => sdft_re64_mult0001_37_CYINIT_13439,
      SEL => sdft_re64_mult0001_37_CYSELF_13426,
      O => sdft_Mmult_re64_mult00010_Madd_cy(37)
    );
  sdft_re64_mult0001_37_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X50Y76"
    )
    port map (
      IA => sdft_re64_mult0001_37_CY0F_13438,
      IB => sdft_re64_mult0001_37_CY0F_13438,
      SEL => sdft_re64_mult0001_37_CYSELF_13426,
      O => sdft_re64_mult0001_37_CYMUXF2_13421
    );
  sdft_re64_mult0001_37_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X50Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_cy(36),
      O => sdft_re64_mult0001_37_CYINIT_13439
    );
  sdft_re64_mult0001_37_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X50Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_20,
      O => sdft_re64_mult0001_37_CY0F_13438
    );
  sdft_re64_mult0001_37_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X50Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_lut(37),
      O => sdft_re64_mult0001_37_CYSELF_13426
    );
  sdft_re64_mult0001_37_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_37_XORG_13428,
      O => sdft_re64_mult0001(38)
    );
  sdft_re64_mult0001_37_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X50Y76"
    )
    port map (
      I0 => sdft_Mmult_re64_mult00010_Madd_cy(37),
      I1 => sdft_Mmult_re64_mult00010_Madd_lut(38),
      O => sdft_re64_mult0001_37_XORG_13428
    );
  sdft_re64_mult0001_37_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_37_CYMUXFAST_13425,
      O => sdft_Mmult_re64_mult00010_Madd_cy(38)
    );
  sdft_re64_mult0001_37_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X50Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_cy(36),
      O => sdft_re64_mult0001_37_FASTCARRY_13423
    );
  sdft_re64_mult0001_37_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X50Y76"
    )
    port map (
      I0 => sdft_re64_mult0001_37_CYSELG_13412,
      I1 => sdft_re64_mult0001_37_CYSELF_13426,
      O => sdft_re64_mult0001_37_CYAND_13424
    );
  sdft_re64_mult0001_37_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X50Y76"
    )
    port map (
      IA => sdft_re64_mult0001_37_CYMUXG2_13422,
      IB => sdft_re64_mult0001_37_FASTCARRY_13423,
      SEL => sdft_re64_mult0001_37_CYAND_13424,
      O => sdft_re64_mult0001_37_CYMUXFAST_13425
    );
  sdft_re64_mult0001_37_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X50Y76"
    )
    port map (
      IA => sdft_re64_mult0001_37_CY0G_13420,
      IB => sdft_re64_mult0001_37_CYMUXF2_13421,
      SEL => sdft_re64_mult0001_37_CYSELG_13412,
      O => sdft_re64_mult0001_37_CYMUXG2_13422
    );
  sdft_re64_mult0001_37_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X50Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_21,
      O => sdft_re64_mult0001_37_CY0G_13420
    );
  sdft_re64_mult0001_37_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X50Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_lut(38),
      O => sdft_re64_mult0001_37_CYSELG_13412
    );
  sdft_re64_mult0001_39_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_39_XORF_13479,
      O => sdft_re64_mult0001(39)
    );
  sdft_re64_mult0001_39_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X50Y77"
    )
    port map (
      I0 => sdft_re64_mult0001_39_CYINIT_13478,
      I1 => sdft_Mmult_re64_mult00010_Madd_lut(39),
      O => sdft_re64_mult0001_39_XORF_13479
    );
  sdft_re64_mult0001_39_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X50Y77"
    )
    port map (
      IA => sdft_re64_mult0001_39_CY0F_13477,
      IB => sdft_re64_mult0001_39_CYINIT_13478,
      SEL => sdft_re64_mult0001_39_CYSELF_13465,
      O => sdft_Mmult_re64_mult00010_Madd_cy(39)
    );
  sdft_re64_mult0001_39_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X50Y77"
    )
    port map (
      IA => sdft_re64_mult0001_39_CY0F_13477,
      IB => sdft_re64_mult0001_39_CY0F_13477,
      SEL => sdft_re64_mult0001_39_CYSELF_13465,
      O => sdft_re64_mult0001_39_CYMUXF2_13460
    );
  sdft_re64_mult0001_39_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X50Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_cy(38),
      O => sdft_re64_mult0001_39_CYINIT_13478
    );
  sdft_re64_mult0001_39_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X50Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_22,
      O => sdft_re64_mult0001_39_CY0F_13477
    );
  sdft_re64_mult0001_39_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X50Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_lut(39),
      O => sdft_re64_mult0001_39_CYSELF_13465
    );
  sdft_re64_mult0001_39_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_39_XORG_13467,
      O => sdft_re64_mult0001(40)
    );
  sdft_re64_mult0001_39_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X50Y77"
    )
    port map (
      I0 => sdft_Mmult_re64_mult00010_Madd_cy(39),
      I1 => sdft_Mmult_re64_mult00010_Madd_lut(40),
      O => sdft_re64_mult0001_39_XORG_13467
    );
  sdft_re64_mult0001_39_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_39_CYMUXFAST_13464,
      O => sdft_Mmult_re64_mult00010_Madd_cy(40)
    );
  sdft_re64_mult0001_39_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X50Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_cy(38),
      O => sdft_re64_mult0001_39_FASTCARRY_13462
    );
  sdft_re64_mult0001_39_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X50Y77"
    )
    port map (
      I0 => sdft_re64_mult0001_39_CYSELG_13451,
      I1 => sdft_re64_mult0001_39_CYSELF_13465,
      O => sdft_re64_mult0001_39_CYAND_13463
    );
  sdft_re64_mult0001_39_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X50Y77"
    )
    port map (
      IA => sdft_re64_mult0001_39_CYMUXG2_13461,
      IB => sdft_re64_mult0001_39_FASTCARRY_13462,
      SEL => sdft_re64_mult0001_39_CYAND_13463,
      O => sdft_re64_mult0001_39_CYMUXFAST_13464
    );
  sdft_re64_mult0001_39_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X50Y77"
    )
    port map (
      IA => sdft_re64_mult0001_39_CY0G_13459,
      IB => sdft_re64_mult0001_39_CYMUXF2_13460,
      SEL => sdft_re64_mult0001_39_CYSELG_13451,
      O => sdft_re64_mult0001_39_CYMUXG2_13461
    );
  sdft_re64_mult0001_39_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X50Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_23,
      O => sdft_re64_mult0001_39_CY0G_13459
    );
  sdft_re64_mult0001_39_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X50Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_lut(40),
      O => sdft_re64_mult0001_39_CYSELG_13451
    );
  sdft_re64_mult0001_31_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_31_XORF_13323,
      O => sdft_re64_mult0001(31)
    );
  sdft_re64_mult0001_31_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X50Y73"
    )
    port map (
      I0 => sdft_re64_mult0001_31_CYINIT_13322,
      I1 => sdft_Mmult_re64_mult00010_Madd_lut(31),
      O => sdft_re64_mult0001_31_XORF_13323
    );
  sdft_re64_mult0001_31_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X50Y73"
    )
    port map (
      IA => sdft_re64_mult0001_31_CY0F_13321,
      IB => sdft_re64_mult0001_31_CYINIT_13322,
      SEL => sdft_re64_mult0001_31_CYSELF_13309,
      O => sdft_Mmult_re64_mult00010_Madd_cy(31)
    );
  sdft_re64_mult0001_31_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X50Y73"
    )
    port map (
      IA => sdft_re64_mult0001_31_CY0F_13321,
      IB => sdft_re64_mult0001_31_CY0F_13321,
      SEL => sdft_re64_mult0001_31_CYSELF_13309,
      O => sdft_re64_mult0001_31_CYMUXF2_13304
    );
  sdft_re64_mult0001_31_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X50Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_cy(30),
      O => sdft_re64_mult0001_31_CYINIT_13322
    );
  sdft_re64_mult0001_31_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X50Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_14,
      O => sdft_re64_mult0001_31_CY0F_13321
    );
  sdft_re64_mult0001_31_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X50Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_lut(31),
      O => sdft_re64_mult0001_31_CYSELF_13309
    );
  sdft_re64_mult0001_31_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_31_XORG_13311,
      O => sdft_re64_mult0001(32)
    );
  sdft_re64_mult0001_31_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X50Y73"
    )
    port map (
      I0 => sdft_Mmult_re64_mult00010_Madd_cy(31),
      I1 => sdft_Mmult_re64_mult00010_Madd_lut(32),
      O => sdft_re64_mult0001_31_XORG_13311
    );
  sdft_re64_mult0001_31_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_re64_mult0001_31_CYMUXFAST_13308,
      O => sdft_Mmult_re64_mult00010_Madd_cy(32)
    );
  sdft_re64_mult0001_31_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X50Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_cy(30),
      O => sdft_re64_mult0001_31_FASTCARRY_13306
    );
  sdft_re64_mult0001_31_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X50Y73"
    )
    port map (
      I0 => sdft_re64_mult0001_31_CYSELG_13295,
      I1 => sdft_re64_mult0001_31_CYSELF_13309,
      O => sdft_re64_mult0001_31_CYAND_13307
    );
  sdft_re64_mult0001_31_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X50Y73"
    )
    port map (
      IA => sdft_re64_mult0001_31_CYMUXG2_13305,
      IB => sdft_re64_mult0001_31_FASTCARRY_13306,
      SEL => sdft_re64_mult0001_31_CYAND_13307,
      O => sdft_re64_mult0001_31_CYMUXFAST_13308
    );
  sdft_re64_mult0001_31_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X50Y73"
    )
    port map (
      IA => sdft_re64_mult0001_31_CY0G_13303,
      IB => sdft_re64_mult0001_31_CYMUXF2_13304,
      SEL => sdft_re64_mult0001_31_CYSELG_13295,
      O => sdft_re64_mult0001_31_CYMUXG2_13305
    );
  sdft_re64_mult0001_31_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X50Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_15,
      O => sdft_re64_mult0001_31_CY0G_13303
    );
  sdft_re64_mult0001_31_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X50Y73",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult00010_Madd_lut(32),
      O => sdft_re64_mult0001_31_CYSELG_13295
    );
  data_7_IBUF : X_BUF
    generic map(
      LOC => "IPAD35",
      PATHPULSE => 798 ps
    )
    port map (
      I => data(7),
      O => data_7_INBUF
    );
  data_9_IBUF : X_BUF
    generic map(
      LOC => "PAD37",
      PATHPULSE => 798 ps
    )
    port map (
      I => data(9),
      O => data_9_INBUF
    );
  data_10_IBUF : X_BUF
    generic map(
      LOC => "PAD32",
      PATHPULSE => 798 ps
    )
    port map (
      I => data(10),
      O => data_10_INBUF
    );
  output_value_re_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD48"
    )
    port map (
      I => output_value_re_14_O,
      O => output_value_re(14)
    );
  output_value_re_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD45"
    )
    port map (
      I => output_value_re_12_O,
      O => output_value_re(12)
    );
  output_value_re_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD49"
    )
    port map (
      I => output_value_re_13_O,
      O => output_value_re(13)
    );
  data_11_IBUF : X_BUF
    generic map(
      LOC => "PAD31",
      PATHPULSE => 798 ps
    )
    port map (
      I => data(11),
      O => data_11_INBUF
    );
  data_1_IBUF : X_BUF
    generic map(
      LOC => "PAD52",
      PATHPULSE => 798 ps
    )
    port map (
      I => data(1),
      O => data_1_INBUF
    );
  data_2_IBUF : X_BUF
    generic map(
      LOC => "PAD53",
      PATHPULSE => 798 ps
    )
    port map (
      I => data(2),
      O => data_2_INBUF
    );
  Inst_dcm_CLKIN_IBUFG_INST : X_BUF
    generic map(
      LOC => "IPAD28",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk,
      O => clk_INBUF
    );
  data_5_IBUF : X_BUF
    generic map(
      LOC => "IPAD42",
      PATHPULSE => 798 ps
    )
    port map (
      I => data(5),
      O => data_5_INBUF
    );
  data_3_IBUF : X_BUF
    generic map(
      LOC => "IPAD46",
      PATHPULSE => 798 ps
    )
    port map (
      I => data(3),
      O => data_3_INBUF
    );
  data_12_IBUF : X_BUF
    generic map(
      LOC => "PAD50",
      PATHPULSE => 798 ps
    )
    port map (
      I => data(12),
      O => data_12_INBUF
    );
  output_value_re_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD44"
    )
    port map (
      I => output_value_re_10_O,
      O => output_value_re(10)
    );
  output_value_re_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD57"
    )
    port map (
      I => output_value_re_15_O,
      O => output_value_re(15)
    );
  data_0_IBUF : X_BUF
    generic map(
      LOC => "PAD40",
      PATHPULSE => 798 ps
    )
    port map (
      I => data(0),
      O => data_0_INBUF
    );
  output_value_re_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD110"
    )
    port map (
      I => output_value_re_11_O,
      O => output_value_re(11)
    );
  data_6_IBUF : X_BUF
    generic map(
      LOC => "PAD39",
      PATHPULSE => 798 ps
    )
    port map (
      I => data(6),
      O => data_6_INBUF
    );
  data_4_IBUF : X_BUF
    generic map(
      LOC => "IPAD43",
      PATHPULSE => 798 ps
    )
    port map (
      I => data(4),
      O => data_4_INBUF
    );
  data_8_IBUF : X_BUF
    generic map(
      LOC => "PAD38",
      PATHPULSE => 798 ps
    )
    port map (
      I => data(8),
      O => data_8_INBUF
    );
  done_OBUF : X_OBUF
    generic map(
      LOC => "PAD25"
    )
    port map (
      I => done_O,
      O => done
    );
  sdft_im64_mult0000_25_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_25_XORF_12609,
      O => sdft_im64_mult0000(25)
    );
  sdft_im64_mult0000_25_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X48Y43"
    )
    port map (
      I0 => sdft_im64_mult0000_25_CYINIT_12608,
      I1 => sdft_Mmult_im64_mult00000_Madd_lut(25),
      O => sdft_im64_mult0000_25_XORF_12609
    );
  sdft_im64_mult0000_25_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X48Y43"
    )
    port map (
      IA => sdft_im64_mult0000_25_CY0F_12607,
      IB => sdft_im64_mult0000_25_CYINIT_12608,
      SEL => sdft_im64_mult0000_25_CYSELF_12595,
      O => sdft_Mmult_im64_mult00000_Madd_cy(25)
    );
  sdft_im64_mult0000_25_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y43"
    )
    port map (
      IA => sdft_im64_mult0000_25_CY0F_12607,
      IB => sdft_im64_mult0000_25_CY0F_12607,
      SEL => sdft_im64_mult0000_25_CYSELF_12595,
      O => sdft_im64_mult0000_25_CYMUXF2_12590
    );
  sdft_im64_mult0000_25_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X48Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_cy(24),
      O => sdft_im64_mult0000_25_CYINIT_12608
    );
  sdft_im64_mult0000_25_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X48Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_8,
      O => sdft_im64_mult0000_25_CY0F_12607
    );
  sdft_im64_mult0000_25_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X48Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_lut(25),
      O => sdft_im64_mult0000_25_CYSELF_12595
    );
  sdft_im64_mult0000_25_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_25_XORG_12597,
      O => sdft_im64_mult0000(26)
    );
  sdft_im64_mult0000_25_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X48Y43"
    )
    port map (
      I0 => sdft_Mmult_im64_mult00000_Madd_cy(25),
      I1 => sdft_Mmult_im64_mult00000_Madd_lut(26),
      O => sdft_im64_mult0000_25_XORG_12597
    );
  sdft_im64_mult0000_25_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_25_CYMUXFAST_12594,
      O => sdft_Mmult_im64_mult00000_Madd_cy(26)
    );
  sdft_im64_mult0000_25_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X48Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_cy(24),
      O => sdft_im64_mult0000_25_FASTCARRY_12592
    );
  sdft_im64_mult0000_25_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X48Y43"
    )
    port map (
      I0 => sdft_im64_mult0000_25_CYSELG_12581,
      I1 => sdft_im64_mult0000_25_CYSELF_12595,
      O => sdft_im64_mult0000_25_CYAND_12593
    );
  sdft_im64_mult0000_25_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X48Y43"
    )
    port map (
      IA => sdft_im64_mult0000_25_CYMUXG2_12591,
      IB => sdft_im64_mult0000_25_FASTCARRY_12592,
      SEL => sdft_im64_mult0000_25_CYAND_12593,
      O => sdft_im64_mult0000_25_CYMUXFAST_12594
    );
  sdft_im64_mult0000_25_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y43"
    )
    port map (
      IA => sdft_im64_mult0000_25_CY0G_12589,
      IB => sdft_im64_mult0000_25_CYMUXF2_12590,
      SEL => sdft_im64_mult0000_25_CYSELG_12581,
      O => sdft_im64_mult0000_25_CYMUXG2_12591
    );
  sdft_im64_mult0000_25_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X48Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_9,
      O => sdft_im64_mult0000_25_CY0G_12589
    );
  sdft_im64_mult0000_25_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X48Y43",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_lut(26),
      O => sdft_im64_mult0000_25_CYSELG_12581
    );
  sdft_Mmult_re64_mult0001_submult_00_Madd_lut_47_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X51Y78"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_35,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_30,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(47)
    );
  sdft_Mmult_re64_mult0001_submult_0_47_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_47_XORF_12417,
      O => sdft_Mmult_re64_mult0001_submult_0_47
    );
  sdft_Mmult_re64_mult0001_submult_0_47_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y78"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_0_47_CYINIT_12416,
      I1 => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(47),
      O => sdft_Mmult_re64_mult0001_submult_0_47_XORF_12417
    );
  sdft_Mmult_re64_mult0001_submult_0_47_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_45_CYMUXFAST_12387,
      O => sdft_Mmult_re64_mult0001_submult_0_47_CYINIT_12416
    );
  sdft_Mmult_im64_mult00000_Madd_lut_25_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X48Y43"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_8,
      ADR1 => sdft_Mmult_im64_mult0000_submult_0_25,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00000_Madd_lut(25)
    );
  sdft_Mmult_im64_mult00000_Madd_lut_19_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X48Y40"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_2,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_im64_mult0000_submult_0_19,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00000_Madd_lut(19)
    );
  sdft_Mmult_im64_mult00000_Madd_lut_20_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X48Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_3,
      ADR2 => sdft_Mmult_im64_mult0000_submult_0_20,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00000_Madd_lut(20)
    );
  sdft_im64_mult0000_19_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y40",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_19_XORF_12492,
      O => sdft_im64_mult0000(19)
    );
  sdft_im64_mult0000_19_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X48Y40"
    )
    port map (
      I0 => sdft_im64_mult0000_19_CYINIT_12491,
      I1 => sdft_Mmult_im64_mult00000_Madd_lut(19),
      O => sdft_im64_mult0000_19_XORF_12492
    );
  sdft_im64_mult0000_19_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X48Y40"
    )
    port map (
      IA => sdft_im64_mult0000_19_CY0F_12490,
      IB => sdft_im64_mult0000_19_CYINIT_12491,
      SEL => sdft_im64_mult0000_19_CYSELF_12478,
      O => sdft_Mmult_im64_mult00000_Madd_cy(19)
    );
  sdft_im64_mult0000_19_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y40"
    )
    port map (
      IA => sdft_im64_mult0000_19_CY0F_12490,
      IB => sdft_im64_mult0000_19_CY0F_12490,
      SEL => sdft_im64_mult0000_19_CYSELF_12478,
      O => sdft_im64_mult0000_19_CYMUXF2_12473
    );
  sdft_im64_mult0000_19_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X48Y40",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_cy(18),
      O => sdft_im64_mult0000_19_CYINIT_12491
    );
  sdft_im64_mult0000_19_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X48Y40",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_2,
      O => sdft_im64_mult0000_19_CY0F_12490
    );
  sdft_im64_mult0000_19_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X48Y40",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_lut(19),
      O => sdft_im64_mult0000_19_CYSELF_12478
    );
  sdft_im64_mult0000_19_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y40",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_19_XORG_12480,
      O => sdft_im64_mult0000(20)
    );
  sdft_im64_mult0000_19_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X48Y40"
    )
    port map (
      I0 => sdft_Mmult_im64_mult00000_Madd_cy(19),
      I1 => sdft_Mmult_im64_mult00000_Madd_lut(20),
      O => sdft_im64_mult0000_19_XORG_12480
    );
  sdft_im64_mult0000_19_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y40",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_19_CYMUXFAST_12477,
      O => sdft_Mmult_im64_mult00000_Madd_cy(20)
    );
  sdft_im64_mult0000_19_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X48Y40",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_cy(18),
      O => sdft_im64_mult0000_19_FASTCARRY_12475
    );
  sdft_im64_mult0000_19_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X48Y40"
    )
    port map (
      I0 => sdft_im64_mult0000_19_CYSELG_12464,
      I1 => sdft_im64_mult0000_19_CYSELF_12478,
      O => sdft_im64_mult0000_19_CYAND_12476
    );
  sdft_im64_mult0000_19_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X48Y40"
    )
    port map (
      IA => sdft_im64_mult0000_19_CYMUXG2_12474,
      IB => sdft_im64_mult0000_19_FASTCARRY_12475,
      SEL => sdft_im64_mult0000_19_CYAND_12476,
      O => sdft_im64_mult0000_19_CYMUXFAST_12477
    );
  sdft_im64_mult0000_19_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y40"
    )
    port map (
      IA => sdft_im64_mult0000_19_CY0G_12472,
      IB => sdft_im64_mult0000_19_CYMUXF2_12473,
      SEL => sdft_im64_mult0000_19_CYSELG_12464,
      O => sdft_im64_mult0000_19_CYMUXG2_12474
    );
  sdft_im64_mult0000_19_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X48Y40",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_3,
      O => sdft_im64_mult0000_19_CY0G_12472
    );
  sdft_im64_mult0000_19_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X48Y40",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_lut(20),
      O => sdft_im64_mult0000_19_CYSELG_12464
    );
  sdft_im64_mult0000_29_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_29_XORF_12687,
      O => sdft_im64_mult0000(29)
    );
  sdft_im64_mult0000_29_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X48Y45"
    )
    port map (
      I0 => sdft_im64_mult0000_29_CYINIT_12686,
      I1 => sdft_Mmult_im64_mult00000_Madd_lut(29),
      O => sdft_im64_mult0000_29_XORF_12687
    );
  sdft_im64_mult0000_29_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X48Y45"
    )
    port map (
      IA => sdft_im64_mult0000_29_CY0F_12685,
      IB => sdft_im64_mult0000_29_CYINIT_12686,
      SEL => sdft_im64_mult0000_29_CYSELF_12673,
      O => sdft_Mmult_im64_mult00000_Madd_cy(29)
    );
  sdft_im64_mult0000_29_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y45"
    )
    port map (
      IA => sdft_im64_mult0000_29_CY0F_12685,
      IB => sdft_im64_mult0000_29_CY0F_12685,
      SEL => sdft_im64_mult0000_29_CYSELF_12673,
      O => sdft_im64_mult0000_29_CYMUXF2_12668
    );
  sdft_im64_mult0000_29_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X48Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_cy(28),
      O => sdft_im64_mult0000_29_CYINIT_12686
    );
  sdft_im64_mult0000_29_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X48Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_12,
      O => sdft_im64_mult0000_29_CY0F_12685
    );
  sdft_im64_mult0000_29_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X48Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_lut(29),
      O => sdft_im64_mult0000_29_CYSELF_12673
    );
  sdft_im64_mult0000_29_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_29_XORG_12675,
      O => sdft_im64_mult0000(30)
    );
  sdft_im64_mult0000_29_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X48Y45"
    )
    port map (
      I0 => sdft_Mmult_im64_mult00000_Madd_cy(29),
      I1 => sdft_Mmult_im64_mult00000_Madd_lut(30),
      O => sdft_im64_mult0000_29_XORG_12675
    );
  sdft_im64_mult0000_29_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_29_CYMUXFAST_12672,
      O => sdft_Mmult_im64_mult00000_Madd_cy(30)
    );
  sdft_im64_mult0000_29_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X48Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_cy(28),
      O => sdft_im64_mult0000_29_FASTCARRY_12670
    );
  sdft_im64_mult0000_29_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X48Y45"
    )
    port map (
      I0 => sdft_im64_mult0000_29_CYSELG_12659,
      I1 => sdft_im64_mult0000_29_CYSELF_12673,
      O => sdft_im64_mult0000_29_CYAND_12671
    );
  sdft_im64_mult0000_29_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X48Y45"
    )
    port map (
      IA => sdft_im64_mult0000_29_CYMUXG2_12669,
      IB => sdft_im64_mult0000_29_FASTCARRY_12670,
      SEL => sdft_im64_mult0000_29_CYAND_12671,
      O => sdft_im64_mult0000_29_CYMUXFAST_12672
    );
  sdft_im64_mult0000_29_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y45"
    )
    port map (
      IA => sdft_im64_mult0000_29_CY0G_12667,
      IB => sdft_im64_mult0000_29_CYMUXF2_12668,
      SEL => sdft_im64_mult0000_29_CYSELG_12659,
      O => sdft_im64_mult0000_29_CYMUXG2_12669
    );
  sdft_im64_mult0000_29_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X48Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_13,
      O => sdft_im64_mult0000_29_CY0G_12667
    );
  sdft_im64_mult0000_29_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X48Y45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_lut(30),
      O => sdft_im64_mult0000_29_CYSELG_12659
    );
  sdft_Mmult_im64_mult00000_Madd_lut_30_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X48Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_13,
      ADR2 => sdft_Mmult_im64_mult0000_submult_0_30,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00000_Madd_lut(30)
    );
  sdft_Mmult_im64_mult00000_Madd_lut_28_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X48Y44"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_11,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0000_submult_0_28,
      O => sdft_Mmult_im64_mult00000_Madd_lut(28)
    );
  sdft_im64_mult0000_27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_27_XORF_12648,
      O => sdft_im64_mult0000(27)
    );
  sdft_im64_mult0000_27_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X48Y44"
    )
    port map (
      I0 => sdft_im64_mult0000_27_CYINIT_12647,
      I1 => sdft_Mmult_im64_mult00000_Madd_lut(27),
      O => sdft_im64_mult0000_27_XORF_12648
    );
  sdft_im64_mult0000_27_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X48Y44"
    )
    port map (
      IA => sdft_im64_mult0000_27_CY0F_12646,
      IB => sdft_im64_mult0000_27_CYINIT_12647,
      SEL => sdft_im64_mult0000_27_CYSELF_12634,
      O => sdft_Mmult_im64_mult00000_Madd_cy(27)
    );
  sdft_im64_mult0000_27_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y44"
    )
    port map (
      IA => sdft_im64_mult0000_27_CY0F_12646,
      IB => sdft_im64_mult0000_27_CY0F_12646,
      SEL => sdft_im64_mult0000_27_CYSELF_12634,
      O => sdft_im64_mult0000_27_CYMUXF2_12629
    );
  sdft_im64_mult0000_27_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X48Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_cy(26),
      O => sdft_im64_mult0000_27_CYINIT_12647
    );
  sdft_im64_mult0000_27_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X48Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_10,
      O => sdft_im64_mult0000_27_CY0F_12646
    );
  sdft_im64_mult0000_27_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X48Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_lut(27),
      O => sdft_im64_mult0000_27_CYSELF_12634
    );
  sdft_im64_mult0000_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_27_XORG_12636,
      O => sdft_im64_mult0000(28)
    );
  sdft_im64_mult0000_27_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X48Y44"
    )
    port map (
      I0 => sdft_Mmult_im64_mult00000_Madd_cy(27),
      I1 => sdft_Mmult_im64_mult00000_Madd_lut(28),
      O => sdft_im64_mult0000_27_XORG_12636
    );
  sdft_im64_mult0000_27_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_27_CYMUXFAST_12633,
      O => sdft_Mmult_im64_mult00000_Madd_cy(28)
    );
  sdft_im64_mult0000_27_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X48Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_cy(26),
      O => sdft_im64_mult0000_27_FASTCARRY_12631
    );
  sdft_im64_mult0000_27_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X48Y44"
    )
    port map (
      I0 => sdft_im64_mult0000_27_CYSELG_12620,
      I1 => sdft_im64_mult0000_27_CYSELF_12634,
      O => sdft_im64_mult0000_27_CYAND_12632
    );
  sdft_im64_mult0000_27_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X48Y44"
    )
    port map (
      IA => sdft_im64_mult0000_27_CYMUXG2_12630,
      IB => sdft_im64_mult0000_27_FASTCARRY_12631,
      SEL => sdft_im64_mult0000_27_CYAND_12632,
      O => sdft_im64_mult0000_27_CYMUXFAST_12633
    );
  sdft_im64_mult0000_27_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y44"
    )
    port map (
      IA => sdft_im64_mult0000_27_CY0G_12628,
      IB => sdft_im64_mult0000_27_CYMUXF2_12629,
      SEL => sdft_im64_mult0000_27_CYSELG_12620,
      O => sdft_im64_mult0000_27_CYMUXG2_12630
    );
  sdft_im64_mult0000_27_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X48Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_11,
      O => sdft_im64_mult0000_27_CY0G_12628
    );
  sdft_im64_mult0000_27_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X48Y44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_lut(28),
      O => sdft_im64_mult0000_27_CYSELG_12620
    );
  sdft_im64_mult0000_31_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_31_XORF_12726,
      O => sdft_im64_mult0000(31)
    );
  sdft_im64_mult0000_31_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X48Y46"
    )
    port map (
      I0 => sdft_im64_mult0000_31_CYINIT_12725,
      I1 => sdft_Mmult_im64_mult00000_Madd_lut(31),
      O => sdft_im64_mult0000_31_XORF_12726
    );
  sdft_im64_mult0000_31_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X48Y46"
    )
    port map (
      IA => sdft_im64_mult0000_31_CY0F_12724,
      IB => sdft_im64_mult0000_31_CYINIT_12725,
      SEL => sdft_im64_mult0000_31_CYSELF_12712,
      O => sdft_Mmult_im64_mult00000_Madd_cy(31)
    );
  sdft_im64_mult0000_31_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y46"
    )
    port map (
      IA => sdft_im64_mult0000_31_CY0F_12724,
      IB => sdft_im64_mult0000_31_CY0F_12724,
      SEL => sdft_im64_mult0000_31_CYSELF_12712,
      O => sdft_im64_mult0000_31_CYMUXF2_12707
    );
  sdft_im64_mult0000_31_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X48Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_cy(30),
      O => sdft_im64_mult0000_31_CYINIT_12725
    );
  sdft_im64_mult0000_31_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X48Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_14,
      O => sdft_im64_mult0000_31_CY0F_12724
    );
  sdft_im64_mult0000_31_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X48Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_lut(31),
      O => sdft_im64_mult0000_31_CYSELF_12712
    );
  sdft_im64_mult0000_31_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_31_XORG_12714,
      O => sdft_im64_mult0000(32)
    );
  sdft_im64_mult0000_31_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X48Y46"
    )
    port map (
      I0 => sdft_Mmult_im64_mult00000_Madd_cy(31),
      I1 => sdft_Mmult_im64_mult00000_Madd_lut(32),
      O => sdft_im64_mult0000_31_XORG_12714
    );
  sdft_im64_mult0000_31_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_31_CYMUXFAST_12711,
      O => sdft_Mmult_im64_mult00000_Madd_cy(32)
    );
  sdft_im64_mult0000_31_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X48Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_cy(30),
      O => sdft_im64_mult0000_31_FASTCARRY_12709
    );
  sdft_im64_mult0000_31_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X48Y46"
    )
    port map (
      I0 => sdft_im64_mult0000_31_CYSELG_12698,
      I1 => sdft_im64_mult0000_31_CYSELF_12712,
      O => sdft_im64_mult0000_31_CYAND_12710
    );
  sdft_im64_mult0000_31_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X48Y46"
    )
    port map (
      IA => sdft_im64_mult0000_31_CYMUXG2_12708,
      IB => sdft_im64_mult0000_31_FASTCARRY_12709,
      SEL => sdft_im64_mult0000_31_CYAND_12710,
      O => sdft_im64_mult0000_31_CYMUXFAST_12711
    );
  sdft_im64_mult0000_31_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y46"
    )
    port map (
      IA => sdft_im64_mult0000_31_CY0G_12706,
      IB => sdft_im64_mult0000_31_CYMUXF2_12707,
      SEL => sdft_im64_mult0000_31_CYSELG_12698,
      O => sdft_im64_mult0000_31_CYMUXG2_12708
    );
  sdft_im64_mult0000_31_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X48Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_15,
      O => sdft_im64_mult0000_31_CY0G_12706
    );
  sdft_im64_mult0000_31_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X48Y46",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_lut(32),
      O => sdft_im64_mult0000_31_CYSELG_12698
    );
  sdft_Mmult_im64_mult00000_Madd_lut_23_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X48Y42"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_0_23,
      ADR1 => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_6,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00000_Madd_lut(23)
    );
  sdft_Mmult_im64_mult00000_Madd_lut_24_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X48Y42"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_7,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_im64_mult0000_submult_0_24,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00000_Madd_lut(24)
    );
  sdft_im64_mult0000_23_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_23_XORF_12570,
      O => sdft_im64_mult0000(23)
    );
  sdft_im64_mult0000_23_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X48Y42"
    )
    port map (
      I0 => sdft_im64_mult0000_23_CYINIT_12569,
      I1 => sdft_Mmult_im64_mult00000_Madd_lut(23),
      O => sdft_im64_mult0000_23_XORF_12570
    );
  sdft_im64_mult0000_23_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X48Y42"
    )
    port map (
      IA => sdft_im64_mult0000_23_CY0F_12568,
      IB => sdft_im64_mult0000_23_CYINIT_12569,
      SEL => sdft_im64_mult0000_23_CYSELF_12556,
      O => sdft_Mmult_im64_mult00000_Madd_cy(23)
    );
  sdft_im64_mult0000_23_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y42"
    )
    port map (
      IA => sdft_im64_mult0000_23_CY0F_12568,
      IB => sdft_im64_mult0000_23_CY0F_12568,
      SEL => sdft_im64_mult0000_23_CYSELF_12556,
      O => sdft_im64_mult0000_23_CYMUXF2_12551
    );
  sdft_im64_mult0000_23_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X48Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_cy(22),
      O => sdft_im64_mult0000_23_CYINIT_12569
    );
  sdft_im64_mult0000_23_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X48Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_6,
      O => sdft_im64_mult0000_23_CY0F_12568
    );
  sdft_im64_mult0000_23_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X48Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_lut(23),
      O => sdft_im64_mult0000_23_CYSELF_12556
    );
  sdft_im64_mult0000_23_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_23_XORG_12558,
      O => sdft_im64_mult0000(24)
    );
  sdft_im64_mult0000_23_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X48Y42"
    )
    port map (
      I0 => sdft_Mmult_im64_mult00000_Madd_cy(23),
      I1 => sdft_Mmult_im64_mult00000_Madd_lut(24),
      O => sdft_im64_mult0000_23_XORG_12558
    );
  sdft_im64_mult0000_23_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_23_CYMUXFAST_12555,
      O => sdft_Mmult_im64_mult00000_Madd_cy(24)
    );
  sdft_im64_mult0000_23_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X48Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_cy(22),
      O => sdft_im64_mult0000_23_FASTCARRY_12553
    );
  sdft_im64_mult0000_23_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X48Y42"
    )
    port map (
      I0 => sdft_im64_mult0000_23_CYSELG_12542,
      I1 => sdft_im64_mult0000_23_CYSELF_12556,
      O => sdft_im64_mult0000_23_CYAND_12554
    );
  sdft_im64_mult0000_23_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X48Y42"
    )
    port map (
      IA => sdft_im64_mult0000_23_CYMUXG2_12552,
      IB => sdft_im64_mult0000_23_FASTCARRY_12553,
      SEL => sdft_im64_mult0000_23_CYAND_12554,
      O => sdft_im64_mult0000_23_CYMUXFAST_12555
    );
  sdft_im64_mult0000_23_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y42"
    )
    port map (
      IA => sdft_im64_mult0000_23_CY0G_12550,
      IB => sdft_im64_mult0000_23_CYMUXF2_12551,
      SEL => sdft_im64_mult0000_23_CYSELG_12542,
      O => sdft_im64_mult0000_23_CYMUXG2_12552
    );
  sdft_im64_mult0000_23_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X48Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_7,
      O => sdft_im64_mult0000_23_CY0G_12550
    );
  sdft_im64_mult0000_23_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X48Y42",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_lut(24),
      O => sdft_im64_mult0000_23_CYSELG_12542
    );
  sdft_Mmult_im64_mult00000_Madd_lut_27_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X48Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_10,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0000_submult_0_27,
      O => sdft_Mmult_im64_mult00000_Madd_lut(27)
    );
  sdft_Mmult_re64_mult0001_submult_00_Madd_lut_46_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X51Y77"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_29,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_35,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(46)
    );
  sdft_Mmult_re64_mult0001_submult_00_Madd_lut_45_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X51Y77"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_28,
      ADR2 => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_35,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(45)
    );
  sdft_Mmult_re64_mult0001_submult_0_45_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_45_XORF_12402,
      O => sdft_Mmult_re64_mult0001_submult_0_45
    );
  sdft_Mmult_re64_mult0001_submult_0_45_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X51Y77"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_0_45_CYINIT_12401,
      I1 => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(45),
      O => sdft_Mmult_re64_mult0001_submult_0_45_XORF_12402
    );
  sdft_Mmult_re64_mult0001_submult_0_45_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X51Y77"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_45_CY0F_12400,
      IB => sdft_Mmult_re64_mult0001_submult_0_45_CYINIT_12401,
      SEL => sdft_Mmult_re64_mult0001_submult_0_45_CYSELF_12388,
      O => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(45)
    );
  sdft_Mmult_re64_mult0001_submult_0_45_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y77"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_45_CY0F_12400,
      IB => sdft_Mmult_re64_mult0001_submult_0_45_CY0F_12400,
      SEL => sdft_Mmult_re64_mult0001_submult_0_45_CYSELF_12388,
      O => sdft_Mmult_re64_mult0001_submult_0_45_CYMUXF2_12383
    );
  sdft_Mmult_re64_mult0001_submult_0_45_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X51Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(44),
      O => sdft_Mmult_re64_mult0001_submult_0_45_CYINIT_12401
    );
  sdft_Mmult_re64_mult0001_submult_0_45_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X51Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_28,
      O => sdft_Mmult_re64_mult0001_submult_0_45_CY0F_12400
    );
  sdft_Mmult_re64_mult0001_submult_0_45_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X51Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(45),
      O => sdft_Mmult_re64_mult0001_submult_0_45_CYSELF_12388
    );
  sdft_Mmult_re64_mult0001_submult_0_45_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_0_45_XORG_12390,
      O => sdft_Mmult_re64_mult0001_submult_0_46
    );
  sdft_Mmult_re64_mult0001_submult_0_45_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X51Y77"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(45),
      I1 => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(46),
      O => sdft_Mmult_re64_mult0001_submult_0_45_XORG_12390
    );
  sdft_Mmult_re64_mult0001_submult_0_45_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X51Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_cy(44),
      O => sdft_Mmult_re64_mult0001_submult_0_45_FASTCARRY_12385
    );
  sdft_Mmult_re64_mult0001_submult_0_45_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X51Y77"
    )
    port map (
      I0 => sdft_Mmult_re64_mult0001_submult_0_45_CYSELG_12374,
      I1 => sdft_Mmult_re64_mult0001_submult_0_45_CYSELF_12388,
      O => sdft_Mmult_re64_mult0001_submult_0_45_CYAND_12386
    );
  sdft_Mmult_re64_mult0001_submult_0_45_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X51Y77"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_45_CYMUXG2_12384,
      IB => sdft_Mmult_re64_mult0001_submult_0_45_FASTCARRY_12385,
      SEL => sdft_Mmult_re64_mult0001_submult_0_45_CYAND_12386,
      O => sdft_Mmult_re64_mult0001_submult_0_45_CYMUXFAST_12387
    );
  sdft_Mmult_re64_mult0001_submult_0_45_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X51Y77"
    )
    port map (
      IA => sdft_Mmult_re64_mult0001_submult_0_45_CY0G_12382,
      IB => sdft_Mmult_re64_mult0001_submult_0_45_CYMUXF2_12383,
      SEL => sdft_Mmult_re64_mult0001_submult_0_45_CYSELG_12374,
      O => sdft_Mmult_re64_mult0001_submult_0_45_CYMUXG2_12384
    );
  sdft_Mmult_re64_mult0001_submult_0_45_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X51Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_29,
      O => sdft_Mmult_re64_mult0001_submult_0_45_CY0G_12382
    );
  sdft_Mmult_re64_mult0001_submult_0_45_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X51Y77",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_re64_mult0001_submult_00_Madd_lut(46),
      O => sdft_Mmult_re64_mult0001_submult_0_45_CYSELG_12374
    );
  sdft_Mmult_im64_mult00000_Madd_lut_18_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X48Y39"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_1,
      ADR2 => sdft_Mmult_im64_mult0000_submult_0_18,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00000_Madd_lut(18)
    );
  sdft_Mmult_im64_mult00000_Madd_lut_17_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X48Y39"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_0,
      ADR1 => sdft_Mmult_im64_mult0000_submult_0_17,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00000_Madd_lut(17)
    );
  sdft_im64_mult0000_17_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y39",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_17_XORF_12453,
      O => sdft_im64_mult0000(17)
    );
  sdft_im64_mult0000_17_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X48Y39"
    )
    port map (
      I0 => sdft_im64_mult0000_17_CYINIT_12452,
      I1 => sdft_Mmult_im64_mult00000_Madd_lut(17),
      O => sdft_im64_mult0000_17_XORF_12453
    );
  sdft_im64_mult0000_17_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X48Y39"
    )
    port map (
      IA => sdft_im64_mult0000_17_CY0F_12451,
      IB => sdft_im64_mult0000_17_CYINIT_12452,
      SEL => sdft_im64_mult0000_17_CYSELF_12443,
      O => sdft_Mmult_im64_mult00000_Madd_cy(17)
    );
  sdft_im64_mult0000_17_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X48Y39",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_17_BXINV_12441,
      O => sdft_im64_mult0000_17_CYINIT_12452
    );
  sdft_im64_mult0000_17_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X48Y39",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_0,
      O => sdft_im64_mult0000_17_CY0F_12451
    );
  sdft_im64_mult0000_17_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X48Y39",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_lut(17),
      O => sdft_im64_mult0000_17_CYSELF_12443
    );
  sdft_im64_mult0000_17_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y39",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_im64_mult0000_17_BXINV_12441
    );
  sdft_im64_mult0000_17_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y39",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_17_XORG_12439,
      O => sdft_im64_mult0000(18)
    );
  sdft_im64_mult0000_17_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X48Y39"
    )
    port map (
      I0 => sdft_Mmult_im64_mult00000_Madd_cy(17),
      I1 => sdft_Mmult_im64_mult00000_Madd_lut(18),
      O => sdft_im64_mult0000_17_XORG_12439
    );
  sdft_im64_mult0000_17_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y39",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_17_CYMUXG_12438,
      O => sdft_Mmult_im64_mult00000_Madd_cy(18)
    );
  sdft_im64_mult0000_17_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X48Y39"
    )
    port map (
      IA => sdft_im64_mult0000_17_CY0G_12436,
      IB => sdft_Mmult_im64_mult00000_Madd_cy(17),
      SEL => sdft_im64_mult0000_17_CYSELG_12428,
      O => sdft_im64_mult0000_17_CYMUXG_12438
    );
  sdft_im64_mult0000_17_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X48Y39",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_1,
      O => sdft_im64_mult0000_17_CY0G_12436
    );
  sdft_im64_mult0000_17_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X48Y39",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_lut(18),
      O => sdft_im64_mult0000_17_CYSELG_12428
    );
  sdft_Mmult_im64_mult00000_Madd_lut_26_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X48Y43"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_9,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_im64_mult0000_submult_0_26,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00000_Madd_lut(26)
    );
  sdft_Mmult_im64_mult00000_Madd_lut_22_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X48Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_5,
      ADR2 => sdft_Mmult_im64_mult0000_submult_0_22,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00000_Madd_lut(22)
    );
  sdft_Mmult_im64_mult00000_Madd_lut_21_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X48Y41"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_4,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0000_submult_0_21,
      O => sdft_Mmult_im64_mult00000_Madd_lut(21)
    );
  sdft_im64_mult0000_21_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y41",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_21_XORF_12531,
      O => sdft_im64_mult0000(21)
    );
  sdft_im64_mult0000_21_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X48Y41"
    )
    port map (
      I0 => sdft_im64_mult0000_21_CYINIT_12530,
      I1 => sdft_Mmult_im64_mult00000_Madd_lut(21),
      O => sdft_im64_mult0000_21_XORF_12531
    );
  sdft_im64_mult0000_21_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X48Y41"
    )
    port map (
      IA => sdft_im64_mult0000_21_CY0F_12529,
      IB => sdft_im64_mult0000_21_CYINIT_12530,
      SEL => sdft_im64_mult0000_21_CYSELF_12517,
      O => sdft_Mmult_im64_mult00000_Madd_cy(21)
    );
  sdft_im64_mult0000_21_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y41"
    )
    port map (
      IA => sdft_im64_mult0000_21_CY0F_12529,
      IB => sdft_im64_mult0000_21_CY0F_12529,
      SEL => sdft_im64_mult0000_21_CYSELF_12517,
      O => sdft_im64_mult0000_21_CYMUXF2_12512
    );
  sdft_im64_mult0000_21_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X48Y41",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_cy(20),
      O => sdft_im64_mult0000_21_CYINIT_12530
    );
  sdft_im64_mult0000_21_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X48Y41",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_4,
      O => sdft_im64_mult0000_21_CY0F_12529
    );
  sdft_im64_mult0000_21_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X48Y41",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_lut(21),
      O => sdft_im64_mult0000_21_CYSELF_12517
    );
  sdft_im64_mult0000_21_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y41",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_21_XORG_12519,
      O => sdft_im64_mult0000(22)
    );
  sdft_im64_mult0000_21_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X48Y41"
    )
    port map (
      I0 => sdft_Mmult_im64_mult00000_Madd_cy(21),
      I1 => sdft_Mmult_im64_mult00000_Madd_lut(22),
      O => sdft_im64_mult0000_21_XORG_12519
    );
  sdft_im64_mult0000_21_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y41",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_21_CYMUXFAST_12516,
      O => sdft_Mmult_im64_mult00000_Madd_cy(22)
    );
  sdft_im64_mult0000_21_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X48Y41",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_cy(20),
      O => sdft_im64_mult0000_21_FASTCARRY_12514
    );
  sdft_im64_mult0000_21_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X48Y41"
    )
    port map (
      I0 => sdft_im64_mult0000_21_CYSELG_12503,
      I1 => sdft_im64_mult0000_21_CYSELF_12517,
      O => sdft_im64_mult0000_21_CYAND_12515
    );
  sdft_im64_mult0000_21_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X48Y41"
    )
    port map (
      IA => sdft_im64_mult0000_21_CYMUXG2_12513,
      IB => sdft_im64_mult0000_21_FASTCARRY_12514,
      SEL => sdft_im64_mult0000_21_CYAND_12515,
      O => sdft_im64_mult0000_21_CYMUXFAST_12516
    );
  sdft_im64_mult0000_21_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y41"
    )
    port map (
      IA => sdft_im64_mult0000_21_CY0G_12511,
      IB => sdft_im64_mult0000_21_CYMUXF2_12512,
      SEL => sdft_im64_mult0000_21_CYSELG_12503,
      O => sdft_im64_mult0000_21_CYMUXG2_12513
    );
  sdft_im64_mult0000_21_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X48Y41",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_5,
      O => sdft_im64_mult0000_21_CY0G_12511
    );
  sdft_im64_mult0000_21_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X48Y41",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_lut(22),
      O => sdft_im64_mult0000_21_CYSELG_12503
    );
  sdft_im64_mult0000_41_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_41_XORF_12921,
      O => sdft_im64_mult0000(41)
    );
  sdft_im64_mult0000_41_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X48Y51"
    )
    port map (
      I0 => sdft_im64_mult0000_41_CYINIT_12920,
      I1 => sdft_Mmult_im64_mult00000_Madd_lut(41),
      O => sdft_im64_mult0000_41_XORF_12921
    );
  sdft_im64_mult0000_41_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X48Y51"
    )
    port map (
      IA => sdft_im64_mult0000_41_CY0F_12919,
      IB => sdft_im64_mult0000_41_CYINIT_12920,
      SEL => sdft_im64_mult0000_41_CYSELF_12907,
      O => sdft_Mmult_im64_mult00000_Madd_cy(41)
    );
  sdft_im64_mult0000_41_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y51"
    )
    port map (
      IA => sdft_im64_mult0000_41_CY0F_12919,
      IB => sdft_im64_mult0000_41_CY0F_12919,
      SEL => sdft_im64_mult0000_41_CYSELF_12907,
      O => sdft_im64_mult0000_41_CYMUXF2_12902
    );
  sdft_im64_mult0000_41_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X48Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_cy(40),
      O => sdft_im64_mult0000_41_CYINIT_12920
    );
  sdft_im64_mult0000_41_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X48Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_24,
      O => sdft_im64_mult0000_41_CY0F_12919
    );
  sdft_im64_mult0000_41_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X48Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_lut(41),
      O => sdft_im64_mult0000_41_CYSELF_12907
    );
  sdft_im64_mult0000_41_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_41_XORG_12909,
      O => sdft_im64_mult0000(42)
    );
  sdft_im64_mult0000_41_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X48Y51"
    )
    port map (
      I0 => sdft_Mmult_im64_mult00000_Madd_cy(41),
      I1 => sdft_Mmult_im64_mult00000_Madd_lut(42),
      O => sdft_im64_mult0000_41_XORG_12909
    );
  sdft_im64_mult0000_41_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_41_CYMUXFAST_12906,
      O => sdft_Mmult_im64_mult00000_Madd_cy(42)
    );
  sdft_im64_mult0000_41_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X48Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_cy(40),
      O => sdft_im64_mult0000_41_FASTCARRY_12904
    );
  sdft_im64_mult0000_41_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X48Y51"
    )
    port map (
      I0 => sdft_im64_mult0000_41_CYSELG_12893,
      I1 => sdft_im64_mult0000_41_CYSELF_12907,
      O => sdft_im64_mult0000_41_CYAND_12905
    );
  sdft_im64_mult0000_41_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X48Y51"
    )
    port map (
      IA => sdft_im64_mult0000_41_CYMUXG2_12903,
      IB => sdft_im64_mult0000_41_FASTCARRY_12904,
      SEL => sdft_im64_mult0000_41_CYAND_12905,
      O => sdft_im64_mult0000_41_CYMUXFAST_12906
    );
  sdft_im64_mult0000_41_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y51"
    )
    port map (
      IA => sdft_im64_mult0000_41_CY0G_12901,
      IB => sdft_im64_mult0000_41_CYMUXF2_12902,
      SEL => sdft_im64_mult0000_41_CYSELG_12893,
      O => sdft_im64_mult0000_41_CYMUXG2_12903
    );
  sdft_im64_mult0000_41_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X48Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_25,
      O => sdft_im64_mult0000_41_CY0G_12901
    );
  sdft_im64_mult0000_41_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X48Y51",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_lut(42),
      O => sdft_im64_mult0000_41_CYSELG_12893
    );
  sdft_im64_mult0000_33_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_33_XORF_12765,
      O => sdft_im64_mult0000(33)
    );
  sdft_im64_mult0000_33_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X48Y47"
    )
    port map (
      I0 => sdft_im64_mult0000_33_CYINIT_12764,
      I1 => sdft_Mmult_im64_mult00000_Madd_lut(33),
      O => sdft_im64_mult0000_33_XORF_12765
    );
  sdft_im64_mult0000_33_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X48Y47"
    )
    port map (
      IA => sdft_im64_mult0000_33_CY0F_12763,
      IB => sdft_im64_mult0000_33_CYINIT_12764,
      SEL => sdft_im64_mult0000_33_CYSELF_12751,
      O => sdft_Mmult_im64_mult00000_Madd_cy(33)
    );
  sdft_im64_mult0000_33_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y47"
    )
    port map (
      IA => sdft_im64_mult0000_33_CY0F_12763,
      IB => sdft_im64_mult0000_33_CY0F_12763,
      SEL => sdft_im64_mult0000_33_CYSELF_12751,
      O => sdft_im64_mult0000_33_CYMUXF2_12746
    );
  sdft_im64_mult0000_33_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X48Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_cy(32),
      O => sdft_im64_mult0000_33_CYINIT_12764
    );
  sdft_im64_mult0000_33_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X48Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_16,
      O => sdft_im64_mult0000_33_CY0F_12763
    );
  sdft_im64_mult0000_33_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X48Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_lut(33),
      O => sdft_im64_mult0000_33_CYSELF_12751
    );
  sdft_im64_mult0000_33_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_33_XORG_12753,
      O => sdft_im64_mult0000(34)
    );
  sdft_im64_mult0000_33_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X48Y47"
    )
    port map (
      I0 => sdft_Mmult_im64_mult00000_Madd_cy(33),
      I1 => sdft_Mmult_im64_mult00000_Madd_lut(34),
      O => sdft_im64_mult0000_33_XORG_12753
    );
  sdft_im64_mult0000_33_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_33_CYMUXFAST_12750,
      O => sdft_Mmult_im64_mult00000_Madd_cy(34)
    );
  sdft_im64_mult0000_33_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X48Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_cy(32),
      O => sdft_im64_mult0000_33_FASTCARRY_12748
    );
  sdft_im64_mult0000_33_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X48Y47"
    )
    port map (
      I0 => sdft_im64_mult0000_33_CYSELG_12737,
      I1 => sdft_im64_mult0000_33_CYSELF_12751,
      O => sdft_im64_mult0000_33_CYAND_12749
    );
  sdft_im64_mult0000_33_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X48Y47"
    )
    port map (
      IA => sdft_im64_mult0000_33_CYMUXG2_12747,
      IB => sdft_im64_mult0000_33_FASTCARRY_12748,
      SEL => sdft_im64_mult0000_33_CYAND_12749,
      O => sdft_im64_mult0000_33_CYMUXFAST_12750
    );
  sdft_im64_mult0000_33_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y47"
    )
    port map (
      IA => sdft_im64_mult0000_33_CY0G_12745,
      IB => sdft_im64_mult0000_33_CYMUXF2_12746,
      SEL => sdft_im64_mult0000_33_CYSELG_12737,
      O => sdft_im64_mult0000_33_CYMUXG2_12747
    );
  sdft_im64_mult0000_33_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X48Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_17,
      O => sdft_im64_mult0000_33_CY0G_12745
    );
  sdft_im64_mult0000_33_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X48Y47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_lut(34),
      O => sdft_im64_mult0000_33_CYSELG_12737
    );
  sdft_im64_mult0000_35_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_35_XORF_12804,
      O => sdft_im64_mult0000(35)
    );
  sdft_im64_mult0000_35_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X48Y48"
    )
    port map (
      I0 => sdft_im64_mult0000_35_CYINIT_12803,
      I1 => sdft_Mmult_im64_mult00000_Madd_lut(35),
      O => sdft_im64_mult0000_35_XORF_12804
    );
  sdft_im64_mult0000_35_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X48Y48"
    )
    port map (
      IA => sdft_im64_mult0000_35_CY0F_12802,
      IB => sdft_im64_mult0000_35_CYINIT_12803,
      SEL => sdft_im64_mult0000_35_CYSELF_12790,
      O => sdft_Mmult_im64_mult00000_Madd_cy(35)
    );
  sdft_im64_mult0000_35_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y48"
    )
    port map (
      IA => sdft_im64_mult0000_35_CY0F_12802,
      IB => sdft_im64_mult0000_35_CY0F_12802,
      SEL => sdft_im64_mult0000_35_CYSELF_12790,
      O => sdft_im64_mult0000_35_CYMUXF2_12785
    );
  sdft_im64_mult0000_35_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X48Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_cy(34),
      O => sdft_im64_mult0000_35_CYINIT_12803
    );
  sdft_im64_mult0000_35_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X48Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_18,
      O => sdft_im64_mult0000_35_CY0F_12802
    );
  sdft_im64_mult0000_35_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X48Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_lut(35),
      O => sdft_im64_mult0000_35_CYSELF_12790
    );
  sdft_im64_mult0000_35_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_35_XORG_12792,
      O => sdft_im64_mult0000(36)
    );
  sdft_im64_mult0000_35_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X48Y48"
    )
    port map (
      I0 => sdft_Mmult_im64_mult00000_Madd_cy(35),
      I1 => sdft_Mmult_im64_mult00000_Madd_lut(36),
      O => sdft_im64_mult0000_35_XORG_12792
    );
  sdft_im64_mult0000_35_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_35_CYMUXFAST_12789,
      O => sdft_Mmult_im64_mult00000_Madd_cy(36)
    );
  sdft_im64_mult0000_35_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X48Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_cy(34),
      O => sdft_im64_mult0000_35_FASTCARRY_12787
    );
  sdft_im64_mult0000_35_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X48Y48"
    )
    port map (
      I0 => sdft_im64_mult0000_35_CYSELG_12776,
      I1 => sdft_im64_mult0000_35_CYSELF_12790,
      O => sdft_im64_mult0000_35_CYAND_12788
    );
  sdft_im64_mult0000_35_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X48Y48"
    )
    port map (
      IA => sdft_im64_mult0000_35_CYMUXG2_12786,
      IB => sdft_im64_mult0000_35_FASTCARRY_12787,
      SEL => sdft_im64_mult0000_35_CYAND_12788,
      O => sdft_im64_mult0000_35_CYMUXFAST_12789
    );
  sdft_im64_mult0000_35_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y48"
    )
    port map (
      IA => sdft_im64_mult0000_35_CY0G_12784,
      IB => sdft_im64_mult0000_35_CYMUXF2_12785,
      SEL => sdft_im64_mult0000_35_CYSELG_12776,
      O => sdft_im64_mult0000_35_CYMUXG2_12786
    );
  sdft_im64_mult0000_35_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X48Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_19,
      O => sdft_im64_mult0000_35_CY0G_12784
    );
  sdft_im64_mult0000_35_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X48Y48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_lut(36),
      O => sdft_im64_mult0000_35_CYSELG_12776
    );
  sdft_im64_mult0000_37_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_37_XORF_12843,
      O => sdft_im64_mult0000(37)
    );
  sdft_im64_mult0000_37_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X48Y49"
    )
    port map (
      I0 => sdft_im64_mult0000_37_CYINIT_12842,
      I1 => sdft_Mmult_im64_mult00000_Madd_lut(37),
      O => sdft_im64_mult0000_37_XORF_12843
    );
  sdft_im64_mult0000_37_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X48Y49"
    )
    port map (
      IA => sdft_im64_mult0000_37_CY0F_12841,
      IB => sdft_im64_mult0000_37_CYINIT_12842,
      SEL => sdft_im64_mult0000_37_CYSELF_12829,
      O => sdft_Mmult_im64_mult00000_Madd_cy(37)
    );
  sdft_im64_mult0000_37_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y49"
    )
    port map (
      IA => sdft_im64_mult0000_37_CY0F_12841,
      IB => sdft_im64_mult0000_37_CY0F_12841,
      SEL => sdft_im64_mult0000_37_CYSELF_12829,
      O => sdft_im64_mult0000_37_CYMUXF2_12824
    );
  sdft_im64_mult0000_37_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X48Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_cy(36),
      O => sdft_im64_mult0000_37_CYINIT_12842
    );
  sdft_im64_mult0000_37_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X48Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_20,
      O => sdft_im64_mult0000_37_CY0F_12841
    );
  sdft_im64_mult0000_37_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X48Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_lut(37),
      O => sdft_im64_mult0000_37_CYSELF_12829
    );
  sdft_im64_mult0000_37_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_37_XORG_12831,
      O => sdft_im64_mult0000(38)
    );
  sdft_im64_mult0000_37_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X48Y49"
    )
    port map (
      I0 => sdft_Mmult_im64_mult00000_Madd_cy(37),
      I1 => sdft_Mmult_im64_mult00000_Madd_lut(38),
      O => sdft_im64_mult0000_37_XORG_12831
    );
  sdft_im64_mult0000_37_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_37_CYMUXFAST_12828,
      O => sdft_Mmult_im64_mult00000_Madd_cy(38)
    );
  sdft_im64_mult0000_37_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X48Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_cy(36),
      O => sdft_im64_mult0000_37_FASTCARRY_12826
    );
  sdft_im64_mult0000_37_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X48Y49"
    )
    port map (
      I0 => sdft_im64_mult0000_37_CYSELG_12815,
      I1 => sdft_im64_mult0000_37_CYSELF_12829,
      O => sdft_im64_mult0000_37_CYAND_12827
    );
  sdft_im64_mult0000_37_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X48Y49"
    )
    port map (
      IA => sdft_im64_mult0000_37_CYMUXG2_12825,
      IB => sdft_im64_mult0000_37_FASTCARRY_12826,
      SEL => sdft_im64_mult0000_37_CYAND_12827,
      O => sdft_im64_mult0000_37_CYMUXFAST_12828
    );
  sdft_im64_mult0000_37_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y49"
    )
    port map (
      IA => sdft_im64_mult0000_37_CY0G_12823,
      IB => sdft_im64_mult0000_37_CYMUXF2_12824,
      SEL => sdft_im64_mult0000_37_CYSELG_12815,
      O => sdft_im64_mult0000_37_CYMUXG2_12825
    );
  sdft_im64_mult0000_37_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X48Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_21,
      O => sdft_im64_mult0000_37_CY0G_12823
    );
  sdft_im64_mult0000_37_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X48Y49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_lut(38),
      O => sdft_im64_mult0000_37_CYSELG_12815
    );
  sdft_im64_mult0000_39_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_39_XORF_12882,
      O => sdft_im64_mult0000(39)
    );
  sdft_im64_mult0000_39_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X48Y50"
    )
    port map (
      I0 => sdft_im64_mult0000_39_CYINIT_12881,
      I1 => sdft_Mmult_im64_mult00000_Madd_lut(39),
      O => sdft_im64_mult0000_39_XORF_12882
    );
  sdft_im64_mult0000_39_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X48Y50"
    )
    port map (
      IA => sdft_im64_mult0000_39_CY0F_12880,
      IB => sdft_im64_mult0000_39_CYINIT_12881,
      SEL => sdft_im64_mult0000_39_CYSELF_12868,
      O => sdft_Mmult_im64_mult00000_Madd_cy(39)
    );
  sdft_im64_mult0000_39_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y50"
    )
    port map (
      IA => sdft_im64_mult0000_39_CY0F_12880,
      IB => sdft_im64_mult0000_39_CY0F_12880,
      SEL => sdft_im64_mult0000_39_CYSELF_12868,
      O => sdft_im64_mult0000_39_CYMUXF2_12863
    );
  sdft_im64_mult0000_39_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X48Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_cy(38),
      O => sdft_im64_mult0000_39_CYINIT_12881
    );
  sdft_im64_mult0000_39_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X48Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_22,
      O => sdft_im64_mult0000_39_CY0F_12880
    );
  sdft_im64_mult0000_39_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X48Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_lut(39),
      O => sdft_im64_mult0000_39_CYSELF_12868
    );
  sdft_im64_mult0000_39_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_39_XORG_12870,
      O => sdft_im64_mult0000(40)
    );
  sdft_im64_mult0000_39_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X48Y50"
    )
    port map (
      I0 => sdft_Mmult_im64_mult00000_Madd_cy(39),
      I1 => sdft_Mmult_im64_mult00000_Madd_lut(40),
      O => sdft_im64_mult0000_39_XORG_12870
    );
  sdft_im64_mult0000_39_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_im64_mult0000_39_CYMUXFAST_12867,
      O => sdft_Mmult_im64_mult00000_Madd_cy(40)
    );
  sdft_im64_mult0000_39_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X48Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_cy(38),
      O => sdft_im64_mult0000_39_FASTCARRY_12865
    );
  sdft_im64_mult0000_39_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X48Y50"
    )
    port map (
      I0 => sdft_im64_mult0000_39_CYSELG_12854,
      I1 => sdft_im64_mult0000_39_CYSELF_12868,
      O => sdft_im64_mult0000_39_CYAND_12866
    );
  sdft_im64_mult0000_39_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X48Y50"
    )
    port map (
      IA => sdft_im64_mult0000_39_CYMUXG2_12864,
      IB => sdft_im64_mult0000_39_FASTCARRY_12865,
      SEL => sdft_im64_mult0000_39_CYAND_12866,
      O => sdft_im64_mult0000_39_CYMUXFAST_12867
    );
  sdft_im64_mult0000_39_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X48Y50"
    )
    port map (
      IA => sdft_im64_mult0000_39_CY0G_12862,
      IB => sdft_im64_mult0000_39_CYMUXF2_12863,
      SEL => sdft_im64_mult0000_39_CYSELG_12854,
      O => sdft_im64_mult0000_39_CYMUXG2_12864
    );
  sdft_im64_mult0000_39_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X48Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult0000_submult_1_23,
      O => sdft_im64_mult0000_39_CY0G_12862
    );
  sdft_im64_mult0000_39_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X48Y50",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_Mmult_im64_mult00000_Madd_lut(40),
      O => sdft_im64_mult0000_39_CYSELG_12854
    );
  enable_IBUF_BUFG : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X1Y0"
    )
    port map (
      I0 => enable_IBUF_BUFG_I0_INV,
      I1 => GND,
      S => enable_IBUF_BUFG_S_INVNOT,
      O => enable_IBUF_4935
    );
  enable_IBUF_BUFG_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X1Y0",
      PATHPULSE => 798 ps
    )
    port map (
      I => '1',
      O => enable_IBUF_BUFG_S_INVNOT
    );
  enable_IBUF_BUFG_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X1Y0",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF1,
      O => enable_IBUF_BUFG_I0_INV
    );
  Inst_dcm_CLK0_BUFG_INST : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX_X1Y10"
    )
    port map (
      I0 => Inst_dcm_CLK0_BUFG_INST_I0_INV,
      I1 => GND,
      S => Inst_dcm_CLK0_BUFG_INST_S_INVNOT,
      O => clk_dcm
    );
  Inst_dcm_CLK0_BUFG_INST_SINV : X_INV
    generic map(
      LOC => "BUFGMUX_X1Y10",
      PATHPULSE => 798 ps
    )
    port map (
      I => '1',
      O => Inst_dcm_CLK0_BUFG_INST_S_INVNOT
    );
  Inst_dcm_CLK0_BUFG_INST_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX_X1Y10",
      PATHPULSE => 798 ps
    )
    port map (
      I => Inst_dcm_CLK0_BUF,
      O => Inst_dcm_CLK0_BUFG_INST_I0_INV
    );
  data_15_IBUF : X_BUF
    generic map(
      LOC => "PAD26",
      PATHPULSE => 798 ps
    )
    port map (
      I => data(15),
      O => data_15_INBUF
    );
  data_14_IBUF : X_BUF
    generic map(
      LOC => "PAD27",
      PATHPULSE => 798 ps
    )
    port map (
      I => data(14),
      O => data_14_INBUF
    );
  sdft_Mmult_re64_mult0001_submult_0_RSTPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y4",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0001_submult_0_RSTP_INT
    );
  sdft_Mmult_re64_mult0001_submult_0_RSTBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y4",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0001_submult_0_RSTB_INT
    );
  sdft_Mmult_re64_mult0001_submult_0_RSTAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y4",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0001_submult_0_RSTA_INT
    );
  sdft_Mmult_re64_mult0001_submult_0_CLKINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y4",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF_4935,
      O => sdft_Mmult_re64_mult0001_submult_0_CLK_INT
    );
  sdft_Mmult_re64_mult0001_submult_0_CEPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y4",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0001_submult_0_CEP_INT
    );
  sdft_Mmult_re64_mult0001_submult_0_CEBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y4",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0001_submult_0_CEB_INT
    );
  sdft_Mmult_re64_mult0001_submult_0_CEAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y4",
      PATHPULSE => 798 ps
    )
    port map (
      I => '1',
      O => sdft_Mmult_re64_mult0001_submult_0_CEA_INT
    );
  sdft_Mmult_re64_mult0001_submult_0 : X_MULT18X18SIO
    generic map(
      AREG => 1,
      BREG => 0,
      PREG => 0,
      B_INPUT => "DIRECT",
      LOC => "MULT18X18_X1Y4"
    )
    port map (
      CEA => sdft_Mmult_re64_mult0001_submult_0_CEA_INT,
      CEB => sdft_Mmult_re64_mult0001_submult_0_CEB_INT,
      CEP => sdft_Mmult_re64_mult0001_submult_0_CEP_INT,
      CLK => sdft_Mmult_re64_mult0001_submult_0_CLK_INT,
      RSTA => sdft_Mmult_re64_mult0001_submult_0_RSTA_INT,
      RSTB => sdft_Mmult_re64_mult0001_submult_0_RSTB_INT,
      RSTP => sdft_Mmult_re64_mult0001_submult_0_RSTP_INT,
      A(17) => GND,
      A(16) => GND,
      A(15) => VCC,
      A(14) => VCC,
      A(13) => GND,
      A(12) => GND,
      A(11) => VCC,
      A(10) => GND,
      A(9) => VCC,
      A(8) => VCC,
      A(7) => VCC,
      A(6) => GND,
      A(5) => VCC,
      A(4) => VCC,
      A(3) => VCC,
      A(2) => GND,
      A(1) => VCC,
      A(0) => VCC,
      B(17) => GND,
      B(16) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B(16),
      B(15) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B(15),
      B(14) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B(14),
      B(13) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B(13),
      B(12) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B(12),
      B(11) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B(11),
      B(10) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B(10),
      B(9) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B(9),
      B(8) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B(8),
      B(7) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B(7),
      B(6) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B(6),
      B(5) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B(5),
      B(4) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B(4),
      B(3) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B(3),
      B(2) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B(2),
      B(1) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B(1),
      B(0) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B(0),
      BCIN(17) => sdft_Mmult_re64_mult0001_submult_0_BCIN17,
      BCIN(16) => sdft_Mmult_re64_mult0001_submult_0_BCIN16,
      BCIN(15) => sdft_Mmult_re64_mult0001_submult_0_BCIN15,
      BCIN(14) => sdft_Mmult_re64_mult0001_submult_0_BCIN14,
      BCIN(13) => sdft_Mmult_re64_mult0001_submult_0_BCIN13,
      BCIN(12) => sdft_Mmult_re64_mult0001_submult_0_BCIN12,
      BCIN(11) => sdft_Mmult_re64_mult0001_submult_0_BCIN11,
      BCIN(10) => sdft_Mmult_re64_mult0001_submult_0_BCIN10,
      BCIN(9) => sdft_Mmult_re64_mult0001_submult_0_BCIN9,
      BCIN(8) => sdft_Mmult_re64_mult0001_submult_0_BCIN8,
      BCIN(7) => sdft_Mmult_re64_mult0001_submult_0_BCIN7,
      BCIN(6) => sdft_Mmult_re64_mult0001_submult_0_BCIN6,
      BCIN(5) => sdft_Mmult_re64_mult0001_submult_0_BCIN5,
      BCIN(4) => sdft_Mmult_re64_mult0001_submult_0_BCIN4,
      BCIN(3) => sdft_Mmult_re64_mult0001_submult_0_BCIN3,
      BCIN(2) => sdft_Mmult_re64_mult0001_submult_0_BCIN2,
      BCIN(1) => sdft_Mmult_re64_mult0001_submult_0_BCIN1,
      BCIN(0) => sdft_Mmult_re64_mult0001_submult_0_BCIN0,
      P(35) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_35,
      P(34) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_34,
      P(33) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_33,
      P(32) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_32,
      P(31) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_31,
      P(30) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_30,
      P(29) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_29,
      P(28) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_28,
      P(27) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_27,
      P(26) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_26,
      P(25) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_25,
      P(24) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_24,
      P(23) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_23,
      P(22) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_22,
      P(21) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_21,
      P(20) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_20,
      P(19) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_19,
      P(18) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_18,
      P(17) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_17,
      P(16) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_16,
      P(15) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_15,
      P(14) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_14,
      P(13) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_13,
      P(12) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_12,
      P(11) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_11,
      P(10) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_10,
      P(9) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_9,
      P(8) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_8,
      P(7) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_7,
      P(6) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_6,
      P(5) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_5,
      P(4) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_4,
      P(3) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_3,
      P(2) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_2,
      P(1) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_1,
      P(0) => sdft_Mmult_re64_mult0001_submult_0_P_to_Adder_A_0,
      BCOUT(17) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_17,
      BCOUT(16) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_16,
      BCOUT(15) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_15,
      BCOUT(14) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_14,
      BCOUT(13) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_13,
      BCOUT(12) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_12,
      BCOUT(11) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_11,
      BCOUT(10) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_10,
      BCOUT(9) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_9,
      BCOUT(8) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_8,
      BCOUT(7) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_7,
      BCOUT(6) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_6,
      BCOUT(5) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_5,
      BCOUT(4) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_4,
      BCOUT(3) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_3,
      BCOUT(2) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_2,
      BCOUT(1) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_1,
      BCOUT(0) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_0
    );
  sdft_Mmult_im64_mult0000_submult_01_RSTPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y1",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0000_submult_01_RSTP_INT
    );
  sdft_Mmult_im64_mult0000_submult_01_RSTBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y1",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0000_submult_01_RSTB_INT
    );
  sdft_Mmult_im64_mult0000_submult_01_RSTAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y1",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0000_submult_01_RSTA_INT
    );
  sdft_Mmult_im64_mult0000_submult_01_CLKINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y1",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF_4935,
      O => sdft_Mmult_im64_mult0000_submult_01_CLK_INT
    );
  sdft_Mmult_im64_mult0000_submult_01_CEPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y1",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0000_submult_01_CEP_INT
    );
  sdft_Mmult_im64_mult0000_submult_01_CEBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y1",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0000_submult_01_CEB_INT
    );
  sdft_Mmult_im64_mult0000_submult_01_CEAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y1",
      PATHPULSE => 798 ps
    )
    port map (
      I => '1',
      O => sdft_Mmult_im64_mult0000_submult_01_CEA_INT
    );
  sdft_Mmult_im64_mult0000_submult_01 : X_MULT18X18SIO
    generic map(
      AREG => 1,
      BREG => 0,
      PREG => 0,
      B_INPUT => "CASCADE",
      LOC => "MULT18X18_X1Y1"
    )
    port map (
      CEA => sdft_Mmult_im64_mult0000_submult_01_CEA_INT,
      CEB => sdft_Mmult_im64_mult0000_submult_01_CEB_INT,
      CEP => sdft_Mmult_im64_mult0000_submult_01_CEP_INT,
      CLK => sdft_Mmult_im64_mult0000_submult_01_CLK_INT,
      RSTA => sdft_Mmult_im64_mult0000_submult_01_RSTA_INT,
      RSTB => sdft_Mmult_im64_mult0000_submult_01_RSTB_INT,
      RSTP => sdft_Mmult_im64_mult0000_submult_01_RSTP_INT,
      A(17) => VCC,
      A(16) => VCC,
      A(15) => VCC,
      A(14) => VCC,
      A(13) => VCC,
      A(12) => VCC,
      A(11) => VCC,
      A(10) => VCC,
      A(9) => VCC,
      A(8) => VCC,
      A(7) => VCC,
      A(6) => VCC,
      A(5) => VCC,
      A(4) => VCC,
      A(3) => VCC,
      A(2) => VCC,
      A(1) => VCC,
      A(0) => VCC,
      B(17) => sdft_Mmult_im64_mult0000_submult_01_B17,
      B(16) => sdft_Mmult_im64_mult0000_submult_01_B16,
      B(15) => sdft_Mmult_im64_mult0000_submult_01_B15,
      B(14) => sdft_Mmult_im64_mult0000_submult_01_B14,
      B(13) => sdft_Mmult_im64_mult0000_submult_01_B13,
      B(12) => sdft_Mmult_im64_mult0000_submult_01_B12,
      B(11) => sdft_Mmult_im64_mult0000_submult_01_B11,
      B(10) => sdft_Mmult_im64_mult0000_submult_01_B10,
      B(9) => sdft_Mmult_im64_mult0000_submult_01_B9,
      B(8) => sdft_Mmult_im64_mult0000_submult_01_B8,
      B(7) => sdft_Mmult_im64_mult0000_submult_01_B7,
      B(6) => sdft_Mmult_im64_mult0000_submult_01_B6,
      B(5) => sdft_Mmult_im64_mult0000_submult_01_B5,
      B(4) => sdft_Mmult_im64_mult0000_submult_01_B4,
      B(3) => sdft_Mmult_im64_mult0000_submult_01_B3,
      B(2) => sdft_Mmult_im64_mult0000_submult_01_B2,
      B(1) => sdft_Mmult_im64_mult0000_submult_01_B1,
      B(0) => sdft_Mmult_im64_mult0000_submult_01_B0,
      BCIN(17) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_17,
      BCIN(16) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_16,
      BCIN(15) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_15,
      BCIN(14) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_14,
      BCIN(13) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_13,
      BCIN(12) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_12,
      BCIN(11) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_11,
      BCIN(10) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_10,
      BCIN(9) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_9,
      BCIN(8) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_8,
      BCIN(7) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_7,
      BCIN(6) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_6,
      BCIN(5) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_5,
      BCIN(4) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_4,
      BCIN(3) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_3,
      BCIN(2) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_2,
      BCIN(1) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_1,
      BCIN(0) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_0,
      P(35) => sdft_Mmult_im64_mult0000_submult_01_P35,
      P(34) => sdft_Mmult_im64_mult0000_submult_01_P34,
      P(33) => sdft_Mmult_im64_mult0000_submult_01_P33,
      P(32) => sdft_Mmult_im64_mult0000_submult_01_P32,
      P(31) => sdft_Mmult_im64_mult0000_submult_01_P31,
      P(30) => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_30,
      P(29) => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_29,
      P(28) => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_28,
      P(27) => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_27,
      P(26) => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_26,
      P(25) => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_25,
      P(24) => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_24,
      P(23) => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_23,
      P(22) => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_22,
      P(21) => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_21,
      P(20) => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_20,
      P(19) => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_19,
      P(18) => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_18,
      P(17) => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_17,
      P(16) => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_16,
      P(15) => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_15,
      P(14) => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_14,
      P(13) => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_13,
      P(12) => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_12,
      P(11) => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_11,
      P(10) => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_10,
      P(9) => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_9,
      P(8) => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_8,
      P(7) => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_7,
      P(6) => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_6,
      P(5) => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_5,
      P(4) => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_4,
      P(3) => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_3,
      P(2) => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_2,
      P(1) => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_1,
      P(0) => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_0,
      BCOUT(17) => sdft_Mmult_im64_mult0000_submult_01_BCOUT17,
      BCOUT(16) => sdft_Mmult_im64_mult0000_submult_01_BCOUT16,
      BCOUT(15) => sdft_Mmult_im64_mult0000_submult_01_BCOUT15,
      BCOUT(14) => sdft_Mmult_im64_mult0000_submult_01_BCOUT14,
      BCOUT(13) => sdft_Mmult_im64_mult0000_submult_01_BCOUT13,
      BCOUT(12) => sdft_Mmult_im64_mult0000_submult_01_BCOUT12,
      BCOUT(11) => sdft_Mmult_im64_mult0000_submult_01_BCOUT11,
      BCOUT(10) => sdft_Mmult_im64_mult0000_submult_01_BCOUT10,
      BCOUT(9) => sdft_Mmult_im64_mult0000_submult_01_BCOUT9,
      BCOUT(8) => sdft_Mmult_im64_mult0000_submult_01_BCOUT8,
      BCOUT(7) => sdft_Mmult_im64_mult0000_submult_01_BCOUT7,
      BCOUT(6) => sdft_Mmult_im64_mult0000_submult_01_BCOUT6,
      BCOUT(5) => sdft_Mmult_im64_mult0000_submult_01_BCOUT5,
      BCOUT(4) => sdft_Mmult_im64_mult0000_submult_01_BCOUT4,
      BCOUT(3) => sdft_Mmult_im64_mult0000_submult_01_BCOUT3,
      BCOUT(2) => sdft_Mmult_im64_mult0000_submult_01_BCOUT2,
      BCOUT(1) => sdft_Mmult_im64_mult0000_submult_01_BCOUT1,
      BCOUT(0) => sdft_Mmult_im64_mult0000_submult_01_BCOUT0
    );
  output_value_re_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD86"
    )
    port map (
      I => output_value_re_2_O,
      O => output_value_re(2)
    );
  output_value_re_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD106"
    )
    port map (
      I => output_value_re_3_O,
      O => output_value_re(3)
    );
  output_value_re_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD111"
    )
    port map (
      I => output_value_re_6_O,
      O => output_value_re(6)
    );
  sdft_Mmult_re64_mult0001_submult_1_RSTPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y7",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0001_submult_1_RSTP_INT
    );
  sdft_Mmult_re64_mult0001_submult_1_RSTBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y7",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0001_submult_1_RSTB_INT
    );
  sdft_Mmult_re64_mult0001_submult_1_RSTAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y7",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0001_submult_1_RSTA_INT
    );
  sdft_Mmult_re64_mult0001_submult_1_CLKINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y7",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF_4935,
      O => sdft_Mmult_re64_mult0001_submult_1_CLK_INT
    );
  sdft_Mmult_re64_mult0001_submult_1_CEPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y7",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0001_submult_1_CEP_INT
    );
  sdft_Mmult_re64_mult0001_submult_1_CEBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y7",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0001_submult_1_CEB_INT
    );
  sdft_Mmult_re64_mult0001_submult_1_CEAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y7",
      PATHPULSE => 798 ps
    )
    port map (
      I => '1',
      O => sdft_Mmult_re64_mult0001_submult_1_CEA_INT
    );
  sdft_Mmult_re64_mult0001_submult_1 : X_MULT18X18SIO
    generic map(
      AREG => 1,
      BREG => 0,
      PREG => 0,
      B_INPUT => "DIRECT",
      LOC => "MULT18X18_X0Y7"
    )
    port map (
      CEA => sdft_Mmult_re64_mult0001_submult_1_CEA_INT,
      CEB => sdft_Mmult_re64_mult0001_submult_1_CEB_INT,
      CEP => sdft_Mmult_re64_mult0001_submult_1_CEP_INT,
      CLK => sdft_Mmult_re64_mult0001_submult_1_CLK_INT,
      RSTA => sdft_Mmult_re64_mult0001_submult_1_RSTA_INT,
      RSTB => sdft_Mmult_re64_mult0001_submult_1_RSTB_INT,
      RSTP => sdft_Mmult_re64_mult0001_submult_1_RSTP_INT,
      A(17) => GND,
      A(16) => GND,
      A(15) => VCC,
      A(14) => VCC,
      A(13) => GND,
      A(12) => GND,
      A(11) => VCC,
      A(10) => GND,
      A(9) => VCC,
      A(8) => VCC,
      A(7) => VCC,
      A(6) => GND,
      A(5) => VCC,
      A(4) => VCC,
      A(3) => VCC,
      A(2) => GND,
      A(1) => VCC,
      A(0) => VCC,
      B(17) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(17),
      B(16) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(16),
      B(15) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(15),
      B(14) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(14),
      B(13) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(13),
      B(12) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(12),
      B(11) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(11),
      B(10) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(10),
      B(9) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(9),
      B(8) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(8),
      B(7) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(7),
      B(6) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(6),
      B(5) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(5),
      B(4) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(4),
      B(3) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(3),
      B(2) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(2),
      B(1) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(1),
      B(0) => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(0),
      BCIN(17) => sdft_Mmult_re64_mult0001_submult_1_BCIN17,
      BCIN(16) => sdft_Mmult_re64_mult0001_submult_1_BCIN16,
      BCIN(15) => sdft_Mmult_re64_mult0001_submult_1_BCIN15,
      BCIN(14) => sdft_Mmult_re64_mult0001_submult_1_BCIN14,
      BCIN(13) => sdft_Mmult_re64_mult0001_submult_1_BCIN13,
      BCIN(12) => sdft_Mmult_re64_mult0001_submult_1_BCIN12,
      BCIN(11) => sdft_Mmult_re64_mult0001_submult_1_BCIN11,
      BCIN(10) => sdft_Mmult_re64_mult0001_submult_1_BCIN10,
      BCIN(9) => sdft_Mmult_re64_mult0001_submult_1_BCIN9,
      BCIN(8) => sdft_Mmult_re64_mult0001_submult_1_BCIN8,
      BCIN(7) => sdft_Mmult_re64_mult0001_submult_1_BCIN7,
      BCIN(6) => sdft_Mmult_re64_mult0001_submult_1_BCIN6,
      BCIN(5) => sdft_Mmult_re64_mult0001_submult_1_BCIN5,
      BCIN(4) => sdft_Mmult_re64_mult0001_submult_1_BCIN4,
      BCIN(3) => sdft_Mmult_re64_mult0001_submult_1_BCIN3,
      BCIN(2) => sdft_Mmult_re64_mult0001_submult_1_BCIN2,
      BCIN(1) => sdft_Mmult_re64_mult0001_submult_1_BCIN1,
      BCIN(0) => sdft_Mmult_re64_mult0001_submult_1_BCIN0,
      P(35) => sdft_Mmult_re64_mult0001_submult_1_P35,
      P(34) => sdft_Mmult_re64_mult0001_submult_1_P34,
      P(33) => sdft_Mmult_re64_mult0001_submult_1_P33,
      P(32) => sdft_Mmult_re64_mult0001_submult_1_P32,
      P(31) => sdft_Mmult_re64_mult0001_submult_1_P31,
      P(30) => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_30,
      P(29) => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_29,
      P(28) => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_28,
      P(27) => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_27,
      P(26) => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_26,
      P(25) => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_25,
      P(24) => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_24,
      P(23) => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_23,
      P(22) => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_22,
      P(21) => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_21,
      P(20) => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_20,
      P(19) => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_19,
      P(18) => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_18,
      P(17) => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_17,
      P(16) => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_16,
      P(15) => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_15,
      P(14) => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_14,
      P(13) => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_13,
      P(12) => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_12,
      P(11) => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_11,
      P(10) => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_10,
      P(9) => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_9,
      P(8) => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_8,
      P(7) => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_7,
      P(6) => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_6,
      P(5) => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_5,
      P(4) => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_4,
      P(3) => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_3,
      P(2) => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_2,
      P(1) => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_1,
      P(0) => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_0,
      BCOUT(17) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_17,
      BCOUT(16) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_16,
      BCOUT(15) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_15,
      BCOUT(14) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_14,
      BCOUT(13) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_13,
      BCOUT(12) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_12,
      BCOUT(11) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_11,
      BCOUT(10) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_10,
      BCOUT(9) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_9,
      BCOUT(8) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_8,
      BCOUT(7) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_7,
      BCOUT(6) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_6,
      BCOUT(5) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_5,
      BCOUT(4) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_4,
      BCOUT(3) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_3,
      BCOUT(2) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_2,
      BCOUT(1) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_1,
      BCOUT(0) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_0
    );
  data_13_IBUF : X_BUF
    generic map(
      LOC => "IPAD29",
      PATHPULSE => 798 ps
    )
    port map (
      I => data(13),
      O => data_13_INBUF
    );
  output_value_re_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD109"
    )
    port map (
      I => output_value_re_4_O,
      O => output_value_re(4)
    );
  sdft_Mmult_im64_mult0000_submult_11_RSTPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y4",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0000_submult_11_RSTP_INT
    );
  sdft_Mmult_im64_mult0000_submult_11_RSTBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y4",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0000_submult_11_RSTB_INT
    );
  sdft_Mmult_im64_mult0000_submult_11_RSTAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y4",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0000_submult_11_RSTA_INT
    );
  sdft_Mmult_im64_mult0000_submult_11_CLKINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y4",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF_4935,
      O => sdft_Mmult_im64_mult0000_submult_11_CLK_INT
    );
  sdft_Mmult_im64_mult0000_submult_11_CEPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y4",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0000_submult_11_CEP_INT
    );
  sdft_Mmult_im64_mult0000_submult_11_CEBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y4",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0000_submult_11_CEB_INT
    );
  sdft_Mmult_im64_mult0000_submult_11_CEAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y4",
      PATHPULSE => 798 ps
    )
    port map (
      I => '1',
      O => sdft_Mmult_im64_mult0000_submult_11_CEA_INT
    );
  sdft_Mmult_im64_mult0000_submult_11 : X_MULT18X18SIO
    generic map(
      AREG => 1,
      BREG => 0,
      PREG => 0,
      B_INPUT => "CASCADE",
      LOC => "MULT18X18_X0Y4"
    )
    port map (
      CEA => sdft_Mmult_im64_mult0000_submult_11_CEA_INT,
      CEB => sdft_Mmult_im64_mult0000_submult_11_CEB_INT,
      CEP => sdft_Mmult_im64_mult0000_submult_11_CEP_INT,
      CLK => sdft_Mmult_im64_mult0000_submult_11_CLK_INT,
      RSTA => sdft_Mmult_im64_mult0000_submult_11_RSTA_INT,
      RSTB => sdft_Mmult_im64_mult0000_submult_11_RSTB_INT,
      RSTP => sdft_Mmult_im64_mult0000_submult_11_RSTP_INT,
      A(17) => VCC,
      A(16) => VCC,
      A(15) => VCC,
      A(14) => VCC,
      A(13) => VCC,
      A(12) => VCC,
      A(11) => VCC,
      A(10) => VCC,
      A(9) => VCC,
      A(8) => VCC,
      A(7) => VCC,
      A(6) => VCC,
      A(5) => VCC,
      A(4) => VCC,
      A(3) => VCC,
      A(2) => VCC,
      A(1) => VCC,
      A(0) => VCC,
      B(17) => sdft_Mmult_im64_mult0000_submult_11_B17,
      B(16) => sdft_Mmult_im64_mult0000_submult_11_B16,
      B(15) => sdft_Mmult_im64_mult0000_submult_11_B15,
      B(14) => sdft_Mmult_im64_mult0000_submult_11_B14,
      B(13) => sdft_Mmult_im64_mult0000_submult_11_B13,
      B(12) => sdft_Mmult_im64_mult0000_submult_11_B12,
      B(11) => sdft_Mmult_im64_mult0000_submult_11_B11,
      B(10) => sdft_Mmult_im64_mult0000_submult_11_B10,
      B(9) => sdft_Mmult_im64_mult0000_submult_11_B9,
      B(8) => sdft_Mmult_im64_mult0000_submult_11_B8,
      B(7) => sdft_Mmult_im64_mult0000_submult_11_B7,
      B(6) => sdft_Mmult_im64_mult0000_submult_11_B6,
      B(5) => sdft_Mmult_im64_mult0000_submult_11_B5,
      B(4) => sdft_Mmult_im64_mult0000_submult_11_B4,
      B(3) => sdft_Mmult_im64_mult0000_submult_11_B3,
      B(2) => sdft_Mmult_im64_mult0000_submult_11_B2,
      B(1) => sdft_Mmult_im64_mult0000_submult_11_B1,
      B(0) => sdft_Mmult_im64_mult0000_submult_11_B0,
      BCIN(17) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_17,
      BCIN(16) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_16,
      BCIN(15) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_15,
      BCIN(14) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_14,
      BCIN(13) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_13,
      BCIN(12) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_12,
      BCIN(11) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_11,
      BCIN(10) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_10,
      BCIN(9) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_9,
      BCIN(8) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_8,
      BCIN(7) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_7,
      BCIN(6) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_6,
      BCIN(5) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_5,
      BCIN(4) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_4,
      BCIN(3) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_3,
      BCIN(2) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_2,
      BCIN(1) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_1,
      BCIN(0) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_0,
      P(35) => sdft_Mmult_im64_mult0000_submult_11_P35,
      P(34) => sdft_Mmult_im64_mult0000_submult_11_P34,
      P(33) => sdft_Mmult_im64_mult0000_submult_11_P33,
      P(32) => sdft_Mmult_im64_mult0000_submult_11_P32,
      P(31) => sdft_Mmult_im64_mult0000_submult_11_P31,
      P(30) => sdft_Mmult_im64_mult0000_submult_11_P30,
      P(29) => sdft_Mmult_im64_mult0000_submult_11_P29,
      P(28) => sdft_Mmult_im64_mult0000_submult_11_P28,
      P(27) => sdft_Mmult_im64_mult0000_submult_11_P27,
      P(26) => sdft_Mmult_im64_mult0000_submult_11_P26,
      P(25) => sdft_Mmult_im64_mult0000_submult_11_P25,
      P(24) => sdft_Mmult_im64_mult0000_submult_11_P24,
      P(23) => sdft_Mmult_im64_mult0000_submult_11_P23,
      P(22) => sdft_Mmult_im64_mult0000_submult_11_P22,
      P(21) => sdft_Mmult_im64_mult0000_submult_11_P21,
      P(20) => sdft_Mmult_im64_mult0000_submult_11_P20,
      P(19) => sdft_Mmult_im64_mult0000_submult_11_P19,
      P(18) => sdft_Mmult_im64_mult0000_submult_11_P18,
      P(17) => sdft_Mmult_im64_mult0000_submult_11_P17,
      P(16) => sdft_Mmult_im64_mult0000_submult_11_P16,
      P(15) => sdft_Mmult_im64_mult0000_submult_11_P15,
      P(14) => sdft_Mmult_im64_mult0000_submult_11_P14,
      P(13) => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_13,
      P(12) => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_12,
      P(11) => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_11,
      P(10) => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_10,
      P(9) => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_9,
      P(8) => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_8,
      P(7) => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_7,
      P(6) => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_6,
      P(5) => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_5,
      P(4) => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_4,
      P(3) => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_3,
      P(2) => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_2,
      P(1) => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_1,
      P(0) => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_0,
      BCOUT(17) => sdft_Mmult_im64_mult0000_submult_11_BCOUT17,
      BCOUT(16) => sdft_Mmult_im64_mult0000_submult_11_BCOUT16,
      BCOUT(15) => sdft_Mmult_im64_mult0000_submult_11_BCOUT15,
      BCOUT(14) => sdft_Mmult_im64_mult0000_submult_11_BCOUT14,
      BCOUT(13) => sdft_Mmult_im64_mult0000_submult_11_BCOUT13,
      BCOUT(12) => sdft_Mmult_im64_mult0000_submult_11_BCOUT12,
      BCOUT(11) => sdft_Mmult_im64_mult0000_submult_11_BCOUT11,
      BCOUT(10) => sdft_Mmult_im64_mult0000_submult_11_BCOUT10,
      BCOUT(9) => sdft_Mmult_im64_mult0000_submult_11_BCOUT9,
      BCOUT(8) => sdft_Mmult_im64_mult0000_submult_11_BCOUT8,
      BCOUT(7) => sdft_Mmult_im64_mult0000_submult_11_BCOUT7,
      BCOUT(6) => sdft_Mmult_im64_mult0000_submult_11_BCOUT6,
      BCOUT(5) => sdft_Mmult_im64_mult0000_submult_11_BCOUT5,
      BCOUT(4) => sdft_Mmult_im64_mult0000_submult_11_BCOUT4,
      BCOUT(3) => sdft_Mmult_im64_mult0000_submult_11_BCOUT3,
      BCOUT(2) => sdft_Mmult_im64_mult0000_submult_11_BCOUT2,
      BCOUT(1) => sdft_Mmult_im64_mult0000_submult_11_BCOUT1,
      BCOUT(0) => sdft_Mmult_im64_mult0000_submult_11_BCOUT0
    );
  sdft_Mmult_im64_mult0000_submult_0_RSTPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y0",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0000_submult_0_RSTP_INT
    );
  sdft_Mmult_im64_mult0000_submult_0_RSTBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y0",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0000_submult_0_RSTB_INT
    );
  sdft_Mmult_im64_mult0000_submult_0_RSTAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y0",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0000_submult_0_RSTA_INT
    );
  sdft_Mmult_im64_mult0000_submult_0_CLKINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y0",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF_4935,
      O => sdft_Mmult_im64_mult0000_submult_0_CLK_INT
    );
  sdft_Mmult_im64_mult0000_submult_0_CEPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y0",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0000_submult_0_CEP_INT
    );
  sdft_Mmult_im64_mult0000_submult_0_CEBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y0",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0000_submult_0_CEB_INT
    );
  sdft_Mmult_im64_mult0000_submult_0_CEAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y0",
      PATHPULSE => 798 ps
    )
    port map (
      I => '1',
      O => sdft_Mmult_im64_mult0000_submult_0_CEA_INT
    );
  sdft_Mmult_im64_mult0000_submult_0 : X_MULT18X18SIO
    generic map(
      AREG => 1,
      BREG => 0,
      PREG => 0,
      B_INPUT => "DIRECT",
      LOC => "MULT18X18_X1Y0"
    )
    port map (
      CEA => sdft_Mmult_im64_mult0000_submult_0_CEA_INT,
      CEB => sdft_Mmult_im64_mult0000_submult_0_CEB_INT,
      CEP => sdft_Mmult_im64_mult0000_submult_0_CEP_INT,
      CLK => sdft_Mmult_im64_mult0000_submult_0_CLK_INT,
      RSTA => sdft_Mmult_im64_mult0000_submult_0_RSTA_INT,
      RSTB => sdft_Mmult_im64_mult0000_submult_0_RSTB_INT,
      RSTP => sdft_Mmult_im64_mult0000_submult_0_RSTP_INT,
      A(17) => GND,
      A(16) => VCC,
      A(15) => GND,
      A(14) => VCC,
      A(13) => VCC,
      A(12) => GND,
      A(11) => GND,
      A(10) => VCC,
      A(9) => GND,
      A(8) => GND,
      A(7) => VCC,
      A(6) => VCC,
      A(5) => VCC,
      A(4) => VCC,
      A(3) => VCC,
      A(2) => VCC,
      A(1) => VCC,
      A(0) => GND,
      B(17) => GND,
      B(16) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B(16),
      B(15) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B(15),
      B(14) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B(14),
      B(13) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B(13),
      B(12) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B(12),
      B(11) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B(11),
      B(10) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B(10),
      B(9) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B(9),
      B(8) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B(8),
      B(7) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B(7),
      B(6) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B(6),
      B(5) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B(5),
      B(4) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B(4),
      B(3) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B(3),
      B(2) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B(2),
      B(1) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B(1),
      B(0) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B(0),
      BCIN(17) => sdft_Mmult_im64_mult0000_submult_0_BCIN17,
      BCIN(16) => sdft_Mmult_im64_mult0000_submult_0_BCIN16,
      BCIN(15) => sdft_Mmult_im64_mult0000_submult_0_BCIN15,
      BCIN(14) => sdft_Mmult_im64_mult0000_submult_0_BCIN14,
      BCIN(13) => sdft_Mmult_im64_mult0000_submult_0_BCIN13,
      BCIN(12) => sdft_Mmult_im64_mult0000_submult_0_BCIN12,
      BCIN(11) => sdft_Mmult_im64_mult0000_submult_0_BCIN11,
      BCIN(10) => sdft_Mmult_im64_mult0000_submult_0_BCIN10,
      BCIN(9) => sdft_Mmult_im64_mult0000_submult_0_BCIN9,
      BCIN(8) => sdft_Mmult_im64_mult0000_submult_0_BCIN8,
      BCIN(7) => sdft_Mmult_im64_mult0000_submult_0_BCIN7,
      BCIN(6) => sdft_Mmult_im64_mult0000_submult_0_BCIN6,
      BCIN(5) => sdft_Mmult_im64_mult0000_submult_0_BCIN5,
      BCIN(4) => sdft_Mmult_im64_mult0000_submult_0_BCIN4,
      BCIN(3) => sdft_Mmult_im64_mult0000_submult_0_BCIN3,
      BCIN(2) => sdft_Mmult_im64_mult0000_submult_0_BCIN2,
      BCIN(1) => sdft_Mmult_im64_mult0000_submult_0_BCIN1,
      BCIN(0) => sdft_Mmult_im64_mult0000_submult_0_BCIN0,
      P(35) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_35,
      P(34) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_34,
      P(33) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_33,
      P(32) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_32,
      P(31) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_31,
      P(30) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_30,
      P(29) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_29,
      P(28) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_28,
      P(27) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_27,
      P(26) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_26,
      P(25) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_25,
      P(24) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_24,
      P(23) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_23,
      P(22) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_22,
      P(21) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_21,
      P(20) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_20,
      P(19) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_19,
      P(18) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_18,
      P(17) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_17,
      P(16) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_16,
      P(15) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_15,
      P(14) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_14,
      P(13) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_13,
      P(12) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_12,
      P(11) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_11,
      P(10) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_10,
      P(9) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_9,
      P(8) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_8,
      P(7) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_7,
      P(6) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_6,
      P(5) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_5,
      P(4) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_4,
      P(3) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_3,
      P(2) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_2,
      P(1) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_1,
      P(0) => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_0,
      BCOUT(17) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_17,
      BCOUT(16) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_16,
      BCOUT(15) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_15,
      BCOUT(14) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_14,
      BCOUT(13) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_13,
      BCOUT(12) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_12,
      BCOUT(11) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_11,
      BCOUT(10) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_10,
      BCOUT(9) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_9,
      BCOUT(8) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_8,
      BCOUT(7) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_7,
      BCOUT(6) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_6,
      BCOUT(5) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_5,
      BCOUT(4) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_4,
      BCOUT(3) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_3,
      BCOUT(2) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_2,
      BCOUT(1) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_1,
      BCOUT(0) => sdft_Mmult_im64_mult0000_submult_0_BCOUT_to_Mmult_im64_mult0000_submult_01_BCIN_0
    );
  output_value_re_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD82"
    )
    port map (
      I => output_value_re_0_O,
      O => output_value_re(0)
    );
  sdft_Mmult_im64_mult0000_submult_1_RSTPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y3",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0000_submult_1_RSTP_INT
    );
  sdft_Mmult_im64_mult0000_submult_1_RSTBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y3",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0000_submult_1_RSTB_INT
    );
  sdft_Mmult_im64_mult0000_submult_1_RSTAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y3",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0000_submult_1_RSTA_INT
    );
  sdft_Mmult_im64_mult0000_submult_1_CLKINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y3",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF_4935,
      O => sdft_Mmult_im64_mult0000_submult_1_CLK_INT
    );
  sdft_Mmult_im64_mult0000_submult_1_CEPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y3",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0000_submult_1_CEP_INT
    );
  sdft_Mmult_im64_mult0000_submult_1_CEBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y3",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0000_submult_1_CEB_INT
    );
  sdft_Mmult_im64_mult0000_submult_1_CEAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y3",
      PATHPULSE => 798 ps
    )
    port map (
      I => '1',
      O => sdft_Mmult_im64_mult0000_submult_1_CEA_INT
    );
  sdft_Mmult_im64_mult0000_submult_1 : X_MULT18X18SIO
    generic map(
      AREG => 1,
      BREG => 0,
      PREG => 0,
      B_INPUT => "DIRECT",
      LOC => "MULT18X18_X0Y3"
    )
    port map (
      CEA => sdft_Mmult_im64_mult0000_submult_1_CEA_INT,
      CEB => sdft_Mmult_im64_mult0000_submult_1_CEB_INT,
      CEP => sdft_Mmult_im64_mult0000_submult_1_CEP_INT,
      CLK => sdft_Mmult_im64_mult0000_submult_1_CLK_INT,
      RSTA => sdft_Mmult_im64_mult0000_submult_1_RSTA_INT,
      RSTB => sdft_Mmult_im64_mult0000_submult_1_RSTB_INT,
      RSTP => sdft_Mmult_im64_mult0000_submult_1_RSTP_INT,
      A(17) => GND,
      A(16) => VCC,
      A(15) => GND,
      A(14) => VCC,
      A(13) => VCC,
      A(12) => GND,
      A(11) => GND,
      A(10) => VCC,
      A(9) => GND,
      A(8) => GND,
      A(7) => VCC,
      A(6) => VCC,
      A(5) => VCC,
      A(4) => VCC,
      A(3) => VCC,
      A(2) => VCC,
      A(1) => VCC,
      A(0) => GND,
      B(17) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(17),
      B(16) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(16),
      B(15) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(15),
      B(14) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(14),
      B(13) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(13),
      B(12) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(12),
      B(11) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(11),
      B(10) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(10),
      B(9) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(9),
      B(8) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(8),
      B(7) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(7),
      B(6) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(6),
      B(5) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(5),
      B(4) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(4),
      B(3) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(3),
      B(2) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(2),
      B(1) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(1),
      B(0) => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(0),
      BCIN(17) => sdft_Mmult_im64_mult0000_submult_1_BCIN17,
      BCIN(16) => sdft_Mmult_im64_mult0000_submult_1_BCIN16,
      BCIN(15) => sdft_Mmult_im64_mult0000_submult_1_BCIN15,
      BCIN(14) => sdft_Mmult_im64_mult0000_submult_1_BCIN14,
      BCIN(13) => sdft_Mmult_im64_mult0000_submult_1_BCIN13,
      BCIN(12) => sdft_Mmult_im64_mult0000_submult_1_BCIN12,
      BCIN(11) => sdft_Mmult_im64_mult0000_submult_1_BCIN11,
      BCIN(10) => sdft_Mmult_im64_mult0000_submult_1_BCIN10,
      BCIN(9) => sdft_Mmult_im64_mult0000_submult_1_BCIN9,
      BCIN(8) => sdft_Mmult_im64_mult0000_submult_1_BCIN8,
      BCIN(7) => sdft_Mmult_im64_mult0000_submult_1_BCIN7,
      BCIN(6) => sdft_Mmult_im64_mult0000_submult_1_BCIN6,
      BCIN(5) => sdft_Mmult_im64_mult0000_submult_1_BCIN5,
      BCIN(4) => sdft_Mmult_im64_mult0000_submult_1_BCIN4,
      BCIN(3) => sdft_Mmult_im64_mult0000_submult_1_BCIN3,
      BCIN(2) => sdft_Mmult_im64_mult0000_submult_1_BCIN2,
      BCIN(1) => sdft_Mmult_im64_mult0000_submult_1_BCIN1,
      BCIN(0) => sdft_Mmult_im64_mult0000_submult_1_BCIN0,
      P(35) => sdft_Mmult_im64_mult0000_submult_1_P35,
      P(34) => sdft_Mmult_im64_mult0000_submult_1_P34,
      P(33) => sdft_Mmult_im64_mult0000_submult_1_P33,
      P(32) => sdft_Mmult_im64_mult0000_submult_1_P32,
      P(31) => sdft_Mmult_im64_mult0000_submult_1_P31,
      P(30) => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_30,
      P(29) => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_29,
      P(28) => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_28,
      P(27) => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_27,
      P(26) => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_26,
      P(25) => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_25,
      P(24) => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_24,
      P(23) => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_23,
      P(22) => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_22,
      P(21) => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_21,
      P(20) => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_20,
      P(19) => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_19,
      P(18) => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_18,
      P(17) => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_17,
      P(16) => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_16,
      P(15) => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_15,
      P(14) => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_14,
      P(13) => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_13,
      P(12) => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_12,
      P(11) => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_11,
      P(10) => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_10,
      P(9) => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_9,
      P(8) => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_8,
      P(7) => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_7,
      P(6) => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_6,
      P(5) => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_5,
      P(4) => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_4,
      P(3) => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_3,
      P(2) => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_2,
      P(1) => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_1,
      P(0) => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_0,
      BCOUT(17) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_17,
      BCOUT(16) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_16,
      BCOUT(15) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_15,
      BCOUT(14) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_14,
      BCOUT(13) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_13,
      BCOUT(12) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_12,
      BCOUT(11) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_11,
      BCOUT(10) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_10,
      BCOUT(9) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_9,
      BCOUT(8) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_8,
      BCOUT(7) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_7,
      BCOUT(6) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_6,
      BCOUT(5) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_5,
      BCOUT(4) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_4,
      BCOUT(3) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_3,
      BCOUT(2) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_2,
      BCOUT(1) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_1,
      BCOUT(0) => sdft_Mmult_im64_mult0000_submult_1_BCOUT_to_Mmult_im64_mult0000_submult_11_BCIN_0
    );
  output_value_re_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD87"
    )
    port map (
      I => output_value_re_1_O,
      O => output_value_re(1)
    );
  Inst_dcm_DCM_SP_INST_PSCLKINV : X_BUF
    generic map(
      LOC => "DCM_X0Y1",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => Inst_dcm_DCM_SP_INST_PSCLKINV_13885
    );
  Inst_dcm_DCM_SP_INST : X_DCM_SP
    generic map(
      DUTY_CYCLE_CORRECTION => TRUE,
      FACTORY_JF => X"C080",
      CLKDV_DIVIDE => 2.000000,
      CLKFX_DIVIDE => 5,
      CLKFX_MULTIPLY => 4,
      CLKOUT_PHASE_SHIFT => "NONE",
      CLKIN_PERIOD => 20.000000,
      DESKEW_ADJUST => "6",
      DFS_FREQUENCY_MODE => "LOW",
      STARTUP_WAIT => FALSE,
      CLK_FEEDBACK => "1X",
      DLL_FREQUENCY_MODE => "LOW",
      CLKIN_DIVIDE_BY_2 => FALSE,
      PHASE_SHIFT => 0,
      LOC => "DCM_X0Y1"
    )
    port map (
      CLKIN => Inst_dcm_DCM_SP_INST_CLKIN_BUF_13883,
      CLKFB => Inst_dcm_DCM_SP_INST_CLKFB_BUF_13884,
      RST => '0',
      DSSEN => NLW_Inst_dcm_DCM_SP_INST_DSSEN_UNCONNECTED,
      PSINCDEC => '0',
      PSEN => '0',
      PSCLK => Inst_dcm_DCM_SP_INST_PSCLKINV_13885,
      PSDONE => Inst_dcm_DCM_SP_INST_PSDONE,
      LOCKED => locked_out_OBUF_4934,
      CLKFX180 => Inst_dcm_DCM_SP_INST_CLKFX180,
      CLKFX => Inst_dcm_DCM_SP_INST_CLKFX,
      CLKDV => Inst_dcm_DCM_SP_INST_CLKDV,
      CLK2X180 => Inst_dcm_DCM_SP_INST_CLK2X180,
      CLK2X => Inst_dcm_DCM_SP_INST_CLK2X,
      CLK270 => Inst_dcm_DCM_SP_INST_CLK270,
      CLK180 => Inst_dcm_DCM_SP_INST_CLK180,
      CLK90 => Inst_dcm_DCM_SP_INST_CLK90,
      CLK0 => Inst_dcm_CLK0_BUF,
      STATUS(7) => Inst_dcm_DCM_SP_INST_STATUS7,
      STATUS(6) => Inst_dcm_DCM_SP_INST_STATUS6,
      STATUS(5) => Inst_dcm_DCM_SP_INST_STATUS5,
      STATUS(4) => Inst_dcm_DCM_SP_INST_STATUS4,
      STATUS(3) => Inst_dcm_DCM_SP_INST_STATUS3,
      STATUS(2) => Inst_dcm_DCM_SP_INST_STATUS2,
      STATUS(1) => Inst_dcm_DCM_SP_INST_STATUS1,
      STATUS(0) => Inst_dcm_DCM_SP_INST_STATUS0
    );
  Inst_dcm_DCM_SP_INST_CLKFB_BUF : X_BUF
    generic map(
      LOC => "DCM_X0Y1",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => Inst_dcm_DCM_SP_INST_CLKFB_BUF_13884
    );
  Inst_dcm_DCM_SP_INST_CLKIN_BUF : X_BUF
    generic map(
      LOC => "DCM_X0Y1",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_INBUF,
      O => Inst_dcm_DCM_SP_INST_CLKIN_BUF_13883
    );
  output_value_re_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD90"
    )
    port map (
      I => output_value_re_7_O,
      O => output_value_re(7)
    );
  locked_out_OBUF : X_OBUF
    generic map(
      LOC => "PAD24"
    )
    port map (
      I => locked_out_O,
      O => locked_out
    );
  output_value_re_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD89"
    )
    port map (
      I => output_value_re_5_O,
      O => output_value_re(5)
    );
  output_value_re_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD123"
    )
    port map (
      I => output_value_re_9_O,
      O => output_value_re(9)
    );
  enable_IBUF : X_BUF
    generic map(
      LOC => "PAD146",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable,
      O => enable_INBUF
    );
  output_value_re_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD47"
    )
    port map (
      I => output_value_re_8_O,
      O => output_value_re(8)
    );
  sdft_counter_or0000_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y76",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_counter_or0000,
      O => sdft_counter_or0000_0
    );
  sdft_counter_cmp_eq000011_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_counter_cmp_eq000011_F5MUX_15878,
      O => sdft_counter_cmp_eq000011
    );
  sdft_counter_cmp_eq000011_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X28Y78"
    )
    port map (
      IA => sdft_counter_cmp_eq000011_G,
      IB => sdft_counter_cmp_eq0000111_15876,
      SEL => sdft_counter_cmp_eq000011_BXINV_15871,
      O => sdft_counter_cmp_eq000011_F5MUX_15878
    );
  sdft_counter_cmp_eq000011_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y78",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_counter(8),
      O => sdft_counter_cmp_eq000011_BXINV_15871
    );
  sdft_Mmult_re64_mult0001_submult_01_RSTPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y5",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0001_submult_01_RSTP_INT
    );
  sdft_Mmult_re64_mult0001_submult_01_RSTBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y5",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0001_submult_01_RSTB_INT
    );
  sdft_Mmult_re64_mult0001_submult_01_RSTAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y5",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0001_submult_01_RSTA_INT
    );
  sdft_Mmult_re64_mult0001_submult_01_CLKINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y5",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF_4935,
      O => sdft_Mmult_re64_mult0001_submult_01_CLK_INT
    );
  sdft_Mmult_re64_mult0001_submult_01_CEPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y5",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0001_submult_01_CEP_INT
    );
  sdft_Mmult_re64_mult0001_submult_01_CEBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y5",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0001_submult_01_CEB_INT
    );
  sdft_Mmult_re64_mult0001_submult_01_CEAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y5",
      PATHPULSE => 798 ps
    )
    port map (
      I => '1',
      O => sdft_Mmult_re64_mult0001_submult_01_CEA_INT
    );
  sdft_Mmult_re64_mult0001_submult_01 : X_MULT18X18SIO
    generic map(
      AREG => 1,
      BREG => 0,
      PREG => 0,
      B_INPUT => "CASCADE",
      LOC => "MULT18X18_X1Y5"
    )
    port map (
      CEA => sdft_Mmult_re64_mult0001_submult_01_CEA_INT,
      CEB => sdft_Mmult_re64_mult0001_submult_01_CEB_INT,
      CEP => sdft_Mmult_re64_mult0001_submult_01_CEP_INT,
      CLK => sdft_Mmult_re64_mult0001_submult_01_CLK_INT,
      RSTA => sdft_Mmult_re64_mult0001_submult_01_RSTA_INT,
      RSTB => sdft_Mmult_re64_mult0001_submult_01_RSTB_INT,
      RSTP => sdft_Mmult_re64_mult0001_submult_01_RSTP_INT,
      A(17) => GND,
      A(16) => GND,
      A(15) => GND,
      A(14) => GND,
      A(13) => GND,
      A(12) => GND,
      A(11) => GND,
      A(10) => GND,
      A(9) => GND,
      A(8) => GND,
      A(7) => GND,
      A(6) => GND,
      A(5) => GND,
      A(4) => GND,
      A(3) => GND,
      A(2) => GND,
      A(1) => GND,
      A(0) => GND,
      B(17) => sdft_Mmult_re64_mult0001_submult_01_B17,
      B(16) => sdft_Mmult_re64_mult0001_submult_01_B16,
      B(15) => sdft_Mmult_re64_mult0001_submult_01_B15,
      B(14) => sdft_Mmult_re64_mult0001_submult_01_B14,
      B(13) => sdft_Mmult_re64_mult0001_submult_01_B13,
      B(12) => sdft_Mmult_re64_mult0001_submult_01_B12,
      B(11) => sdft_Mmult_re64_mult0001_submult_01_B11,
      B(10) => sdft_Mmult_re64_mult0001_submult_01_B10,
      B(9) => sdft_Mmult_re64_mult0001_submult_01_B9,
      B(8) => sdft_Mmult_re64_mult0001_submult_01_B8,
      B(7) => sdft_Mmult_re64_mult0001_submult_01_B7,
      B(6) => sdft_Mmult_re64_mult0001_submult_01_B6,
      B(5) => sdft_Mmult_re64_mult0001_submult_01_B5,
      B(4) => sdft_Mmult_re64_mult0001_submult_01_B4,
      B(3) => sdft_Mmult_re64_mult0001_submult_01_B3,
      B(2) => sdft_Mmult_re64_mult0001_submult_01_B2,
      B(1) => sdft_Mmult_re64_mult0001_submult_01_B1,
      B(0) => sdft_Mmult_re64_mult0001_submult_01_B0,
      BCIN(17) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_17,
      BCIN(16) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_16,
      BCIN(15) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_15,
      BCIN(14) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_14,
      BCIN(13) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_13,
      BCIN(12) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_12,
      BCIN(11) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_11,
      BCIN(10) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_10,
      BCIN(9) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_9,
      BCIN(8) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_8,
      BCIN(7) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_7,
      BCIN(6) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_6,
      BCIN(5) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_5,
      BCIN(4) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_4,
      BCIN(3) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_3,
      BCIN(2) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_2,
      BCIN(1) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_1,
      BCIN(0) => sdft_Mmult_re64_mult0001_submult_0_BCOUT_to_Mmult_re64_mult0001_submult_01_BCIN_0,
      P(35) => sdft_Mmult_re64_mult0001_submult_01_P35,
      P(34) => sdft_Mmult_re64_mult0001_submult_01_P34,
      P(33) => sdft_Mmult_re64_mult0001_submult_01_P33,
      P(32) => sdft_Mmult_re64_mult0001_submult_01_P32,
      P(31) => sdft_Mmult_re64_mult0001_submult_01_P31,
      P(30) => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_30,
      P(29) => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_29,
      P(28) => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_28,
      P(27) => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_27,
      P(26) => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_26,
      P(25) => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_25,
      P(24) => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_24,
      P(23) => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_23,
      P(22) => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_22,
      P(21) => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_21,
      P(20) => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_20,
      P(19) => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_19,
      P(18) => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_18,
      P(17) => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_17,
      P(16) => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_16,
      P(15) => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_15,
      P(14) => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_14,
      P(13) => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_13,
      P(12) => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_12,
      P(11) => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_11,
      P(10) => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_10,
      P(9) => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_9,
      P(8) => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_8,
      P(7) => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_7,
      P(6) => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_6,
      P(5) => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_5,
      P(4) => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_4,
      P(3) => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_3,
      P(2) => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_2,
      P(1) => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_1,
      P(0) => sdft_Mmult_re64_mult0001_submult_01_P_to_Adder_B_0,
      BCOUT(17) => sdft_Mmult_re64_mult0001_submult_01_BCOUT17,
      BCOUT(16) => sdft_Mmult_re64_mult0001_submult_01_BCOUT16,
      BCOUT(15) => sdft_Mmult_re64_mult0001_submult_01_BCOUT15,
      BCOUT(14) => sdft_Mmult_re64_mult0001_submult_01_BCOUT14,
      BCOUT(13) => sdft_Mmult_re64_mult0001_submult_01_BCOUT13,
      BCOUT(12) => sdft_Mmult_re64_mult0001_submult_01_BCOUT12,
      BCOUT(11) => sdft_Mmult_re64_mult0001_submult_01_BCOUT11,
      BCOUT(10) => sdft_Mmult_re64_mult0001_submult_01_BCOUT10,
      BCOUT(9) => sdft_Mmult_re64_mult0001_submult_01_BCOUT9,
      BCOUT(8) => sdft_Mmult_re64_mult0001_submult_01_BCOUT8,
      BCOUT(7) => sdft_Mmult_re64_mult0001_submult_01_BCOUT7,
      BCOUT(6) => sdft_Mmult_re64_mult0001_submult_01_BCOUT6,
      BCOUT(5) => sdft_Mmult_re64_mult0001_submult_01_BCOUT5,
      BCOUT(4) => sdft_Mmult_re64_mult0001_submult_01_BCOUT4,
      BCOUT(3) => sdft_Mmult_re64_mult0001_submult_01_BCOUT3,
      BCOUT(2) => sdft_Mmult_re64_mult0001_submult_01_BCOUT2,
      BCOUT(1) => sdft_Mmult_re64_mult0001_submult_01_BCOUT1,
      BCOUT(0) => sdft_Mmult_re64_mult0001_submult_01_BCOUT0
    );
  sdft_Mmult_im64_mult0001_submult_11_RSTPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y3",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0001_submult_11_RSTP_INT
    );
  sdft_Mmult_im64_mult0001_submult_11_RSTBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y3",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0001_submult_11_RSTB_INT
    );
  sdft_Mmult_im64_mult0001_submult_11_RSTAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y3",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0001_submult_11_RSTA_INT
    );
  sdft_Mmult_im64_mult0001_submult_11_CLKINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y3",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF_4935,
      O => sdft_Mmult_im64_mult0001_submult_11_CLK_INT
    );
  sdft_Mmult_im64_mult0001_submult_11_CEPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y3",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0001_submult_11_CEP_INT
    );
  sdft_Mmult_im64_mult0001_submult_11_CEBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y3",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0001_submult_11_CEB_INT
    );
  sdft_Mmult_im64_mult0001_submult_11_CEAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y3",
      PATHPULSE => 798 ps
    )
    port map (
      I => '1',
      O => sdft_Mmult_im64_mult0001_submult_11_CEA_INT
    );
  sdft_Mmult_im64_mult0001_submult_11 : X_MULT18X18SIO
    generic map(
      AREG => 1,
      BREG => 0,
      PREG => 0,
      B_INPUT => "CASCADE",
      LOC => "MULT18X18_X1Y3"
    )
    port map (
      CEA => sdft_Mmult_im64_mult0001_submult_11_CEA_INT,
      CEB => sdft_Mmult_im64_mult0001_submult_11_CEB_INT,
      CEP => sdft_Mmult_im64_mult0001_submult_11_CEP_INT,
      CLK => sdft_Mmult_im64_mult0001_submult_11_CLK_INT,
      RSTA => sdft_Mmult_im64_mult0001_submult_11_RSTA_INT,
      RSTB => sdft_Mmult_im64_mult0001_submult_11_RSTB_INT,
      RSTP => sdft_Mmult_im64_mult0001_submult_11_RSTP_INT,
      A(17) => GND,
      A(16) => GND,
      A(15) => GND,
      A(14) => GND,
      A(13) => GND,
      A(12) => GND,
      A(11) => GND,
      A(10) => GND,
      A(9) => GND,
      A(8) => GND,
      A(7) => GND,
      A(6) => GND,
      A(5) => GND,
      A(4) => GND,
      A(3) => GND,
      A(2) => GND,
      A(1) => GND,
      A(0) => GND,
      B(17) => sdft_Mmult_im64_mult0001_submult_11_B17,
      B(16) => sdft_Mmult_im64_mult0001_submult_11_B16,
      B(15) => sdft_Mmult_im64_mult0001_submult_11_B15,
      B(14) => sdft_Mmult_im64_mult0001_submult_11_B14,
      B(13) => sdft_Mmult_im64_mult0001_submult_11_B13,
      B(12) => sdft_Mmult_im64_mult0001_submult_11_B12,
      B(11) => sdft_Mmult_im64_mult0001_submult_11_B11,
      B(10) => sdft_Mmult_im64_mult0001_submult_11_B10,
      B(9) => sdft_Mmult_im64_mult0001_submult_11_B9,
      B(8) => sdft_Mmult_im64_mult0001_submult_11_B8,
      B(7) => sdft_Mmult_im64_mult0001_submult_11_B7,
      B(6) => sdft_Mmult_im64_mult0001_submult_11_B6,
      B(5) => sdft_Mmult_im64_mult0001_submult_11_B5,
      B(4) => sdft_Mmult_im64_mult0001_submult_11_B4,
      B(3) => sdft_Mmult_im64_mult0001_submult_11_B3,
      B(2) => sdft_Mmult_im64_mult0001_submult_11_B2,
      B(1) => sdft_Mmult_im64_mult0001_submult_11_B1,
      B(0) => sdft_Mmult_im64_mult0001_submult_11_B0,
      BCIN(17) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_17,
      BCIN(16) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_16,
      BCIN(15) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_15,
      BCIN(14) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_14,
      BCIN(13) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_13,
      BCIN(12) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_12,
      BCIN(11) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_11,
      BCIN(10) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_10,
      BCIN(9) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_9,
      BCIN(8) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_8,
      BCIN(7) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_7,
      BCIN(6) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_6,
      BCIN(5) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_5,
      BCIN(4) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_4,
      BCIN(3) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_3,
      BCIN(2) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_2,
      BCIN(1) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_1,
      BCIN(0) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_0,
      P(35) => sdft_Mmult_im64_mult0001_submult_11_P35,
      P(34) => sdft_Mmult_im64_mult0001_submult_11_P34,
      P(33) => sdft_Mmult_im64_mult0001_submult_11_P33,
      P(32) => sdft_Mmult_im64_mult0001_submult_11_P32,
      P(31) => sdft_Mmult_im64_mult0001_submult_11_P31,
      P(30) => sdft_Mmult_im64_mult0001_submult_11_P30,
      P(29) => sdft_Mmult_im64_mult0001_submult_11_P29,
      P(28) => sdft_Mmult_im64_mult0001_submult_11_P28,
      P(27) => sdft_Mmult_im64_mult0001_submult_11_P27,
      P(26) => sdft_Mmult_im64_mult0001_submult_11_P26,
      P(25) => sdft_Mmult_im64_mult0001_submult_11_P25,
      P(24) => sdft_Mmult_im64_mult0001_submult_11_P24,
      P(23) => sdft_Mmult_im64_mult0001_submult_11_P23,
      P(22) => sdft_Mmult_im64_mult0001_submult_11_P22,
      P(21) => sdft_Mmult_im64_mult0001_submult_11_P21,
      P(20) => sdft_Mmult_im64_mult0001_submult_11_P20,
      P(19) => sdft_Mmult_im64_mult0001_submult_11_P19,
      P(18) => sdft_Mmult_im64_mult0001_submult_11_P18,
      P(17) => sdft_Mmult_im64_mult0001_submult_11_P17,
      P(16) => sdft_Mmult_im64_mult0001_submult_11_P16,
      P(15) => sdft_Mmult_im64_mult0001_submult_11_P15,
      P(14) => sdft_Mmult_im64_mult0001_submult_11_P14,
      P(13) => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_13,
      P(12) => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_12,
      P(11) => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_11,
      P(10) => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_10,
      P(9) => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_9,
      P(8) => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_8,
      P(7) => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_7,
      P(6) => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_6,
      P(5) => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_5,
      P(4) => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_4,
      P(3) => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_3,
      P(2) => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_2,
      P(1) => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_1,
      P(0) => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_0,
      BCOUT(17) => sdft_Mmult_im64_mult0001_submult_11_BCOUT17,
      BCOUT(16) => sdft_Mmult_im64_mult0001_submult_11_BCOUT16,
      BCOUT(15) => sdft_Mmult_im64_mult0001_submult_11_BCOUT15,
      BCOUT(14) => sdft_Mmult_im64_mult0001_submult_11_BCOUT14,
      BCOUT(13) => sdft_Mmult_im64_mult0001_submult_11_BCOUT13,
      BCOUT(12) => sdft_Mmult_im64_mult0001_submult_11_BCOUT12,
      BCOUT(11) => sdft_Mmult_im64_mult0001_submult_11_BCOUT11,
      BCOUT(10) => sdft_Mmult_im64_mult0001_submult_11_BCOUT10,
      BCOUT(9) => sdft_Mmult_im64_mult0001_submult_11_BCOUT9,
      BCOUT(8) => sdft_Mmult_im64_mult0001_submult_11_BCOUT8,
      BCOUT(7) => sdft_Mmult_im64_mult0001_submult_11_BCOUT7,
      BCOUT(6) => sdft_Mmult_im64_mult0001_submult_11_BCOUT6,
      BCOUT(5) => sdft_Mmult_im64_mult0001_submult_11_BCOUT5,
      BCOUT(4) => sdft_Mmult_im64_mult0001_submult_11_BCOUT4,
      BCOUT(3) => sdft_Mmult_im64_mult0001_submult_11_BCOUT3,
      BCOUT(2) => sdft_Mmult_im64_mult0001_submult_11_BCOUT2,
      BCOUT(1) => sdft_Mmult_im64_mult0001_submult_11_BCOUT1,
      BCOUT(0) => sdft_Mmult_im64_mult0001_submult_11_BCOUT0
    );
  sdft_Mmult_im64_mult0001_submult_01_RSTPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y6",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0001_submult_01_RSTP_INT
    );
  sdft_Mmult_im64_mult0001_submult_01_RSTBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y6",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0001_submult_01_RSTB_INT
    );
  sdft_Mmult_im64_mult0001_submult_01_RSTAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y6",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0001_submult_01_RSTA_INT
    );
  sdft_Mmult_im64_mult0001_submult_01_CLKINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y6",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF_4935,
      O => sdft_Mmult_im64_mult0001_submult_01_CLK_INT
    );
  sdft_Mmult_im64_mult0001_submult_01_CEPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y6",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0001_submult_01_CEP_INT
    );
  sdft_Mmult_im64_mult0001_submult_01_CEBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y6",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0001_submult_01_CEB_INT
    );
  sdft_Mmult_im64_mult0001_submult_01_CEAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y6",
      PATHPULSE => 798 ps
    )
    port map (
      I => '1',
      O => sdft_Mmult_im64_mult0001_submult_01_CEA_INT
    );
  sdft_Mmult_im64_mult0001_submult_01 : X_MULT18X18SIO
    generic map(
      AREG => 1,
      BREG => 0,
      PREG => 0,
      B_INPUT => "CASCADE",
      LOC => "MULT18X18_X0Y6"
    )
    port map (
      CEA => sdft_Mmult_im64_mult0001_submult_01_CEA_INT,
      CEB => sdft_Mmult_im64_mult0001_submult_01_CEB_INT,
      CEP => sdft_Mmult_im64_mult0001_submult_01_CEP_INT,
      CLK => sdft_Mmult_im64_mult0001_submult_01_CLK_INT,
      RSTA => sdft_Mmult_im64_mult0001_submult_01_RSTA_INT,
      RSTB => sdft_Mmult_im64_mult0001_submult_01_RSTB_INT,
      RSTP => sdft_Mmult_im64_mult0001_submult_01_RSTP_INT,
      A(17) => GND,
      A(16) => GND,
      A(15) => GND,
      A(14) => GND,
      A(13) => GND,
      A(12) => GND,
      A(11) => GND,
      A(10) => GND,
      A(9) => GND,
      A(8) => GND,
      A(7) => GND,
      A(6) => GND,
      A(5) => GND,
      A(4) => GND,
      A(3) => GND,
      A(2) => GND,
      A(1) => GND,
      A(0) => GND,
      B(17) => sdft_Mmult_im64_mult0001_submult_01_B17,
      B(16) => sdft_Mmult_im64_mult0001_submult_01_B16,
      B(15) => sdft_Mmult_im64_mult0001_submult_01_B15,
      B(14) => sdft_Mmult_im64_mult0001_submult_01_B14,
      B(13) => sdft_Mmult_im64_mult0001_submult_01_B13,
      B(12) => sdft_Mmult_im64_mult0001_submult_01_B12,
      B(11) => sdft_Mmult_im64_mult0001_submult_01_B11,
      B(10) => sdft_Mmult_im64_mult0001_submult_01_B10,
      B(9) => sdft_Mmult_im64_mult0001_submult_01_B9,
      B(8) => sdft_Mmult_im64_mult0001_submult_01_B8,
      B(7) => sdft_Mmult_im64_mult0001_submult_01_B7,
      B(6) => sdft_Mmult_im64_mult0001_submult_01_B6,
      B(5) => sdft_Mmult_im64_mult0001_submult_01_B5,
      B(4) => sdft_Mmult_im64_mult0001_submult_01_B4,
      B(3) => sdft_Mmult_im64_mult0001_submult_01_B3,
      B(2) => sdft_Mmult_im64_mult0001_submult_01_B2,
      B(1) => sdft_Mmult_im64_mult0001_submult_01_B1,
      B(0) => sdft_Mmult_im64_mult0001_submult_01_B0,
      BCIN(17) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_17,
      BCIN(16) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_16,
      BCIN(15) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_15,
      BCIN(14) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_14,
      BCIN(13) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_13,
      BCIN(12) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_12,
      BCIN(11) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_11,
      BCIN(10) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_10,
      BCIN(9) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_9,
      BCIN(8) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_8,
      BCIN(7) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_7,
      BCIN(6) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_6,
      BCIN(5) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_5,
      BCIN(4) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_4,
      BCIN(3) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_3,
      BCIN(2) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_2,
      BCIN(1) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_1,
      BCIN(0) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_0,
      P(35) => sdft_Mmult_im64_mult0001_submult_01_P35,
      P(34) => sdft_Mmult_im64_mult0001_submult_01_P34,
      P(33) => sdft_Mmult_im64_mult0001_submult_01_P33,
      P(32) => sdft_Mmult_im64_mult0001_submult_01_P32,
      P(31) => sdft_Mmult_im64_mult0001_submult_01_P31,
      P(30) => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_30,
      P(29) => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_29,
      P(28) => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_28,
      P(27) => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_27,
      P(26) => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_26,
      P(25) => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_25,
      P(24) => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_24,
      P(23) => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_23,
      P(22) => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_22,
      P(21) => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_21,
      P(20) => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_20,
      P(19) => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_19,
      P(18) => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_18,
      P(17) => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_17,
      P(16) => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_16,
      P(15) => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_15,
      P(14) => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_14,
      P(13) => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_13,
      P(12) => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_12,
      P(11) => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_11,
      P(10) => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_10,
      P(9) => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_9,
      P(8) => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_8,
      P(7) => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_7,
      P(6) => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_6,
      P(5) => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_5,
      P(4) => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_4,
      P(3) => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_3,
      P(2) => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_2,
      P(1) => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_1,
      P(0) => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_0,
      BCOUT(17) => sdft_Mmult_im64_mult0001_submult_01_BCOUT17,
      BCOUT(16) => sdft_Mmult_im64_mult0001_submult_01_BCOUT16,
      BCOUT(15) => sdft_Mmult_im64_mult0001_submult_01_BCOUT15,
      BCOUT(14) => sdft_Mmult_im64_mult0001_submult_01_BCOUT14,
      BCOUT(13) => sdft_Mmult_im64_mult0001_submult_01_BCOUT13,
      BCOUT(12) => sdft_Mmult_im64_mult0001_submult_01_BCOUT12,
      BCOUT(11) => sdft_Mmult_im64_mult0001_submult_01_BCOUT11,
      BCOUT(10) => sdft_Mmult_im64_mult0001_submult_01_BCOUT10,
      BCOUT(9) => sdft_Mmult_im64_mult0001_submult_01_BCOUT9,
      BCOUT(8) => sdft_Mmult_im64_mult0001_submult_01_BCOUT8,
      BCOUT(7) => sdft_Mmult_im64_mult0001_submult_01_BCOUT7,
      BCOUT(6) => sdft_Mmult_im64_mult0001_submult_01_BCOUT6,
      BCOUT(5) => sdft_Mmult_im64_mult0001_submult_01_BCOUT5,
      BCOUT(4) => sdft_Mmult_im64_mult0001_submult_01_BCOUT4,
      BCOUT(3) => sdft_Mmult_im64_mult0001_submult_01_BCOUT3,
      BCOUT(2) => sdft_Mmult_im64_mult0001_submult_01_BCOUT2,
      BCOUT(1) => sdft_Mmult_im64_mult0001_submult_01_BCOUT1,
      BCOUT(0) => sdft_Mmult_im64_mult0001_submult_01_BCOUT0
    );
  sdft_done_not0001_inv_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y79",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_counter_cmp_eq00004_pack_1,
      O => sdft_counter_cmp_eq00004_5082
    );
  sdft_Mmult_re64_mult0000_submult_11_RSTPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y7",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0000_submult_11_RSTP_INT
    );
  sdft_Mmult_re64_mult0000_submult_11_RSTBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y7",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0000_submult_11_RSTB_INT
    );
  sdft_Mmult_re64_mult0000_submult_11_RSTAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y7",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0000_submult_11_RSTA_INT
    );
  sdft_Mmult_re64_mult0000_submult_11_CLKINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y7",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF_4935,
      O => sdft_Mmult_re64_mult0000_submult_11_CLK_INT
    );
  sdft_Mmult_re64_mult0000_submult_11_CEPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y7",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0000_submult_11_CEP_INT
    );
  sdft_Mmult_re64_mult0000_submult_11_CEBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y7",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0000_submult_11_CEB_INT
    );
  sdft_Mmult_re64_mult0000_submult_11_CEAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y7",
      PATHPULSE => 798 ps
    )
    port map (
      I => '1',
      O => sdft_Mmult_re64_mult0000_submult_11_CEA_INT
    );
  sdft_Mmult_re64_mult0000_submult_11 : X_MULT18X18SIO
    generic map(
      AREG => 1,
      BREG => 0,
      PREG => 0,
      B_INPUT => "CASCADE",
      LOC => "MULT18X18_X1Y7"
    )
    port map (
      CEA => sdft_Mmult_re64_mult0000_submult_11_CEA_INT,
      CEB => sdft_Mmult_re64_mult0000_submult_11_CEB_INT,
      CEP => sdft_Mmult_re64_mult0000_submult_11_CEP_INT,
      CLK => sdft_Mmult_re64_mult0000_submult_11_CLK_INT,
      RSTA => sdft_Mmult_re64_mult0000_submult_11_RSTA_INT,
      RSTB => sdft_Mmult_re64_mult0000_submult_11_RSTB_INT,
      RSTP => sdft_Mmult_re64_mult0000_submult_11_RSTP_INT,
      A(17) => VCC,
      A(16) => VCC,
      A(15) => VCC,
      A(14) => VCC,
      A(13) => VCC,
      A(12) => VCC,
      A(11) => VCC,
      A(10) => VCC,
      A(9) => VCC,
      A(8) => VCC,
      A(7) => VCC,
      A(6) => VCC,
      A(5) => VCC,
      A(4) => VCC,
      A(3) => VCC,
      A(2) => VCC,
      A(1) => VCC,
      A(0) => VCC,
      B(17) => sdft_Mmult_re64_mult0000_submult_11_B17,
      B(16) => sdft_Mmult_re64_mult0000_submult_11_B16,
      B(15) => sdft_Mmult_re64_mult0000_submult_11_B15,
      B(14) => sdft_Mmult_re64_mult0000_submult_11_B14,
      B(13) => sdft_Mmult_re64_mult0000_submult_11_B13,
      B(12) => sdft_Mmult_re64_mult0000_submult_11_B12,
      B(11) => sdft_Mmult_re64_mult0000_submult_11_B11,
      B(10) => sdft_Mmult_re64_mult0000_submult_11_B10,
      B(9) => sdft_Mmult_re64_mult0000_submult_11_B9,
      B(8) => sdft_Mmult_re64_mult0000_submult_11_B8,
      B(7) => sdft_Mmult_re64_mult0000_submult_11_B7,
      B(6) => sdft_Mmult_re64_mult0000_submult_11_B6,
      B(5) => sdft_Mmult_re64_mult0000_submult_11_B5,
      B(4) => sdft_Mmult_re64_mult0000_submult_11_B4,
      B(3) => sdft_Mmult_re64_mult0000_submult_11_B3,
      B(2) => sdft_Mmult_re64_mult0000_submult_11_B2,
      B(1) => sdft_Mmult_re64_mult0000_submult_11_B1,
      B(0) => sdft_Mmult_re64_mult0000_submult_11_B0,
      BCIN(17) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_17,
      BCIN(16) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_16,
      BCIN(15) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_15,
      BCIN(14) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_14,
      BCIN(13) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_13,
      BCIN(12) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_12,
      BCIN(11) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_11,
      BCIN(10) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_10,
      BCIN(9) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_9,
      BCIN(8) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_8,
      BCIN(7) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_7,
      BCIN(6) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_6,
      BCIN(5) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_5,
      BCIN(4) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_4,
      BCIN(3) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_3,
      BCIN(2) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_2,
      BCIN(1) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_1,
      BCIN(0) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_0,
      P(35) => sdft_Mmult_re64_mult0000_submult_11_P35,
      P(34) => sdft_Mmult_re64_mult0000_submult_11_P34,
      P(33) => sdft_Mmult_re64_mult0000_submult_11_P33,
      P(32) => sdft_Mmult_re64_mult0000_submult_11_P32,
      P(31) => sdft_Mmult_re64_mult0000_submult_11_P31,
      P(30) => sdft_Mmult_re64_mult0000_submult_11_P30,
      P(29) => sdft_Mmult_re64_mult0000_submult_11_P29,
      P(28) => sdft_Mmult_re64_mult0000_submult_11_P28,
      P(27) => sdft_Mmult_re64_mult0000_submult_11_P27,
      P(26) => sdft_Mmult_re64_mult0000_submult_11_P26,
      P(25) => sdft_Mmult_re64_mult0000_submult_11_P25,
      P(24) => sdft_Mmult_re64_mult0000_submult_11_P24,
      P(23) => sdft_Mmult_re64_mult0000_submult_11_P23,
      P(22) => sdft_Mmult_re64_mult0000_submult_11_P22,
      P(21) => sdft_Mmult_re64_mult0000_submult_11_P21,
      P(20) => sdft_Mmult_re64_mult0000_submult_11_P20,
      P(19) => sdft_Mmult_re64_mult0000_submult_11_P19,
      P(18) => sdft_Mmult_re64_mult0000_submult_11_P18,
      P(17) => sdft_Mmult_re64_mult0000_submult_11_P17,
      P(16) => sdft_Mmult_re64_mult0000_submult_11_P16,
      P(15) => sdft_Mmult_re64_mult0000_submult_11_P15,
      P(14) => sdft_Mmult_re64_mult0000_submult_11_P14,
      P(13) => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_13,
      P(12) => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_12,
      P(11) => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_11,
      P(10) => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_10,
      P(9) => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_9,
      P(8) => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_8,
      P(7) => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_7,
      P(6) => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_6,
      P(5) => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_5,
      P(4) => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_4,
      P(3) => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_3,
      P(2) => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_2,
      P(1) => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_1,
      P(0) => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_0,
      BCOUT(17) => sdft_Mmult_re64_mult0000_submult_11_BCOUT17,
      BCOUT(16) => sdft_Mmult_re64_mult0000_submult_11_BCOUT16,
      BCOUT(15) => sdft_Mmult_re64_mult0000_submult_11_BCOUT15,
      BCOUT(14) => sdft_Mmult_re64_mult0000_submult_11_BCOUT14,
      BCOUT(13) => sdft_Mmult_re64_mult0000_submult_11_BCOUT13,
      BCOUT(12) => sdft_Mmult_re64_mult0000_submult_11_BCOUT12,
      BCOUT(11) => sdft_Mmult_re64_mult0000_submult_11_BCOUT11,
      BCOUT(10) => sdft_Mmult_re64_mult0000_submult_11_BCOUT10,
      BCOUT(9) => sdft_Mmult_re64_mult0000_submult_11_BCOUT9,
      BCOUT(8) => sdft_Mmult_re64_mult0000_submult_11_BCOUT8,
      BCOUT(7) => sdft_Mmult_re64_mult0000_submult_11_BCOUT7,
      BCOUT(6) => sdft_Mmult_re64_mult0000_submult_11_BCOUT6,
      BCOUT(5) => sdft_Mmult_re64_mult0000_submult_11_BCOUT5,
      BCOUT(4) => sdft_Mmult_re64_mult0000_submult_11_BCOUT4,
      BCOUT(3) => sdft_Mmult_re64_mult0000_submult_11_BCOUT3,
      BCOUT(2) => sdft_Mmult_re64_mult0000_submult_11_BCOUT2,
      BCOUT(1) => sdft_Mmult_re64_mult0000_submult_11_BCOUT1,
      BCOUT(0) => sdft_Mmult_re64_mult0000_submult_11_BCOUT0
    );
  sdft_done_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y83",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_done_BYINV_15898,
      O => sdft_done_DYMUX_15899
    );
  sdft_done_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y83",
      PATHPULSE => 798 ps
    )
    port map (
      I => '1',
      O => sdft_done_BYINV_15898
    );
  sdft_done_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y83",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_done_not0001_inv,
      O => sdft_done_SRINV_15897
    );
  sdft_done_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y83",
      PATHPULSE => 798 ps
    )
    port map (
      I => clk_dcm,
      O => sdft_done_CLKINV_15896
    );
  sdft_Mmult_re64_mult0001_submult_11_RSTPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y8",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0001_submult_11_RSTP_INT
    );
  sdft_Mmult_re64_mult0001_submult_11_RSTBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y8",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0001_submult_11_RSTB_INT
    );
  sdft_Mmult_re64_mult0001_submult_11_RSTAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y8",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0001_submult_11_RSTA_INT
    );
  sdft_Mmult_re64_mult0001_submult_11_CLKINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y8",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF_4935,
      O => sdft_Mmult_re64_mult0001_submult_11_CLK_INT
    );
  sdft_Mmult_re64_mult0001_submult_11_CEPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y8",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0001_submult_11_CEP_INT
    );
  sdft_Mmult_re64_mult0001_submult_11_CEBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y8",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0001_submult_11_CEB_INT
    );
  sdft_Mmult_re64_mult0001_submult_11_CEAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y8",
      PATHPULSE => 798 ps
    )
    port map (
      I => '1',
      O => sdft_Mmult_re64_mult0001_submult_11_CEA_INT
    );
  sdft_Mmult_re64_mult0001_submult_11 : X_MULT18X18SIO
    generic map(
      AREG => 1,
      BREG => 0,
      PREG => 0,
      B_INPUT => "CASCADE",
      LOC => "MULT18X18_X0Y8"
    )
    port map (
      CEA => sdft_Mmult_re64_mult0001_submult_11_CEA_INT,
      CEB => sdft_Mmult_re64_mult0001_submult_11_CEB_INT,
      CEP => sdft_Mmult_re64_mult0001_submult_11_CEP_INT,
      CLK => sdft_Mmult_re64_mult0001_submult_11_CLK_INT,
      RSTA => sdft_Mmult_re64_mult0001_submult_11_RSTA_INT,
      RSTB => sdft_Mmult_re64_mult0001_submult_11_RSTB_INT,
      RSTP => sdft_Mmult_re64_mult0001_submult_11_RSTP_INT,
      A(17) => GND,
      A(16) => GND,
      A(15) => GND,
      A(14) => GND,
      A(13) => GND,
      A(12) => GND,
      A(11) => GND,
      A(10) => GND,
      A(9) => GND,
      A(8) => GND,
      A(7) => GND,
      A(6) => GND,
      A(5) => GND,
      A(4) => GND,
      A(3) => GND,
      A(2) => GND,
      A(1) => GND,
      A(0) => GND,
      B(17) => sdft_Mmult_re64_mult0001_submult_11_B17,
      B(16) => sdft_Mmult_re64_mult0001_submult_11_B16,
      B(15) => sdft_Mmult_re64_mult0001_submult_11_B15,
      B(14) => sdft_Mmult_re64_mult0001_submult_11_B14,
      B(13) => sdft_Mmult_re64_mult0001_submult_11_B13,
      B(12) => sdft_Mmult_re64_mult0001_submult_11_B12,
      B(11) => sdft_Mmult_re64_mult0001_submult_11_B11,
      B(10) => sdft_Mmult_re64_mult0001_submult_11_B10,
      B(9) => sdft_Mmult_re64_mult0001_submult_11_B9,
      B(8) => sdft_Mmult_re64_mult0001_submult_11_B8,
      B(7) => sdft_Mmult_re64_mult0001_submult_11_B7,
      B(6) => sdft_Mmult_re64_mult0001_submult_11_B6,
      B(5) => sdft_Mmult_re64_mult0001_submult_11_B5,
      B(4) => sdft_Mmult_re64_mult0001_submult_11_B4,
      B(3) => sdft_Mmult_re64_mult0001_submult_11_B3,
      B(2) => sdft_Mmult_re64_mult0001_submult_11_B2,
      B(1) => sdft_Mmult_re64_mult0001_submult_11_B1,
      B(0) => sdft_Mmult_re64_mult0001_submult_11_B0,
      BCIN(17) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_17,
      BCIN(16) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_16,
      BCIN(15) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_15,
      BCIN(14) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_14,
      BCIN(13) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_13,
      BCIN(12) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_12,
      BCIN(11) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_11,
      BCIN(10) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_10,
      BCIN(9) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_9,
      BCIN(8) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_8,
      BCIN(7) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_7,
      BCIN(6) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_6,
      BCIN(5) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_5,
      BCIN(4) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_4,
      BCIN(3) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_3,
      BCIN(2) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_2,
      BCIN(1) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_1,
      BCIN(0) => sdft_Mmult_re64_mult0001_submult_1_BCOUT_to_Mmult_re64_mult0001_submult_11_BCIN_0,
      P(35) => sdft_Mmult_re64_mult0001_submult_11_P35,
      P(34) => sdft_Mmult_re64_mult0001_submult_11_P34,
      P(33) => sdft_Mmult_re64_mult0001_submult_11_P33,
      P(32) => sdft_Mmult_re64_mult0001_submult_11_P32,
      P(31) => sdft_Mmult_re64_mult0001_submult_11_P31,
      P(30) => sdft_Mmult_re64_mult0001_submult_11_P30,
      P(29) => sdft_Mmult_re64_mult0001_submult_11_P29,
      P(28) => sdft_Mmult_re64_mult0001_submult_11_P28,
      P(27) => sdft_Mmult_re64_mult0001_submult_11_P27,
      P(26) => sdft_Mmult_re64_mult0001_submult_11_P26,
      P(25) => sdft_Mmult_re64_mult0001_submult_11_P25,
      P(24) => sdft_Mmult_re64_mult0001_submult_11_P24,
      P(23) => sdft_Mmult_re64_mult0001_submult_11_P23,
      P(22) => sdft_Mmult_re64_mult0001_submult_11_P22,
      P(21) => sdft_Mmult_re64_mult0001_submult_11_P21,
      P(20) => sdft_Mmult_re64_mult0001_submult_11_P20,
      P(19) => sdft_Mmult_re64_mult0001_submult_11_P19,
      P(18) => sdft_Mmult_re64_mult0001_submult_11_P18,
      P(17) => sdft_Mmult_re64_mult0001_submult_11_P17,
      P(16) => sdft_Mmult_re64_mult0001_submult_11_P16,
      P(15) => sdft_Mmult_re64_mult0001_submult_11_P15,
      P(14) => sdft_Mmult_re64_mult0001_submult_11_P14,
      P(13) => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_13,
      P(12) => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_12,
      P(11) => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_11,
      P(10) => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_10,
      P(9) => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_9,
      P(8) => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_8,
      P(7) => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_7,
      P(6) => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_6,
      P(5) => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_5,
      P(4) => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_4,
      P(3) => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_3,
      P(2) => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_2,
      P(1) => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_1,
      P(0) => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_0,
      BCOUT(17) => sdft_Mmult_re64_mult0001_submult_11_BCOUT17,
      BCOUT(16) => sdft_Mmult_re64_mult0001_submult_11_BCOUT16,
      BCOUT(15) => sdft_Mmult_re64_mult0001_submult_11_BCOUT15,
      BCOUT(14) => sdft_Mmult_re64_mult0001_submult_11_BCOUT14,
      BCOUT(13) => sdft_Mmult_re64_mult0001_submult_11_BCOUT13,
      BCOUT(12) => sdft_Mmult_re64_mult0001_submult_11_BCOUT12,
      BCOUT(11) => sdft_Mmult_re64_mult0001_submult_11_BCOUT11,
      BCOUT(10) => sdft_Mmult_re64_mult0001_submult_11_BCOUT10,
      BCOUT(9) => sdft_Mmult_re64_mult0001_submult_11_BCOUT9,
      BCOUT(8) => sdft_Mmult_re64_mult0001_submult_11_BCOUT8,
      BCOUT(7) => sdft_Mmult_re64_mult0001_submult_11_BCOUT7,
      BCOUT(6) => sdft_Mmult_re64_mult0001_submult_11_BCOUT6,
      BCOUT(5) => sdft_Mmult_re64_mult0001_submult_11_BCOUT5,
      BCOUT(4) => sdft_Mmult_re64_mult0001_submult_11_BCOUT4,
      BCOUT(3) => sdft_Mmult_re64_mult0001_submult_11_BCOUT3,
      BCOUT(2) => sdft_Mmult_re64_mult0001_submult_11_BCOUT2,
      BCOUT(1) => sdft_Mmult_re64_mult0001_submult_11_BCOUT1,
      BCOUT(0) => sdft_Mmult_re64_mult0001_submult_11_BCOUT0
    );
  sdft_Mmult_im64_mult0001_submult_0_RSTPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y5",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0001_submult_0_RSTP_INT
    );
  sdft_Mmult_im64_mult0001_submult_0_RSTBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y5",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0001_submult_0_RSTB_INT
    );
  sdft_Mmult_im64_mult0001_submult_0_RSTAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y5",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0001_submult_0_RSTA_INT
    );
  sdft_Mmult_im64_mult0001_submult_0_CLKINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y5",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF_4935,
      O => sdft_Mmult_im64_mult0001_submult_0_CLK_INT
    );
  sdft_Mmult_im64_mult0001_submult_0_CEPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y5",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0001_submult_0_CEP_INT
    );
  sdft_Mmult_im64_mult0001_submult_0_CEBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y5",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0001_submult_0_CEB_INT
    );
  sdft_Mmult_im64_mult0001_submult_0_CEAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X0Y5",
      PATHPULSE => 798 ps
    )
    port map (
      I => '1',
      O => sdft_Mmult_im64_mult0001_submult_0_CEA_INT
    );
  sdft_Mmult_im64_mult0001_submult_0 : X_MULT18X18SIO
    generic map(
      AREG => 1,
      BREG => 0,
      PREG => 0,
      B_INPUT => "DIRECT",
      LOC => "MULT18X18_X0Y5"
    )
    port map (
      CEA => sdft_Mmult_im64_mult0001_submult_0_CEA_INT,
      CEB => sdft_Mmult_im64_mult0001_submult_0_CEB_INT,
      CEP => sdft_Mmult_im64_mult0001_submult_0_CEP_INT,
      CLK => sdft_Mmult_im64_mult0001_submult_0_CLK_INT,
      RSTA => sdft_Mmult_im64_mult0001_submult_0_RSTA_INT,
      RSTB => sdft_Mmult_im64_mult0001_submult_0_RSTB_INT,
      RSTP => sdft_Mmult_im64_mult0001_submult_0_RSTP_INT,
      A(17) => GND,
      A(16) => GND,
      A(15) => VCC,
      A(14) => VCC,
      A(13) => GND,
      A(12) => GND,
      A(11) => VCC,
      A(10) => GND,
      A(9) => VCC,
      A(8) => VCC,
      A(7) => VCC,
      A(6) => GND,
      A(5) => VCC,
      A(4) => VCC,
      A(3) => VCC,
      A(2) => GND,
      A(1) => VCC,
      A(0) => VCC,
      B(17) => GND,
      B(16) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B(16),
      B(15) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B(15),
      B(14) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B(14),
      B(13) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B(13),
      B(12) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B(12),
      B(11) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B(11),
      B(10) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B(10),
      B(9) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B(9),
      B(8) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B(8),
      B(7) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B(7),
      B(6) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B(6),
      B(5) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B(5),
      B(4) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B(4),
      B(3) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B(3),
      B(2) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B(2),
      B(1) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B(1),
      B(0) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B(0),
      BCIN(17) => sdft_Mmult_im64_mult0001_submult_0_BCIN17,
      BCIN(16) => sdft_Mmult_im64_mult0001_submult_0_BCIN16,
      BCIN(15) => sdft_Mmult_im64_mult0001_submult_0_BCIN15,
      BCIN(14) => sdft_Mmult_im64_mult0001_submult_0_BCIN14,
      BCIN(13) => sdft_Mmult_im64_mult0001_submult_0_BCIN13,
      BCIN(12) => sdft_Mmult_im64_mult0001_submult_0_BCIN12,
      BCIN(11) => sdft_Mmult_im64_mult0001_submult_0_BCIN11,
      BCIN(10) => sdft_Mmult_im64_mult0001_submult_0_BCIN10,
      BCIN(9) => sdft_Mmult_im64_mult0001_submult_0_BCIN9,
      BCIN(8) => sdft_Mmult_im64_mult0001_submult_0_BCIN8,
      BCIN(7) => sdft_Mmult_im64_mult0001_submult_0_BCIN7,
      BCIN(6) => sdft_Mmult_im64_mult0001_submult_0_BCIN6,
      BCIN(5) => sdft_Mmult_im64_mult0001_submult_0_BCIN5,
      BCIN(4) => sdft_Mmult_im64_mult0001_submult_0_BCIN4,
      BCIN(3) => sdft_Mmult_im64_mult0001_submult_0_BCIN3,
      BCIN(2) => sdft_Mmult_im64_mult0001_submult_0_BCIN2,
      BCIN(1) => sdft_Mmult_im64_mult0001_submult_0_BCIN1,
      BCIN(0) => sdft_Mmult_im64_mult0001_submult_0_BCIN0,
      P(35) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_35,
      P(34) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_34,
      P(33) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_33,
      P(32) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_32,
      P(31) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_31,
      P(30) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_30,
      P(29) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_29,
      P(28) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_28,
      P(27) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_27,
      P(26) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_26,
      P(25) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_25,
      P(24) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_24,
      P(23) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_23,
      P(22) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_22,
      P(21) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_21,
      P(20) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_20,
      P(19) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_19,
      P(18) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_18,
      P(17) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_17,
      P(16) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_16,
      P(15) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_15,
      P(14) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_14,
      P(13) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_13,
      P(12) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_12,
      P(11) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_11,
      P(10) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_10,
      P(9) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_9,
      P(8) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_8,
      P(7) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_7,
      P(6) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_6,
      P(5) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_5,
      P(4) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_4,
      P(3) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_3,
      P(2) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_2,
      P(1) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_1,
      P(0) => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_0,
      BCOUT(17) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_17,
      BCOUT(16) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_16,
      BCOUT(15) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_15,
      BCOUT(14) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_14,
      BCOUT(13) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_13,
      BCOUT(12) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_12,
      BCOUT(11) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_11,
      BCOUT(10) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_10,
      BCOUT(9) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_9,
      BCOUT(8) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_8,
      BCOUT(7) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_7,
      BCOUT(6) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_6,
      BCOUT(5) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_5,
      BCOUT(4) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_4,
      BCOUT(3) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_3,
      BCOUT(2) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_2,
      BCOUT(1) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_1,
      BCOUT(0) => sdft_Mmult_im64_mult0001_submult_0_BCOUT_to_Mmult_im64_mult0001_submult_01_BCIN_0
    );
  sdft_Mmult_im64_mult0001_submult_1_RSTPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y2",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0001_submult_1_RSTP_INT
    );
  sdft_Mmult_im64_mult0001_submult_1_RSTBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y2",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0001_submult_1_RSTB_INT
    );
  sdft_Mmult_im64_mult0001_submult_1_RSTAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y2",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0001_submult_1_RSTA_INT
    );
  sdft_Mmult_im64_mult0001_submult_1_CLKINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y2",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF_4935,
      O => sdft_Mmult_im64_mult0001_submult_1_CLK_INT
    );
  sdft_Mmult_im64_mult0001_submult_1_CEPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y2",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0001_submult_1_CEP_INT
    );
  sdft_Mmult_im64_mult0001_submult_1_CEBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y2",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_im64_mult0001_submult_1_CEB_INT
    );
  sdft_Mmult_im64_mult0001_submult_1_CEAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y2",
      PATHPULSE => 798 ps
    )
    port map (
      I => '1',
      O => sdft_Mmult_im64_mult0001_submult_1_CEA_INT
    );
  sdft_Mmult_im64_mult0001_submult_1 : X_MULT18X18SIO
    generic map(
      AREG => 1,
      BREG => 0,
      PREG => 0,
      B_INPUT => "DIRECT",
      LOC => "MULT18X18_X1Y2"
    )
    port map (
      CEA => sdft_Mmult_im64_mult0001_submult_1_CEA_INT,
      CEB => sdft_Mmult_im64_mult0001_submult_1_CEB_INT,
      CEP => sdft_Mmult_im64_mult0001_submult_1_CEP_INT,
      CLK => sdft_Mmult_im64_mult0001_submult_1_CLK_INT,
      RSTA => sdft_Mmult_im64_mult0001_submult_1_RSTA_INT,
      RSTB => sdft_Mmult_im64_mult0001_submult_1_RSTB_INT,
      RSTP => sdft_Mmult_im64_mult0001_submult_1_RSTP_INT,
      A(17) => GND,
      A(16) => GND,
      A(15) => VCC,
      A(14) => VCC,
      A(13) => GND,
      A(12) => GND,
      A(11) => VCC,
      A(10) => GND,
      A(9) => VCC,
      A(8) => VCC,
      A(7) => VCC,
      A(6) => GND,
      A(5) => VCC,
      A(4) => VCC,
      A(3) => VCC,
      A(2) => GND,
      A(1) => VCC,
      A(0) => VCC,
      B(17) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(17),
      B(16) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(16),
      B(15) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(15),
      B(14) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(14),
      B(13) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(13),
      B(12) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(12),
      B(11) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(11),
      B(10) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(10),
      B(9) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(9),
      B(8) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(8),
      B(7) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(7),
      B(6) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(6),
      B(5) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(5),
      B(4) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(4),
      B(3) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(3),
      B(2) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(2),
      B(1) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(1),
      B(0) => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(0),
      BCIN(17) => sdft_Mmult_im64_mult0001_submult_1_BCIN17,
      BCIN(16) => sdft_Mmult_im64_mult0001_submult_1_BCIN16,
      BCIN(15) => sdft_Mmult_im64_mult0001_submult_1_BCIN15,
      BCIN(14) => sdft_Mmult_im64_mult0001_submult_1_BCIN14,
      BCIN(13) => sdft_Mmult_im64_mult0001_submult_1_BCIN13,
      BCIN(12) => sdft_Mmult_im64_mult0001_submult_1_BCIN12,
      BCIN(11) => sdft_Mmult_im64_mult0001_submult_1_BCIN11,
      BCIN(10) => sdft_Mmult_im64_mult0001_submult_1_BCIN10,
      BCIN(9) => sdft_Mmult_im64_mult0001_submult_1_BCIN9,
      BCIN(8) => sdft_Mmult_im64_mult0001_submult_1_BCIN8,
      BCIN(7) => sdft_Mmult_im64_mult0001_submult_1_BCIN7,
      BCIN(6) => sdft_Mmult_im64_mult0001_submult_1_BCIN6,
      BCIN(5) => sdft_Mmult_im64_mult0001_submult_1_BCIN5,
      BCIN(4) => sdft_Mmult_im64_mult0001_submult_1_BCIN4,
      BCIN(3) => sdft_Mmult_im64_mult0001_submult_1_BCIN3,
      BCIN(2) => sdft_Mmult_im64_mult0001_submult_1_BCIN2,
      BCIN(1) => sdft_Mmult_im64_mult0001_submult_1_BCIN1,
      BCIN(0) => sdft_Mmult_im64_mult0001_submult_1_BCIN0,
      P(35) => sdft_Mmult_im64_mult0001_submult_1_P35,
      P(34) => sdft_Mmult_im64_mult0001_submult_1_P34,
      P(33) => sdft_Mmult_im64_mult0001_submult_1_P33,
      P(32) => sdft_Mmult_im64_mult0001_submult_1_P32,
      P(31) => sdft_Mmult_im64_mult0001_submult_1_P31,
      P(30) => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_30,
      P(29) => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_29,
      P(28) => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_28,
      P(27) => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_27,
      P(26) => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_26,
      P(25) => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_25,
      P(24) => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_24,
      P(23) => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_23,
      P(22) => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_22,
      P(21) => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_21,
      P(20) => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_20,
      P(19) => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_19,
      P(18) => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_18,
      P(17) => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_17,
      P(16) => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_16,
      P(15) => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_15,
      P(14) => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_14,
      P(13) => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_13,
      P(12) => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_12,
      P(11) => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_11,
      P(10) => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_10,
      P(9) => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_9,
      P(8) => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_8,
      P(7) => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_7,
      P(6) => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_6,
      P(5) => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_5,
      P(4) => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_4,
      P(3) => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_3,
      P(2) => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_2,
      P(1) => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_1,
      P(0) => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_0,
      BCOUT(17) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_17,
      BCOUT(16) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_16,
      BCOUT(15) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_15,
      BCOUT(14) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_14,
      BCOUT(13) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_13,
      BCOUT(12) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_12,
      BCOUT(11) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_11,
      BCOUT(10) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_10,
      BCOUT(9) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_9,
      BCOUT(8) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_8,
      BCOUT(7) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_7,
      BCOUT(6) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_6,
      BCOUT(5) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_5,
      BCOUT(4) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_4,
      BCOUT(3) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_3,
      BCOUT(2) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_2,
      BCOUT(1) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_1,
      BCOUT(0) => sdft_Mmult_im64_mult0001_submult_1_BCOUT_to_Mmult_im64_mult0001_submult_11_BCIN_0
    );
  sdft_Mmult_re64_mult0000_submult_0_RSTPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y8",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0000_submult_0_RSTP_INT
    );
  sdft_Mmult_re64_mult0000_submult_0_RSTBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y8",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0000_submult_0_RSTB_INT
    );
  sdft_Mmult_re64_mult0000_submult_0_RSTAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y8",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0000_submult_0_RSTA_INT
    );
  sdft_Mmult_re64_mult0000_submult_0_CLKINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y8",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF_4935,
      O => sdft_Mmult_re64_mult0000_submult_0_CLK_INT
    );
  sdft_Mmult_re64_mult0000_submult_0_CEPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y8",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0000_submult_0_CEP_INT
    );
  sdft_Mmult_re64_mult0000_submult_0_CEBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y8",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0000_submult_0_CEB_INT
    );
  sdft_Mmult_re64_mult0000_submult_0_CEAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y8",
      PATHPULSE => 798 ps
    )
    port map (
      I => '1',
      O => sdft_Mmult_re64_mult0000_submult_0_CEA_INT
    );
  sdft_Mmult_re64_mult0000_submult_0 : X_MULT18X18SIO
    generic map(
      AREG => 1,
      BREG => 0,
      PREG => 0,
      B_INPUT => "DIRECT",
      LOC => "MULT18X18_X1Y8"
    )
    port map (
      CEA => sdft_Mmult_re64_mult0000_submult_0_CEA_INT,
      CEB => sdft_Mmult_re64_mult0000_submult_0_CEB_INT,
      CEP => sdft_Mmult_re64_mult0000_submult_0_CEP_INT,
      CLK => sdft_Mmult_re64_mult0000_submult_0_CLK_INT,
      RSTA => sdft_Mmult_re64_mult0000_submult_0_RSTA_INT,
      RSTB => sdft_Mmult_re64_mult0000_submult_0_RSTB_INT,
      RSTP => sdft_Mmult_re64_mult0000_submult_0_RSTP_INT,
      A(17) => GND,
      A(16) => VCC,
      A(15) => GND,
      A(14) => VCC,
      A(13) => VCC,
      A(12) => GND,
      A(11) => GND,
      A(10) => VCC,
      A(9) => GND,
      A(8) => GND,
      A(7) => VCC,
      A(6) => VCC,
      A(5) => VCC,
      A(4) => VCC,
      A(3) => VCC,
      A(2) => VCC,
      A(1) => VCC,
      A(0) => GND,
      B(17) => GND,
      B(16) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B(16),
      B(15) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B(15),
      B(14) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B(14),
      B(13) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B(13),
      B(12) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B(12),
      B(11) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B(11),
      B(10) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B(10),
      B(9) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B(9),
      B(8) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B(8),
      B(7) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B(7),
      B(6) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B(6),
      B(5) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B(5),
      B(4) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B(4),
      B(3) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B(3),
      B(2) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B(2),
      B(1) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B(1),
      B(0) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B(0),
      BCIN(17) => sdft_Mmult_re64_mult0000_submult_0_BCIN17,
      BCIN(16) => sdft_Mmult_re64_mult0000_submult_0_BCIN16,
      BCIN(15) => sdft_Mmult_re64_mult0000_submult_0_BCIN15,
      BCIN(14) => sdft_Mmult_re64_mult0000_submult_0_BCIN14,
      BCIN(13) => sdft_Mmult_re64_mult0000_submult_0_BCIN13,
      BCIN(12) => sdft_Mmult_re64_mult0000_submult_0_BCIN12,
      BCIN(11) => sdft_Mmult_re64_mult0000_submult_0_BCIN11,
      BCIN(10) => sdft_Mmult_re64_mult0000_submult_0_BCIN10,
      BCIN(9) => sdft_Mmult_re64_mult0000_submult_0_BCIN9,
      BCIN(8) => sdft_Mmult_re64_mult0000_submult_0_BCIN8,
      BCIN(7) => sdft_Mmult_re64_mult0000_submult_0_BCIN7,
      BCIN(6) => sdft_Mmult_re64_mult0000_submult_0_BCIN6,
      BCIN(5) => sdft_Mmult_re64_mult0000_submult_0_BCIN5,
      BCIN(4) => sdft_Mmult_re64_mult0000_submult_0_BCIN4,
      BCIN(3) => sdft_Mmult_re64_mult0000_submult_0_BCIN3,
      BCIN(2) => sdft_Mmult_re64_mult0000_submult_0_BCIN2,
      BCIN(1) => sdft_Mmult_re64_mult0000_submult_0_BCIN1,
      BCIN(0) => sdft_Mmult_re64_mult0000_submult_0_BCIN0,
      P(35) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_35,
      P(34) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_34,
      P(33) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_33,
      P(32) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_32,
      P(31) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_31,
      P(30) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_30,
      P(29) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_29,
      P(28) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_28,
      P(27) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_27,
      P(26) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_26,
      P(25) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_25,
      P(24) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_24,
      P(23) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_23,
      P(22) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_22,
      P(21) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_21,
      P(20) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_20,
      P(19) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_19,
      P(18) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_18,
      P(17) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_17,
      P(16) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_16,
      P(15) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_15,
      P(14) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_14,
      P(13) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_13,
      P(12) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_12,
      P(11) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_11,
      P(10) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_10,
      P(9) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_9,
      P(8) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_8,
      P(7) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_7,
      P(6) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_6,
      P(5) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_5,
      P(4) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_4,
      P(3) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_3,
      P(2) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_2,
      P(1) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_1,
      P(0) => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_0,
      BCOUT(17) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_17,
      BCOUT(16) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_16,
      BCOUT(15) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_15,
      BCOUT(14) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_14,
      BCOUT(13) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_13,
      BCOUT(12) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_12,
      BCOUT(11) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_11,
      BCOUT(10) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_10,
      BCOUT(9) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_9,
      BCOUT(8) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_8,
      BCOUT(7) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_7,
      BCOUT(6) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_6,
      BCOUT(5) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_5,
      BCOUT(4) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_4,
      BCOUT(3) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_3,
      BCOUT(2) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_2,
      BCOUT(1) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_1,
      BCOUT(0) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_0
    );
  sdft_Mmult_re64_mult0000_submult_01_RSTPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y9",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0000_submult_01_RSTP_INT
    );
  sdft_Mmult_re64_mult0000_submult_01_RSTBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y9",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0000_submult_01_RSTB_INT
    );
  sdft_Mmult_re64_mult0000_submult_01_RSTAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y9",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0000_submult_01_RSTA_INT
    );
  sdft_Mmult_re64_mult0000_submult_01_CLKINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y9",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF_4935,
      O => sdft_Mmult_re64_mult0000_submult_01_CLK_INT
    );
  sdft_Mmult_re64_mult0000_submult_01_CEPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y9",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0000_submult_01_CEP_INT
    );
  sdft_Mmult_re64_mult0000_submult_01_CEBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y9",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0000_submult_01_CEB_INT
    );
  sdft_Mmult_re64_mult0000_submult_01_CEAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y9",
      PATHPULSE => 798 ps
    )
    port map (
      I => '1',
      O => sdft_Mmult_re64_mult0000_submult_01_CEA_INT
    );
  sdft_Mmult_re64_mult0000_submult_01 : X_MULT18X18SIO
    generic map(
      AREG => 1,
      BREG => 0,
      PREG => 0,
      B_INPUT => "CASCADE",
      LOC => "MULT18X18_X1Y9"
    )
    port map (
      CEA => sdft_Mmult_re64_mult0000_submult_01_CEA_INT,
      CEB => sdft_Mmult_re64_mult0000_submult_01_CEB_INT,
      CEP => sdft_Mmult_re64_mult0000_submult_01_CEP_INT,
      CLK => sdft_Mmult_re64_mult0000_submult_01_CLK_INT,
      RSTA => sdft_Mmult_re64_mult0000_submult_01_RSTA_INT,
      RSTB => sdft_Mmult_re64_mult0000_submult_01_RSTB_INT,
      RSTP => sdft_Mmult_re64_mult0000_submult_01_RSTP_INT,
      A(17) => VCC,
      A(16) => VCC,
      A(15) => VCC,
      A(14) => VCC,
      A(13) => VCC,
      A(12) => VCC,
      A(11) => VCC,
      A(10) => VCC,
      A(9) => VCC,
      A(8) => VCC,
      A(7) => VCC,
      A(6) => VCC,
      A(5) => VCC,
      A(4) => VCC,
      A(3) => VCC,
      A(2) => VCC,
      A(1) => VCC,
      A(0) => VCC,
      B(17) => sdft_Mmult_re64_mult0000_submult_01_B17,
      B(16) => sdft_Mmult_re64_mult0000_submult_01_B16,
      B(15) => sdft_Mmult_re64_mult0000_submult_01_B15,
      B(14) => sdft_Mmult_re64_mult0000_submult_01_B14,
      B(13) => sdft_Mmult_re64_mult0000_submult_01_B13,
      B(12) => sdft_Mmult_re64_mult0000_submult_01_B12,
      B(11) => sdft_Mmult_re64_mult0000_submult_01_B11,
      B(10) => sdft_Mmult_re64_mult0000_submult_01_B10,
      B(9) => sdft_Mmult_re64_mult0000_submult_01_B9,
      B(8) => sdft_Mmult_re64_mult0000_submult_01_B8,
      B(7) => sdft_Mmult_re64_mult0000_submult_01_B7,
      B(6) => sdft_Mmult_re64_mult0000_submult_01_B6,
      B(5) => sdft_Mmult_re64_mult0000_submult_01_B5,
      B(4) => sdft_Mmult_re64_mult0000_submult_01_B4,
      B(3) => sdft_Mmult_re64_mult0000_submult_01_B3,
      B(2) => sdft_Mmult_re64_mult0000_submult_01_B2,
      B(1) => sdft_Mmult_re64_mult0000_submult_01_B1,
      B(0) => sdft_Mmult_re64_mult0000_submult_01_B0,
      BCIN(17) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_17,
      BCIN(16) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_16,
      BCIN(15) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_15,
      BCIN(14) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_14,
      BCIN(13) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_13,
      BCIN(12) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_12,
      BCIN(11) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_11,
      BCIN(10) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_10,
      BCIN(9) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_9,
      BCIN(8) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_8,
      BCIN(7) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_7,
      BCIN(6) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_6,
      BCIN(5) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_5,
      BCIN(4) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_4,
      BCIN(3) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_3,
      BCIN(2) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_2,
      BCIN(1) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_1,
      BCIN(0) => sdft_Mmult_re64_mult0000_submult_0_BCOUT_to_Mmult_re64_mult0000_submult_01_BCIN_0,
      P(35) => sdft_Mmult_re64_mult0000_submult_01_P35,
      P(34) => sdft_Mmult_re64_mult0000_submult_01_P34,
      P(33) => sdft_Mmult_re64_mult0000_submult_01_P33,
      P(32) => sdft_Mmult_re64_mult0000_submult_01_P32,
      P(31) => sdft_Mmult_re64_mult0000_submult_01_P31,
      P(30) => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_30,
      P(29) => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_29,
      P(28) => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_28,
      P(27) => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_27,
      P(26) => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_26,
      P(25) => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_25,
      P(24) => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_24,
      P(23) => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_23,
      P(22) => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_22,
      P(21) => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_21,
      P(20) => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_20,
      P(19) => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_19,
      P(18) => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_18,
      P(17) => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_17,
      P(16) => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_16,
      P(15) => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_15,
      P(14) => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_14,
      P(13) => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_13,
      P(12) => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_12,
      P(11) => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_11,
      P(10) => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_10,
      P(9) => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_9,
      P(8) => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_8,
      P(7) => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_7,
      P(6) => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_6,
      P(5) => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_5,
      P(4) => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_4,
      P(3) => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_3,
      P(2) => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_2,
      P(1) => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_1,
      P(0) => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_0,
      BCOUT(17) => sdft_Mmult_re64_mult0000_submult_01_BCOUT17,
      BCOUT(16) => sdft_Mmult_re64_mult0000_submult_01_BCOUT16,
      BCOUT(15) => sdft_Mmult_re64_mult0000_submult_01_BCOUT15,
      BCOUT(14) => sdft_Mmult_re64_mult0000_submult_01_BCOUT14,
      BCOUT(13) => sdft_Mmult_re64_mult0000_submult_01_BCOUT13,
      BCOUT(12) => sdft_Mmult_re64_mult0000_submult_01_BCOUT12,
      BCOUT(11) => sdft_Mmult_re64_mult0000_submult_01_BCOUT11,
      BCOUT(10) => sdft_Mmult_re64_mult0000_submult_01_BCOUT10,
      BCOUT(9) => sdft_Mmult_re64_mult0000_submult_01_BCOUT9,
      BCOUT(8) => sdft_Mmult_re64_mult0000_submult_01_BCOUT8,
      BCOUT(7) => sdft_Mmult_re64_mult0000_submult_01_BCOUT7,
      BCOUT(6) => sdft_Mmult_re64_mult0000_submult_01_BCOUT6,
      BCOUT(5) => sdft_Mmult_re64_mult0000_submult_01_BCOUT5,
      BCOUT(4) => sdft_Mmult_re64_mult0000_submult_01_BCOUT4,
      BCOUT(3) => sdft_Mmult_re64_mult0000_submult_01_BCOUT3,
      BCOUT(2) => sdft_Mmult_re64_mult0000_submult_01_BCOUT2,
      BCOUT(1) => sdft_Mmult_re64_mult0000_submult_01_BCOUT1,
      BCOUT(0) => sdft_Mmult_re64_mult0000_submult_01_BCOUT0
    );
  sdft_Mmult_re64_mult0000_submult_1_RSTPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y6",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0000_submult_1_RSTP_INT
    );
  sdft_Mmult_re64_mult0000_submult_1_RSTBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y6",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0000_submult_1_RSTB_INT
    );
  sdft_Mmult_re64_mult0000_submult_1_RSTAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y6",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0000_submult_1_RSTA_INT
    );
  sdft_Mmult_re64_mult0000_submult_1_CLKINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y6",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_IBUF_4935,
      O => sdft_Mmult_re64_mult0000_submult_1_CLK_INT
    );
  sdft_Mmult_re64_mult0000_submult_1_CEPINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y6",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0000_submult_1_CEP_INT
    );
  sdft_Mmult_re64_mult0000_submult_1_CEBINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y6",
      PATHPULSE => 798 ps
    )
    port map (
      I => '0',
      O => sdft_Mmult_re64_mult0000_submult_1_CEB_INT
    );
  sdft_Mmult_re64_mult0000_submult_1_CEAINV : X_BUF
    generic map(
      LOC => "MULT18X18_X1Y6",
      PATHPULSE => 798 ps
    )
    port map (
      I => '1',
      O => sdft_Mmult_re64_mult0000_submult_1_CEA_INT
    );
  sdft_Mmult_re64_mult0000_submult_1 : X_MULT18X18SIO
    generic map(
      AREG => 1,
      BREG => 0,
      PREG => 0,
      B_INPUT => "DIRECT",
      LOC => "MULT18X18_X1Y6"
    )
    port map (
      CEA => sdft_Mmult_re64_mult0000_submult_1_CEA_INT,
      CEB => sdft_Mmult_re64_mult0000_submult_1_CEB_INT,
      CEP => sdft_Mmult_re64_mult0000_submult_1_CEP_INT,
      CLK => sdft_Mmult_re64_mult0000_submult_1_CLK_INT,
      RSTA => sdft_Mmult_re64_mult0000_submult_1_RSTA_INT,
      RSTB => sdft_Mmult_re64_mult0000_submult_1_RSTB_INT,
      RSTP => sdft_Mmult_re64_mult0000_submult_1_RSTP_INT,
      A(17) => GND,
      A(16) => VCC,
      A(15) => GND,
      A(14) => VCC,
      A(13) => VCC,
      A(12) => GND,
      A(11) => GND,
      A(10) => VCC,
      A(9) => GND,
      A(8) => GND,
      A(7) => VCC,
      A(6) => VCC,
      A(5) => VCC,
      A(4) => VCC,
      A(3) => VCC,
      A(2) => VCC,
      A(1) => VCC,
      A(0) => GND,
      B(17) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(17),
      B(16) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(16),
      B(15) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(15),
      B(14) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(14),
      B(13) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(13),
      B(12) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(12),
      B(11) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(11),
      B(10) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(10),
      B(9) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(9),
      B(8) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(8),
      B(7) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(7),
      B(6) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(6),
      B(5) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(5),
      B(4) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(4),
      B(3) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(3),
      B(2) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(2),
      B(1) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(1),
      B(0) => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(0),
      BCIN(17) => sdft_Mmult_re64_mult0000_submult_1_BCIN17,
      BCIN(16) => sdft_Mmult_re64_mult0000_submult_1_BCIN16,
      BCIN(15) => sdft_Mmult_re64_mult0000_submult_1_BCIN15,
      BCIN(14) => sdft_Mmult_re64_mult0000_submult_1_BCIN14,
      BCIN(13) => sdft_Mmult_re64_mult0000_submult_1_BCIN13,
      BCIN(12) => sdft_Mmult_re64_mult0000_submult_1_BCIN12,
      BCIN(11) => sdft_Mmult_re64_mult0000_submult_1_BCIN11,
      BCIN(10) => sdft_Mmult_re64_mult0000_submult_1_BCIN10,
      BCIN(9) => sdft_Mmult_re64_mult0000_submult_1_BCIN9,
      BCIN(8) => sdft_Mmult_re64_mult0000_submult_1_BCIN8,
      BCIN(7) => sdft_Mmult_re64_mult0000_submult_1_BCIN7,
      BCIN(6) => sdft_Mmult_re64_mult0000_submult_1_BCIN6,
      BCIN(5) => sdft_Mmult_re64_mult0000_submult_1_BCIN5,
      BCIN(4) => sdft_Mmult_re64_mult0000_submult_1_BCIN4,
      BCIN(3) => sdft_Mmult_re64_mult0000_submult_1_BCIN3,
      BCIN(2) => sdft_Mmult_re64_mult0000_submult_1_BCIN2,
      BCIN(1) => sdft_Mmult_re64_mult0000_submult_1_BCIN1,
      BCIN(0) => sdft_Mmult_re64_mult0000_submult_1_BCIN0,
      P(35) => sdft_Mmult_re64_mult0000_submult_1_P35,
      P(34) => sdft_Mmult_re64_mult0000_submult_1_P34,
      P(33) => sdft_Mmult_re64_mult0000_submult_1_P33,
      P(32) => sdft_Mmult_re64_mult0000_submult_1_P32,
      P(31) => sdft_Mmult_re64_mult0000_submult_1_P31,
      P(30) => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_30,
      P(29) => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_29,
      P(28) => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_28,
      P(27) => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_27,
      P(26) => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_26,
      P(25) => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_25,
      P(24) => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_24,
      P(23) => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_23,
      P(22) => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_22,
      P(21) => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_21,
      P(20) => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_20,
      P(19) => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_19,
      P(18) => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_18,
      P(17) => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_17,
      P(16) => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_16,
      P(15) => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_15,
      P(14) => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_14,
      P(13) => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_13,
      P(12) => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_12,
      P(11) => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_11,
      P(10) => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_10,
      P(9) => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_9,
      P(8) => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_8,
      P(7) => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_7,
      P(6) => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_6,
      P(5) => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_5,
      P(4) => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_4,
      P(3) => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_3,
      P(2) => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_2,
      P(1) => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_1,
      P(0) => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_0,
      BCOUT(17) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_17,
      BCOUT(16) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_16,
      BCOUT(15) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_15,
      BCOUT(14) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_14,
      BCOUT(13) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_13,
      BCOUT(12) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_12,
      BCOUT(11) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_11,
      BCOUT(10) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_10,
      BCOUT(9) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_9,
      BCOUT(8) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_8,
      BCOUT(7) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_7,
      BCOUT(6) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_6,
      BCOUT(5) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_5,
      BCOUT(4) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_4,
      BCOUT(3) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_3,
      BCOUT(2) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_2,
      BCOUT(1) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_1,
      BCOUT(0) => sdft_Mmult_re64_mult0000_submult_1_BCOUT_to_Mmult_re64_mult0000_submult_11_BCIN_0
    );
  sdft_Mmult_re64_mult00000_Madd_lut_22_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X54Y69"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_5,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_re64_mult0000_submult_0_22,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00000_Madd_lut(22)
    );
  sdft_Mmult_re64_mult00000_Madd_lut_19_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X54Y68"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_2,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_re64_mult0000_submult_0_19,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00000_Madd_lut(19)
    );
  sdft_Mmult_re64_mult00000_Madd_lut_21_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X54Y69"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_4,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0000_submult_0_21,
      O => sdft_Mmult_re64_mult00000_Madd_lut(21)
    );
  sdft_Mmult_re64_mult00000_Madd_lut_24_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X54Y70"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_7,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_re64_mult0000_submult_0_24,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00000_Madd_lut(24)
    );
  sdft_Mmult_re64_mult00000_Madd_lut_20_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X54Y68"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_3,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_re64_mult0000_submult_0_20,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00000_Madd_lut(20)
    );
  sdft_Mmult_re64_mult00000_Madd_lut_17_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X54Y67"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_0,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0000_submult_0_17,
      O => sdft_Mmult_re64_mult00000_Madd_lut(17)
    );
  sdft_Madd_im64_add0000_Madd_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y35"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_4,
      ADR1 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_4,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(4)
    );
  sdft_Madd_im64_add0000_Madd_lut_3_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X45Y34"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_3,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_3,
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(3)
    );
  sdft_Madd_im64_add0000_Madd_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y35"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_5,
      ADR1 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(5)
    );
  sdft_Madd_im64_add0000_Madd_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y36"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_6,
      ADR1 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_6,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(6)
    );
  sdft_Madd_im64_add0000_Madd_lut_2_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X45Y34"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_2,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_2,
      O => sdft_Madd_im64_add0000_Madd_lut(2)
    );
  sdft_Madd_im64_add0000_Madd_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y36"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_7,
      ADR1 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_7,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(7)
    );
  sdft_Madd_im64_add0000_Madd_lut_9_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X45Y37"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_9,
      ADR2 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_9,
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(9)
    );
  sdft_Madd_im64_add0000_Madd_lut_1_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y33"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_1,
      ADR1 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(1)
    );
  sdft_Madd_im64_add0000_Madd_lut_0_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y33"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_0,
      ADR1 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(0)
    );
  sdft_Madd_im64_add0000_Madd_lut_14_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X45Y40"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_14,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_14,
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(14)
    );
  sdft_Madd_im64_add0000_Madd_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y37"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_8,
      ADR1 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_8,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(8)
    );
  sdft_Madd_im64_add0000_Madd_lut_10_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X45Y38"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_10,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_10,
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(10)
    );
  sdft_Madd_im64_add0000_Madd_lut_13_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y39"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_13,
      ADR1 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_13,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(13)
    );
  sdft_Madd_im64_add0000_Madd_lut_12_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y39"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_12,
      ADR1 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_12,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(12)
    );
  sdft_Madd_im64_add0000_Madd_lut_15_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X45Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_15,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_15,
      O => sdft_Madd_im64_add0000_Madd_lut(15)
    );
  sdft_Madd_im64_add0000_Madd_lut_11_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X45Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_11,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_11,
      O => sdft_Madd_im64_add0000_Madd_lut(11)
    );
  sdft_Madd_im64_add0000_Madd_lut_17_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X45Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_im64_mult0000(17),
      ADR2 => VCC,
      ADR3 => sdft_im64_mult0001(17),
      O => sdft_Madd_im64_add0000_Madd_lut(17)
    );
  sdft_Madd_im64_add0000_Madd_lut_16_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y41"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_16,
      ADR1 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_16,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(16)
    );
  sdft_Madd_im64_add0000_Madd_lut_18_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X45Y42"
    )
    port map (
      ADR0 => sdft_im64_mult0000(18),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_im64_mult0001(18),
      O => sdft_Madd_im64_add0000_Madd_lut(18)
    );
  sdft_Madd_im64_add0000_Madd_lut_20_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y43"
    )
    port map (
      ADR0 => sdft_im64_mult0000(20),
      ADR1 => sdft_im64_mult0001(20),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(20)
    );
  sdft_Madd_im64_add0000_Madd_lut_19_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X45Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_im64_mult0000(19),
      ADR2 => sdft_im64_mult0001(19),
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(19)
    );
  sdft_s1_im_1 : X_FF
    generic map(
      LOC => "SLICE_X45Y41",
      INIT => '0'
    )
    port map (
      I => sdft_s1_im_0_DYMUX_5362,
      CE => sdft_s1_im_0_CEINV_5341,
      CLK => sdft_s1_im_0_CLKINV_5342,
      SET => GND,
      RST => GND,
      O => sdft_s1_im_1_3917
    );
  sdft_s1_im_0 : X_FF
    generic map(
      LOC => "SLICE_X45Y41",
      INIT => '0'
    )
    port map (
      I => sdft_s1_im_0_DXMUX_5379,
      CE => sdft_s1_im_0_CEINV_5341,
      CLK => sdft_s1_im_0_CLKINV_5342,
      SET => GND,
      RST => GND,
      O => sdft_s1_im_0_3916
    );
  sdft_Madd_im64_add0000_Madd_lut_21_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y43"
    )
    port map (
      ADR0 => sdft_im64_mult0001(21),
      ADR1 => sdft_im64_mult0000(21),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(21)
    );
  sdft_s1_im_3 : X_FF
    generic map(
      LOC => "SLICE_X45Y42",
      INIT => '0'
    )
    port map (
      I => sdft_s1_im_2_DYMUX_5415,
      CE => sdft_s1_im_2_CEINV_5394,
      CLK => sdft_s1_im_2_CLKINV_5395,
      SET => GND,
      RST => GND,
      O => sdft_s1_im_3_3924
    );
  sdft_s1_im_5 : X_FF
    generic map(
      LOC => "SLICE_X45Y43",
      INIT => '0'
    )
    port map (
      I => sdft_s1_im_4_DYMUX_5468,
      CE => sdft_s1_im_4_CEINV_5447,
      CLK => sdft_s1_im_4_CLKINV_5448,
      SET => GND,
      RST => GND,
      O => sdft_s1_im_5_3931
    );
  sdft_s1_im_2 : X_FF
    generic map(
      LOC => "SLICE_X45Y42",
      INIT => '0'
    )
    port map (
      I => sdft_s1_im_2_DXMUX_5432,
      CE => sdft_s1_im_2_CEINV_5394,
      CLK => sdft_s1_im_2_CLKINV_5395,
      SET => GND,
      RST => GND,
      O => sdft_s1_im_2_3923
    );
  sdft_Madd_im64_add0000_Madd_lut_25_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X45Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_im64_mult0000(25),
      ADR2 => sdft_im64_mult0001(25),
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(25)
    );
  sdft_s1_im_4 : X_FF
    generic map(
      LOC => "SLICE_X45Y43",
      INIT => '0'
    )
    port map (
      I => sdft_s1_im_4_DXMUX_5485,
      CE => sdft_s1_im_4_CEINV_5447,
      CLK => sdft_s1_im_4_CLKINV_5448,
      SET => GND,
      RST => GND,
      O => sdft_s1_im_4_3930
    );
  sdft_s1_im_6 : X_FF
    generic map(
      LOC => "SLICE_X45Y44",
      INIT => '0'
    )
    port map (
      I => sdft_s1_im_6_DXMUX_5538,
      CE => sdft_s1_im_6_CEINV_5500,
      CLK => sdft_s1_im_6_CLKINV_5501,
      SET => GND,
      RST => GND,
      O => sdft_s1_im_6_3937
    );
  sdft_Madd_im64_add0000_Madd_lut_22_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y44"
    )
    port map (
      ADR0 => sdft_im64_mult0001(22),
      ADR1 => sdft_im64_mult0000(22),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(22)
    );
  sdft_s1_im_9 : X_FF
    generic map(
      LOC => "SLICE_X45Y45",
      INIT => '0'
    )
    port map (
      I => sdft_s1_im_8_DYMUX_5574,
      CE => sdft_s1_im_8_CEINV_5553,
      CLK => sdft_s1_im_8_CLKINV_5554,
      SET => GND,
      RST => GND,
      O => sdft_s1_im_9_3945
    );
  sdft_Madd_im64_add0000_Madd_lut_24_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y45"
    )
    port map (
      ADR0 => sdft_im64_mult0000(24),
      ADR1 => sdft_im64_mult0001(24),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(24)
    );
  sdft_Madd_im64_add0000_Madd_lut_23_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X45Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_im64_mult0000(23),
      ADR2 => sdft_im64_mult0001(23),
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(23)
    );
  sdft_s1_im_7 : X_FF
    generic map(
      LOC => "SLICE_X45Y44",
      INIT => '0'
    )
    port map (
      I => sdft_s1_im_6_DYMUX_5521,
      CE => sdft_s1_im_6_CEINV_5500,
      CLK => sdft_s1_im_6_CLKINV_5501,
      SET => GND,
      RST => GND,
      O => sdft_s1_im_7_3938
    );
  sdft_s1_im_11 : X_FF
    generic map(
      LOC => "SLICE_X45Y46",
      INIT => '0'
    )
    port map (
      I => sdft_s1_im_10_DYMUX_5627,
      CE => sdft_s1_im_10_CEINV_5606,
      CLK => sdft_s1_im_10_CLKINV_5607,
      SET => GND,
      RST => GND,
      O => sdft_s1_im_11_3952
    );
  sdft_s1_im_10 : X_FF
    generic map(
      LOC => "SLICE_X45Y46",
      INIT => '0'
    )
    port map (
      I => sdft_s1_im_10_DXMUX_5644,
      CE => sdft_s1_im_10_CEINV_5606,
      CLK => sdft_s1_im_10_CLKINV_5607,
      SET => GND,
      RST => GND,
      O => sdft_s1_im_10_3951
    );
  sdft_Madd_im64_add0000_Madd_lut_28_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y47"
    )
    port map (
      ADR0 => sdft_im64_mult0000(28),
      ADR1 => sdft_im64_mult0001(28),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(28)
    );
  sdft_Madd_im64_add0000_Madd_lut_27_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X45Y46"
    )
    port map (
      ADR0 => sdft_im64_mult0000(27),
      ADR1 => VCC,
      ADR2 => sdft_im64_mult0001(27),
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(27)
    );
  sdft_Madd_im64_add0000_Madd_lut_26_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y46"
    )
    port map (
      ADR0 => sdft_im64_mult0001(26),
      ADR1 => sdft_im64_mult0000(26),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(26)
    );
  sdft_s1_im_13 : X_FF
    generic map(
      LOC => "SLICE_X45Y47",
      INIT => '0'
    )
    port map (
      I => sdft_s1_im_12_DYMUX_5680,
      CE => sdft_s1_im_12_CEINV_5659,
      CLK => sdft_s1_im_12_CLKINV_5660,
      SET => GND,
      RST => GND,
      O => sdft_s1_im_13_3959
    );
  sdft_Madd_im64_add0000_Madd_lut_31_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X45Y48"
    )
    port map (
      ADR0 => sdft_im64_mult0000(31),
      ADR1 => VCC,
      ADR2 => sdft_im64_mult0001(31),
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(31)
    );
  sdft_s1_im_12 : X_FF
    generic map(
      LOC => "SLICE_X45Y47",
      INIT => '0'
    )
    port map (
      I => sdft_s1_im_12_DXMUX_5697,
      CE => sdft_s1_im_12_CEINV_5659,
      CLK => sdft_s1_im_12_CLKINV_5660,
      SET => GND,
      RST => GND,
      O => sdft_s1_im_12_3958
    );
  sdft_Madd_im64_add0000_Madd_lut_29_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X45Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_im64_mult0000(29),
      ADR2 => VCC,
      ADR3 => sdft_im64_mult0001(29),
      O => sdft_Madd_im64_add0000_Madd_lut(29)
    );
  sdft_s1_im_8 : X_FF
    generic map(
      LOC => "SLICE_X45Y45",
      INIT => '0'
    )
    port map (
      I => sdft_s1_im_8_DXMUX_5591,
      CE => sdft_s1_im_8_CEINV_5553,
      CLK => sdft_s1_im_8_CLKINV_5554,
      SET => GND,
      RST => GND,
      O => sdft_s1_im_8_3944
    );
  sdft_Madd_im64_add0000_Madd_lut_30_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y48"
    )
    port map (
      ADR0 => sdft_im64_mult0001(30),
      ADR1 => sdft_im64_mult0000(30),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(30)
    );
  sdft_s1_im_15 : X_FF
    generic map(
      LOC => "SLICE_X45Y48",
      INIT => '0'
    )
    port map (
      I => sdft_s1_im_14_DYMUX_5733,
      CE => sdft_s1_im_14_CEINV_5712,
      CLK => sdft_s1_im_14_CLKINV_5713,
      SET => GND,
      RST => GND,
      O => sdft_s1_im_15_3966
    );
  sdft_s1_im_14 : X_FF
    generic map(
      LOC => "SLICE_X45Y48",
      INIT => '0'
    )
    port map (
      I => sdft_s1_im_14_DXMUX_5750,
      CE => sdft_s1_im_14_CEINV_5712,
      CLK => sdft_s1_im_14_CLKINV_5713,
      SET => GND,
      RST => GND,
      O => sdft_s1_im_14_3965
    );
  sdft_Madd_im64_add0000_Madd_lut_33_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y49"
    )
    port map (
      ADR0 => sdft_im64_mult0001(33),
      ADR1 => sdft_im64_mult0000(33),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(33)
    );
  sdft_s1_im_17 : X_FF
    generic map(
      LOC => "SLICE_X45Y49",
      INIT => '0'
    )
    port map (
      I => sdft_s1_im_16_DYMUX_5786,
      CE => sdft_s1_im_16_CEINV_5765,
      CLK => sdft_s1_im_16_CLKINV_5766,
      SET => GND,
      RST => GND,
      O => sdft_s1_im_17_3973
    );
  sdft_Madd_im64_add0000_Madd_lut_32_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y49"
    )
    port map (
      ADR0 => sdft_im64_mult0000(32),
      ADR1 => sdft_im64_mult0001(32),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(32)
    );
  sdft_s1_im_16 : X_FF
    generic map(
      LOC => "SLICE_X45Y49",
      INIT => '0'
    )
    port map (
      I => sdft_s1_im_16_DXMUX_5803,
      CE => sdft_s1_im_16_CEINV_5765,
      CLK => sdft_s1_im_16_CLKINV_5766,
      SET => GND,
      RST => GND,
      O => sdft_s1_im_16_3972
    );
  sdft_Madd_im64_add0000_Madd_lut_35_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X45Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_im64_mult0000(35),
      ADR2 => sdft_im64_mult0001(35),
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(35)
    );
  sdft_s1_im_21 : X_FF
    generic map(
      LOC => "SLICE_X45Y51",
      INIT => '0'
    )
    port map (
      I => sdft_s1_im_20_DYMUX_5892,
      CE => sdft_s1_im_20_CEINV_5871,
      CLK => sdft_s1_im_20_CLKINV_5872,
      SET => GND,
      RST => GND,
      O => sdft_s1_im_21_3987
    );
  sdft_s1_im_20 : X_FF
    generic map(
      LOC => "SLICE_X45Y51",
      INIT => '0'
    )
    port map (
      I => sdft_s1_im_20_DXMUX_5909,
      CE => sdft_s1_im_20_CEINV_5871,
      CLK => sdft_s1_im_20_CLKINV_5872,
      SET => GND,
      RST => GND,
      O => sdft_s1_im_20_3986
    );
  sdft_s1_im_23 : X_FF
    generic map(
      LOC => "SLICE_X45Y52",
      INIT => '0'
    )
    port map (
      I => sdft_s1_im_22_DYMUX_5945,
      CE => sdft_s1_im_22_CEINV_5924,
      CLK => sdft_s1_im_22_CLKINV_5925,
      SET => GND,
      RST => GND,
      O => sdft_s1_im_23_3994
    );
  sdft_Madd_im64_add0000_Madd_lut_37_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y51"
    )
    port map (
      ADR0 => sdft_im64_mult0001(37),
      ADR1 => sdft_im64_mult0000(37),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(37)
    );
  sdft_Madd_im64_add0000_Madd_lut_39_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X45Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_im64_mult0000(39),
      ADR2 => sdft_im64_mult0001(39),
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(39)
    );
  sdft_Madd_im64_add0000_Madd_lut_36_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y51"
    )
    port map (
      ADR0 => sdft_im64_mult0000(36),
      ADR1 => sdft_im64_mult0001(36),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(36)
    );
  sdft_Madd_im64_add0000_Madd_lut_38_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X45Y52"
    )
    port map (
      ADR0 => sdft_im64_mult0000(38),
      ADR1 => VCC,
      ADR2 => sdft_im64_mult0001(38),
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(38)
    );
  sdft_s1_im_19 : X_FF
    generic map(
      LOC => "SLICE_X45Y50",
      INIT => '0'
    )
    port map (
      I => sdft_s1_im_18_DYMUX_5839,
      CE => sdft_s1_im_18_CEINV_5818,
      CLK => sdft_s1_im_18_CLKINV_5819,
      SET => GND,
      RST => GND,
      O => sdft_s1_im_19_3980
    );
  sdft_s1_im_18 : X_FF
    generic map(
      LOC => "SLICE_X45Y50",
      INIT => '0'
    )
    port map (
      I => sdft_s1_im_18_DXMUX_5856,
      CE => sdft_s1_im_18_CEINV_5818,
      CLK => sdft_s1_im_18_CLKINV_5819,
      SET => GND,
      RST => GND,
      O => sdft_s1_im_18_3979
    );
  sdft_Madd_im64_add0000_Madd_lut_34_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X45Y50"
    )
    port map (
      ADR0 => sdft_im64_mult0000(34),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_im64_mult0001(34),
      O => sdft_Madd_im64_add0000_Madd_lut(34)
    );
  sdft_s1_im_25 : X_FF
    generic map(
      LOC => "SLICE_X45Y53",
      INIT => '0'
    )
    port map (
      I => sdft_s1_im_24_DYMUX_5998,
      CE => sdft_s1_im_24_CEINV_5977,
      CLK => sdft_s1_im_24_CLKINV_5978,
      SET => GND,
      RST => GND,
      O => sdft_s1_im_25_4001
    );
  sdft_Madd_im64_add0000_Madd_lut_42_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X45Y54"
    )
    port map (
      ADR0 => sdft_im64_mult0000(42),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_im64_mult0001(42),
      O => sdft_Madd_im64_add0000_Madd_lut(42)
    );
  sdft_s1_im_24 : X_FF
    generic map(
      LOC => "SLICE_X45Y53",
      INIT => '0'
    )
    port map (
      I => sdft_s1_im_24_DXMUX_6015,
      CE => sdft_s1_im_24_CEINV_5977,
      CLK => sdft_s1_im_24_CLKINV_5978,
      SET => GND,
      RST => GND,
      O => sdft_s1_im_24_4000
    );
  sdft_Madd_im64_add0000_Madd_lut_41_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y53"
    )
    port map (
      ADR0 => sdft_im64_mult0001(41),
      ADR1 => sdft_im64_mult0000(41),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(41)
    );
  sdft_Madd_im64_add0000_Madd_lut_40_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X45Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_im64_mult0000(40),
      ADR2 => VCC,
      ADR3 => sdft_im64_mult0001(40),
      O => sdft_Madd_im64_add0000_Madd_lut(40)
    );
  sdft_Madd_im64_add0000_Madd_lut_43_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X45Y54"
    )
    port map (
      ADR0 => sdft_im64_mult0000(43),
      ADR1 => VCC,
      ADR2 => sdft_im64_mult0001(43),
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(43)
    );
  sdft_s1_im_27 : X_FF
    generic map(
      LOC => "SLICE_X45Y54",
      INIT => '0'
    )
    port map (
      I => sdft_s1_im_26_DYMUX_6051,
      CE => sdft_s1_im_26_CEINV_6030,
      CLK => sdft_s1_im_26_CLKINV_6031,
      SET => GND,
      RST => GND,
      O => sdft_s1_im_27_4008
    );
  sdft_s1_im_22 : X_FF
    generic map(
      LOC => "SLICE_X45Y52",
      INIT => '0'
    )
    port map (
      I => sdft_s1_im_22_DXMUX_5962,
      CE => sdft_s1_im_22_CEINV_5924,
      CLK => sdft_s1_im_22_CLKINV_5925,
      SET => GND,
      RST => GND,
      O => sdft_s1_im_22_3993
    );
  sdft_s1_re_17 : X_FF
    generic map(
      LOC => "SLICE_X52Y72",
      INIT => '0'
    )
    port map (
      I => sdft_s1_re_16_DYMUX_6197,
      CE => sdft_s1_re_16_CEINV_6181,
      CLK => sdft_s1_re_16_CLKINV_6182,
      SET => GND,
      RST => GND,
      O => sdft_s1_re_17_4028
    );
  sdft_s1_im_30 : X_FF
    generic map(
      LOC => "SLICE_X45Y56",
      INIT => '0'
    )
    port map (
      I => sdft_s1_im_30_DXMUX_6166,
      CE => sdft_s1_im_30_CEINV_6135,
      CLK => sdft_s1_im_30_CLKINV_6136,
      SET => GND,
      RST => GND,
      O => sdft_s1_im_30_4021
    );
  sdft_Madd_im64_add0000_Madd_lut_45_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y55"
    )
    port map (
      ADR0 => sdft_im64_mult0001(45),
      ADR1 => sdft_im64_mult0000(45),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(45)
    );
  sdft_s1_im_29 : X_FF
    generic map(
      LOC => "SLICE_X45Y55",
      INIT => '0'
    )
    port map (
      I => sdft_s1_im_28_DYMUX_6104,
      CE => sdft_s1_im_28_CEINV_6083,
      CLK => sdft_s1_im_28_CLKINV_6084,
      SET => GND,
      RST => GND,
      O => sdft_s1_im_29_4015
    );
  sdft_s1_im_31 : X_FF
    generic map(
      LOC => "SLICE_X45Y56",
      INIT => '0'
    )
    port map (
      I => sdft_s1_im_30_DYMUX_6148,
      CE => sdft_s1_im_30_CEINV_6135,
      CLK => sdft_s1_im_30_CLKINV_6136,
      SET => GND,
      RST => GND,
      O => sdft_s1_im_31_4022
    );
  sdft_s1_im_28 : X_FF
    generic map(
      LOC => "SLICE_X45Y55",
      INIT => '0'
    )
    port map (
      I => sdft_s1_im_28_DXMUX_6121,
      CE => sdft_s1_im_28_CEINV_6083,
      CLK => sdft_s1_im_28_CLKINV_6084,
      SET => GND,
      RST => GND,
      O => sdft_s1_im_28_4014
    );
  sdft_Madd_im64_add0000_Madd_lut_47_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X45Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_im64_mult0000(47),
      ADR2 => sdft_im64_mult0001(47),
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(47)
    );
  sdft_Mmult_re64_mult00000_Madd_lut_23_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X54Y70"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_6,
      ADR1 => sdft_Mmult_re64_mult0000_submult_0_23,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00000_Madd_lut(23)
    );
  sdft_Madd_im64_add0000_Madd_lut_44_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y55"
    )
    port map (
      ADR0 => sdft_im64_mult0001(44),
      ADR1 => sdft_im64_mult0000(44),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(44)
    );
  sdft_Madd_s1_re_add0000_lut_17_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X52Y72"
    )
    port map (
      ADR0 => data_1_IBUF_4025,
      ADR1 => sdft_re64_sub0000(33),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Madd_s1_re_add0000_lut(17)
    );
  sdft_s1_im_26 : X_FF
    generic map(
      LOC => "SLICE_X45Y54",
      INIT => '0'
    )
    port map (
      I => sdft_s1_im_26_DXMUX_6068,
      CE => sdft_s1_im_26_CEINV_6030,
      CLK => sdft_s1_im_26_CLKINV_6031,
      SET => GND,
      RST => GND,
      O => sdft_s1_im_26_4007
    );
  sdft_Madd_im64_add0000_Madd_lut_46_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X45Y56"
    )
    port map (
      ADR0 => sdft_im64_mult0001(46),
      ADR1 => sdft_im64_mult0000(46),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Madd_im64_add0000_Madd_lut(46)
    );
  sdft_s1_re_21 : X_FF
    generic map(
      LOC => "SLICE_X52Y74",
      INIT => '0'
    )
    port map (
      I => sdft_s1_re_20_DYMUX_6305,
      CE => sdft_s1_re_20_CEINV_6284,
      CLK => sdft_s1_re_20_CLKINV_6285,
      SET => GND,
      RST => GND,
      O => sdft_s1_re_21_4042
    );
  sdft_Madd_s1_re_add0000_lut_21_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X52Y74"
    )
    port map (
      ADR0 => data_5_IBUF_4039,
      ADR1 => sdft_re64_sub0000(37),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Madd_s1_re_add0000_lut(21)
    );
  sdft_Madd_s1_re_add0000_lut_20_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X52Y74"
    )
    port map (
      ADR0 => data_4_IBUF_4037,
      ADR1 => VCC,
      ADR2 => sdft_re64_sub0000(36),
      ADR3 => VCC,
      O => sdft_Madd_s1_re_add0000_lut(20)
    );
  sdft_s1_re_16 : X_FF
    generic map(
      LOC => "SLICE_X52Y72",
      INIT => '0'
    )
    port map (
      I => sdft_s1_re_16_DXMUX_6216,
      CE => sdft_s1_re_16_CEINV_6181,
      CLK => sdft_s1_re_16_CLKINV_6182,
      SET => GND,
      RST => GND,
      O => sdft_s1_re_16_4027
    );
  sdft_Madd_s1_re_add0000_lut_16_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X52Y72"
    )
    port map (
      ADR0 => data_0_IBUF_4023,
      ADR1 => VCC,
      ADR2 => sdft_re64_sub0000(32),
      ADR3 => VCC,
      O => sdft_Madd_s1_re_add0000_lut(16)
    );
  sdft_Madd_s1_re_add0000_lut_18_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X52Y73"
    )
    port map (
      ADR0 => VCC,
      ADR1 => data_2_IBUF_4030,
      ADR2 => VCC,
      ADR3 => sdft_re64_sub0000(34),
      O => sdft_Madd_s1_re_add0000_lut(18)
    );
  sdft_Madd_s1_re_add0000_lut_19_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X52Y73"
    )
    port map (
      ADR0 => sdft_re64_sub0000(35),
      ADR1 => data_3_IBUF_4032,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Madd_s1_re_add0000_lut(19)
    );
  sdft_s1_re_19 : X_FF
    generic map(
      LOC => "SLICE_X52Y73",
      INIT => '0'
    )
    port map (
      I => sdft_s1_re_18_DYMUX_6252,
      CE => sdft_s1_re_18_CEINV_6231,
      CLK => sdft_s1_re_18_CLKINV_6232,
      SET => GND,
      RST => GND,
      O => sdft_s1_re_19_4035
    );
  sdft_s1_re_18 : X_FF
    generic map(
      LOC => "SLICE_X52Y73",
      INIT => '0'
    )
    port map (
      I => sdft_s1_re_18_DXMUX_6269,
      CE => sdft_s1_re_18_CEINV_6231,
      CLK => sdft_s1_re_18_CLKINV_6232,
      SET => GND,
      RST => GND,
      O => sdft_s1_re_18_4034
    );
  sdft_Madd_s1_re_add0000_lut_25_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X52Y76"
    )
    port map (
      ADR0 => data_9_IBUF_4053,
      ADR1 => sdft_re64_sub0000(41),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Madd_s1_re_add0000_lut(25)
    );
  sdft_s1_re_20 : X_FF
    generic map(
      LOC => "SLICE_X52Y74",
      INIT => '0'
    )
    port map (
      I => sdft_s1_re_20_DXMUX_6322,
      CE => sdft_s1_re_20_CEINV_6284,
      CLK => sdft_s1_re_20_CLKINV_6285,
      SET => GND,
      RST => GND,
      O => sdft_s1_re_20_4041
    );
  sdft_s1_re_24 : X_FF
    generic map(
      LOC => "SLICE_X52Y76",
      INIT => '0'
    )
    port map (
      I => sdft_s1_re_24_DXMUX_6428,
      CE => sdft_s1_re_24_CEINV_6390,
      CLK => sdft_s1_re_24_CLKINV_6391,
      SET => GND,
      RST => GND,
      O => sdft_s1_re_24_4055
    );
  sdft_Madd_s1_re_add0000_lut_24_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X52Y76"
    )
    port map (
      ADR0 => data_8_IBUF_4051,
      ADR1 => VCC,
      ADR2 => sdft_re64_sub0000(40),
      ADR3 => VCC,
      O => sdft_Madd_s1_re_add0000_lut(24)
    );
  sdft_Madd_s1_re_add0000_lut_23_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X52Y75"
    )
    port map (
      ADR0 => sdft_re64_sub0000(39),
      ADR1 => data_7_IBUF_4046,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Madd_s1_re_add0000_lut(23)
    );
  sdft_s1_re_22 : X_FF
    generic map(
      LOC => "SLICE_X52Y75",
      INIT => '0'
    )
    port map (
      I => sdft_s1_re_22_DXMUX_6375,
      CE => sdft_s1_re_22_CEINV_6337,
      CLK => sdft_s1_re_22_CLKINV_6338,
      SET => GND,
      RST => GND,
      O => sdft_s1_re_22_4048
    );
  sdft_Madd_s1_re_add0000_lut_22_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X52Y75"
    )
    port map (
      ADR0 => VCC,
      ADR1 => data_6_IBUF_4044,
      ADR2 => VCC,
      ADR3 => sdft_re64_sub0000(38),
      O => sdft_Madd_s1_re_add0000_lut(22)
    );
  sdft_s1_re_25 : X_FF
    generic map(
      LOC => "SLICE_X52Y76",
      INIT => '0'
    )
    port map (
      I => sdft_s1_re_24_DYMUX_6411,
      CE => sdft_s1_re_24_CEINV_6390,
      CLK => sdft_s1_re_24_CLKINV_6391,
      SET => GND,
      RST => GND,
      O => sdft_s1_re_25_4056
    );
  sdft_s1_re_23 : X_FF
    generic map(
      LOC => "SLICE_X52Y75",
      INIT => '0'
    )
    port map (
      I => sdft_s1_re_22_DYMUX_6358,
      CE => sdft_s1_re_22_CEINV_6337,
      CLK => sdft_s1_re_22_CLKINV_6338,
      SET => GND,
      RST => GND,
      O => sdft_s1_re_23_4049
    );
  sdft_s1_re_28 : X_FF
    generic map(
      LOC => "SLICE_X52Y78",
      INIT => '0'
    )
    port map (
      I => sdft_s1_re_28_DXMUX_6534,
      CE => sdft_s1_re_28_CEINV_6496,
      CLK => sdft_s1_re_28_CLKINV_6497,
      SET => GND,
      RST => GND,
      O => sdft_s1_re_28_4069
    );
  sdft_Madd_s1_re_add0000_lut_31_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X52Y79"
    )
    port map (
      ADR0 => sdft_re64_sub0000(47),
      ADR1 => data_15_IBUF_4074,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Madd_s1_re_add0000_lut(31)
    );
  sdft_s1_re_31 : X_FF
    generic map(
      LOC => "SLICE_X52Y79",
      INIT => '0'
    )
    port map (
      I => sdft_s1_re_30_DYMUX_6561,
      CE => sdft_s1_re_30_CEINV_6548,
      CLK => sdft_s1_re_30_CLKINV_6549,
      SET => GND,
      RST => GND,
      O => sdft_s1_re_31_4077
    );
  sdft_s1_re_26 : X_FF
    generic map(
      LOC => "SLICE_X52Y77",
      INIT => '0'
    )
    port map (
      I => sdft_s1_re_26_DXMUX_6481,
      CE => sdft_s1_re_26_CEINV_6443,
      CLK => sdft_s1_re_26_CLKINV_6444,
      SET => GND,
      RST => GND,
      O => sdft_s1_re_26_4062
    );
  sdft_Madd_s1_re_add0000_lut_26_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X52Y77"
    )
    port map (
      ADR0 => data_10_IBUF_4058,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_re64_sub0000(42),
      O => sdft_Madd_s1_re_add0000_lut(26)
    );
  sdft_s1_re_29 : X_FF
    generic map(
      LOC => "SLICE_X52Y78",
      INIT => '0'
    )
    port map (
      I => sdft_s1_re_28_DYMUX_6517,
      CE => sdft_s1_re_28_CEINV_6496,
      CLK => sdft_s1_re_28_CLKINV_6497,
      SET => GND,
      RST => GND,
      O => sdft_s1_re_29_4070
    );
  sdft_Madd_s1_re_add0000_lut_27_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X52Y77"
    )
    port map (
      ADR0 => sdft_re64_sub0000(43),
      ADR1 => data_11_IBUF_4060,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Madd_s1_re_add0000_lut(27)
    );
  sdft_Madd_s1_re_add0000_lut_28_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X52Y78"
    )
    port map (
      ADR0 => VCC,
      ADR1 => data_12_IBUF_4065,
      ADR2 => sdft_re64_sub0000(44),
      ADR3 => VCC,
      O => sdft_Madd_s1_re_add0000_lut(28)
    );
  sdft_Madd_s1_re_add0000_lut_29_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X52Y78"
    )
    port map (
      ADR0 => data_13_IBUF_4067,
      ADR1 => sdft_re64_sub0000(45),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Madd_s1_re_add0000_lut(29)
    );
  sdft_s1_re_27 : X_FF
    generic map(
      LOC => "SLICE_X52Y77",
      INIT => '0'
    )
    port map (
      I => sdft_s1_re_26_DYMUX_6464,
      CE => sdft_s1_re_26_CEINV_6443,
      CLK => sdft_s1_re_26_CLKINV_6444,
      SET => GND,
      RST => GND,
      O => sdft_s1_re_27_4063
    );
  sdft_Mmult_im64_mult0000_submult_10_Madd_lut_18_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X49Y52"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_1,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_18,
      O => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(18)
    );
  sdft_Mmult_im64_mult0000_submult_10_Madd_lut_20_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X49Y53"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_3,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_20,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(20)
    );
  sdft_Mmult_im64_mult0000_submult_10_Madd_lut_17_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X49Y52"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_0,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_17,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(17)
    );
  sdft_Mmult_im64_mult0000_submult_10_Madd_lut_22_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X49Y54"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_5,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_22,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(22)
    );
  sdft_Madd_s1_re_add0000_lut_30_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X52Y79"
    )
    port map (
      ADR0 => data_14_IBUF_4072,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_re64_sub0000(46),
      O => sdft_Madd_s1_re_add0000_lut(30)
    );
  sdft_s1_re_30 : X_FF
    generic map(
      LOC => "SLICE_X52Y79",
      INIT => '0'
    )
    port map (
      I => sdft_s1_re_30_DXMUX_6579,
      CE => sdft_s1_re_30_CEINV_6548,
      CLK => sdft_s1_re_30_CLKINV_6549,
      SET => GND,
      RST => GND,
      O => sdft_s1_re_30_4076
    );
  sdft_Mmult_im64_mult0000_submult_10_Madd_lut_19_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X49Y53"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_2,
      ADR1 => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_19,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(19)
    );
  sdft_Mmult_im64_mult0000_submult_10_Madd_lut_28_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X49Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_11,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_28,
      O => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(28)
    );
  sdft_Mmult_im64_mult0000_submult_10_Madd_lut_21_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X49Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_4,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_21,
      O => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(21)
    );
  sdft_Mmult_im64_mult0000_submult_10_Madd_lut_26_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X49Y56"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_9,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_26,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(26)
    );
  sdft_Mmult_im64_mult0000_submult_10_Madd_lut_23_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X49Y55"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_6,
      ADR1 => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_23,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(23)
    );
  sdft_Mmult_im64_mult0000_submult_10_Madd_lut_24_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X49Y55"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_7,
      ADR1 => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_24,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(24)
    );
  sdft_Mmult_im64_mult0000_submult_10_Madd_lut_25_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X49Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_8,
      ADR2 => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_25,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(25)
    );
  sdft_Mmult_re64_mult0000_submult_10_Madd_lut_19_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X49Y76"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_2,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_19,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(19)
    );
  sdft_Mmult_im64_mult0000_submult_10_Madd_lut_29_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X49Y58"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_12,
      ADR1 => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_29,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(29)
    );
  sdft_Mmult_im64_mult0000_submult_10_Madd_lut_27_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X49Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_10,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_27,
      O => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(27)
    );
  sdft_Mmult_re64_mult0000_submult_10_Madd_lut_20_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X49Y76"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_20,
      ADR1 => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(20)
    );
  sdft_Mmult_im64_mult0000_submult_10_Madd_lut_30_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X49Y58"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0000_submult_11_P_to_Adder_B_13,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_30,
      O => sdft_Mmult_im64_mult0000_submult_10_Madd_lut(30)
    );
  sdft_Mmult_re64_mult0000_submult_10_Madd_lut_18_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X49Y75"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_1,
      ADR1 => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_18,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(18)
    );
  sdft_Mmult_re64_mult0000_submult_10_Madd_lut_17_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X49Y75"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_0,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_17,
      O => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(17)
    );
  sdft_Mmult_re64_mult0000_submult_10_Madd_lut_21_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X49Y77"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_4,
      ADR1 => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_21,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(21)
    );
  sdft_Mmult_re64_mult0000_submult_10_Madd_lut_26_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X49Y79"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_9,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_26,
      O => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(26)
    );
  sdft_Mmult_re64_mult0000_submult_10_Madd_lut_23_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X49Y78"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_23,
      ADR1 => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_6,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(23)
    );
  sdft_Mmult_re64_mult0000_submult_10_Madd_lut_24_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X49Y78"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_7,
      ADR2 => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_24,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(24)
    );
  sdft_Mmult_re64_mult0000_submult_10_Madd_lut_22_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X49Y77"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_5,
      ADR1 => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_22,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(22)
    );
  sdft_Mmult_re64_mult0000_submult_10_Madd_lut_27_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X49Y80"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_27,
      ADR1 => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_10,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(27)
    );
  sdft_Mmult_re64_mult0000_submult_10_Madd_lut_25_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X49Y79"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_8,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_25,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(25)
    );
  sdft_Mmult_re64_mult0000_submult_10_Madd_lut_28_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X49Y80"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_11,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_28,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(28)
    );
  sdft_Mmult_re64_mult0000_submult_10_Madd_lut_30_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X49Y81"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_30,
      ADR2 => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_13,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(30)
    );
  sdft_Mmult_re64_mult0000_submult_10_Madd_lut_29_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X49Y81"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_11_P_to_Adder_B_12,
      ADR1 => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_29,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_10_Madd_lut(29)
    );
  sdft_Mmult_re64_mult00000_Madd_lut_18_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X54Y67"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_0_18,
      ADR1 => sdft_Mmult_re64_mult0000_submult_1_P_to_Adder_A_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00000_Madd_lut(18)
    );
  sdft_Msub_re64_sub0000_Madd_lut_47_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X53Y79"
    )
    port map (
      ADR0 => sdft_re64_mult0001(47),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_re64_mult0000(47),
      O => sdft_Msub_re64_sub0000_Madd_lut(47)
    );
  sdft_counter_0 : X_SFF
    generic map(
      LOC => "SLICE_X29Y77",
      INIT => '0'
    )
    port map (
      I => sdft_counter_0_DXMUX_8725,
      CE => VCC,
      CLK => sdft_counter_0_CLKINV_8688,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => sdft_counter_0_SRINV_8689,
      O => sdft_counter(0)
    );
  sdft_Mcount_counter_lut_0_INV_0 : X_LUT4
    generic map(
      INIT => X"3333",
      LOC => "SLICE_X29Y77"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_counter(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mcount_counter_lut(0)
    );
  sdft_Msub_re64_sub0000_Madd_lut_46_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X53Y79"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_re64_mult0000(46),
      ADR2 => VCC,
      ADR3 => sdft_re64_mult0001(46),
      O => sdft_Msub_re64_sub0000_Madd_lut(46)
    );
  sdft_Msub_re64_sub0000_Madd_lut_44_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X53Y78"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_re64_mult0000(44),
      ADR2 => VCC,
      ADR3 => sdft_re64_mult0001(44),
      O => sdft_Msub_re64_sub0000_Madd_lut(44)
    );
  sdft_counter_1 : X_SFF
    generic map(
      LOC => "SLICE_X29Y77",
      INIT => '0'
    )
    port map (
      I => sdft_counter_0_DYMUX_8705,
      CE => VCC,
      CLK => sdft_counter_0_CLKINV_8688,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => sdft_counter_0_SRINV_8689,
      O => sdft_counter(1)
    );
  sdft_counter_5 : X_SFF
    generic map(
      LOC => "SLICE_X29Y79",
      INIT => '0'
    )
    port map (
      I => sdft_counter_4_DYMUX_8812,
      CE => VCC,
      CLK => sdft_counter_4_CLKINV_8790,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => sdft_counter_4_SRINV_8791,
      O => sdft_counter(5)
    );
  sdft_counter_7 : X_SFF
    generic map(
      LOC => "SLICE_X29Y80",
      INIT => '0'
    )
    port map (
      I => sdft_counter_6_DYMUX_8864,
      CE => VCC,
      CLK => sdft_counter_6_CLKINV_8842,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => sdft_counter_6_SRINV_8843,
      O => sdft_counter(7)
    );
  sdft_counter_2 : X_SFF
    generic map(
      LOC => "SLICE_X29Y78",
      INIT => '0'
    )
    port map (
      I => sdft_counter_2_DXMUX_8777,
      CE => VCC,
      CLK => sdft_counter_2_CLKINV_8738,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => sdft_counter_2_SRINV_8739,
      O => sdft_counter(2)
    );
  sdft_counter_3 : X_SFF
    generic map(
      LOC => "SLICE_X29Y78",
      INIT => '0'
    )
    port map (
      I => sdft_counter_2_DYMUX_8760,
      CE => VCC,
      CLK => sdft_counter_2_CLKINV_8738,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => sdft_counter_2_SRINV_8739,
      O => sdft_counter(3)
    );
  sdft_counter_4 : X_SFF
    generic map(
      LOC => "SLICE_X29Y79",
      INIT => '0'
    )
    port map (
      I => sdft_counter_4_DXMUX_8829,
      CE => VCC,
      CLK => sdft_counter_4_CLKINV_8790,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => sdft_counter_4_SRINV_8791,
      O => sdft_counter(4)
    );
  sdft_Mmult_im64_mult0000_submult_00_Madd_lut_18_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X55Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_1,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_18,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(18)
    );
  sdft_counter_8_rt : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X29Y81"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_counter(8),
      O => sdft_counter_8_rt_8900
    );
  sdft_Mmult_im64_mult0000_submult_00_Madd_lut_19_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X55Y36"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_2,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_19,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(19)
    );
  sdft_counter_8 : X_SFF
    generic map(
      LOC => "SLICE_X29Y81",
      INIT => '0'
    )
    port map (
      I => sdft_counter_8_DXMUX_8905,
      CE => VCC,
      CLK => sdft_counter_8_CLKINV_8891,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => sdft_counter_8_SRINV_8892,
      O => sdft_counter(8)
    );
  sdft_counter_6 : X_SFF
    generic map(
      LOC => "SLICE_X29Y80",
      INIT => '0'
    )
    port map (
      I => sdft_counter_6_DXMUX_8881,
      CE => VCC,
      CLK => sdft_counter_6_CLKINV_8842,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => sdft_counter_6_SRINV_8843,
      O => sdft_counter(6)
    );
  sdft_Mmult_im64_mult0000_submult_00_Madd_lut_17_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X55Y35"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_0,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_17,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(17)
    );
  sdft_Mmult_im64_mult0000_submult_00_Madd_lut_34_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y43"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_34,
      ADR1 => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_17,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(34)
    );
  sdft_Mmult_im64_mult0000_submult_00_Madd_lut_20_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y36"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_3,
      ADR1 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_20,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(20)
    );
  sdft_Mmult_im64_mult0000_submult_00_Madd_lut_24_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X55Y38"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_7,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_24,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(24)
    );
  sdft_Mmult_im64_mult0000_submult_00_Madd_lut_25_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y39"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_8,
      ADR1 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_25,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(25)
    );
  sdft_Mmult_im64_mult0000_submult_00_Madd_lut_23_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y38"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_6,
      ADR1 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_23,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(23)
    );
  sdft_Mmult_im64_mult0000_submult_00_Madd_lut_22_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y37"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_5,
      ADR1 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_22,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(22)
    );
  sdft_Mmult_im64_mult0000_submult_00_Madd_lut_26_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y39"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_26,
      ADR1 => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_9,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(26)
    );
  sdft_Mmult_im64_mult0000_submult_00_Madd_lut_21_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X55Y37"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_4,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_21,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(21)
    );
  sdft_Mmult_im64_mult0000_submult_00_Madd_lut_31_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X55Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_14,
      ADR2 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_31,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(31)
    );
  sdft_Mmult_im64_mult0000_submult_00_Madd_lut_28_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X55Y40"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_11,
      ADR2 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_28,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(28)
    );
  sdft_Mmult_im64_mult0000_submult_00_Madd_lut_29_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X55Y41"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_12,
      ADR2 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_29,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(29)
    );
  sdft_Mmult_im64_mult0000_submult_00_Madd_lut_30_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X55Y41"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_13,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_30,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(30)
    );
  sdft_Mmult_im64_mult0000_submult_00_Madd_lut_27_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y40"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_10,
      ADR1 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_27,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(27)
    );
  sdft_Mmult_im64_mult0000_submult_00_Madd_lut_32_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y42"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_0_P_to_Adder_A_32,
      ADR1 => sdft_Mmult_im64_mult0000_submult_01_P_to_Adder_B_15,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0000_submult_00_Madd_lut(32)
    );
  sdft_Msub_re64_sub0000_Madd_lut_25_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X53Y68"
    )
    port map (
      ADR0 => sdft_re64_mult0000(25),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_re64_mult0001(25),
      O => sdft_Msub_re64_sub0000_Madd_lut(25)
    );
  sdft_s1_re_8 : X_FF
    generic map(
      LOC => "SLICE_X53Y68",
      INIT => '0'
    )
    port map (
      I => sdft_s1_re_8_DXMUX_8212,
      CE => sdft_s1_re_8_CEINV_8174,
      CLK => sdft_s1_re_8_CLKINV_8175,
      SET => GND,
      RST => GND,
      O => sdft_s1_re_8_4332
    );
  sdft_s1_re_11 : X_FF
    generic map(
      LOC => "SLICE_X53Y69",
      INIT => '0'
    )
    port map (
      I => sdft_s1_re_10_DYMUX_8248,
      CE => sdft_s1_re_10_CEINV_8227,
      CLK => sdft_s1_re_10_CLKINV_8228,
      SET => GND,
      RST => GND,
      O => sdft_s1_re_11_4338
    );
  sdft_Msub_re64_sub0000_Madd_lut_26_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X53Y69"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_re64_mult0000(26),
      ADR2 => VCC,
      ADR3 => sdft_re64_mult0001(26),
      O => sdft_Msub_re64_sub0000_Madd_lut(26)
    );
  sdft_Msub_re64_sub0000_Madd_lut_27_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X53Y69"
    )
    port map (
      ADR0 => sdft_re64_mult0000(27),
      ADR1 => sdft_re64_mult0001(27),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Msub_re64_sub0000_Madd_lut(27)
    );
  sdft_s1_re_9 : X_FF
    generic map(
      LOC => "SLICE_X53Y68",
      INIT => '0'
    )
    port map (
      I => sdft_s1_re_8_DYMUX_8195,
      CE => sdft_s1_re_8_CEINV_8174,
      CLK => sdft_s1_re_8_CLKINV_8175,
      SET => GND,
      RST => GND,
      O => sdft_s1_re_9_4333
    );
  sdft_Msub_re64_sub0000_Madd_lut_22_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X53Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_re64_mult0000(22),
      ADR2 => VCC,
      ADR3 => sdft_re64_mult0001(22),
      O => sdft_Msub_re64_sub0000_Madd_lut(22)
    );
  sdft_Msub_re64_sub0000_Madd_lut_24_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X53Y68"
    )
    port map (
      ADR0 => sdft_re64_mult0000(24),
      ADR1 => sdft_re64_mult0001(24),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Msub_re64_sub0000_Madd_lut(24)
    );
  sdft_s1_re_6 : X_FF
    generic map(
      LOC => "SLICE_X53Y67",
      INIT => '0'
    )
    port map (
      I => sdft_s1_re_6_DXMUX_8159,
      CE => sdft_s1_re_6_CEINV_8121,
      CLK => sdft_s1_re_6_CLKINV_8122,
      SET => GND,
      RST => GND,
      O => sdft_s1_re_6_4327
    );
  sdft_Msub_re64_sub0000_Madd_lut_28_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X53Y70"
    )
    port map (
      ADR0 => sdft_re64_mult0001(28),
      ADR1 => sdft_re64_mult0000(28),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Msub_re64_sub0000_Madd_lut(28)
    );
  sdft_Msub_re64_sub0000_Madd_lut_31_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X53Y71"
    )
    port map (
      ADR0 => sdft_re64_mult0000(31),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_re64_mult0001(31),
      O => sdft_Msub_re64_sub0000_Madd_lut(31)
    );
  sdft_s1_re_14 : X_FF
    generic map(
      LOC => "SLICE_X53Y71",
      INIT => '0'
    )
    port map (
      I => sdft_s1_re_14_DXMUX_8371,
      CE => sdft_s1_re_14_CEINV_8333,
      CLK => sdft_s1_re_14_CLKINV_8334,
      SET => GND,
      RST => GND,
      O => sdft_s1_re_14_4347
    );
  sdft_s1_re_12 : X_FF
    generic map(
      LOC => "SLICE_X53Y70",
      INIT => '0'
    )
    port map (
      I => sdft_s1_re_12_DXMUX_8318,
      CE => sdft_s1_re_12_CEINV_8280,
      CLK => sdft_s1_re_12_CLKINV_8281,
      SET => GND,
      RST => GND,
      O => sdft_s1_re_12_4342
    );
  sdft_s1_re_15 : X_FF
    generic map(
      LOC => "SLICE_X53Y71",
      INIT => '0'
    )
    port map (
      I => sdft_s1_re_14_DYMUX_8354,
      CE => sdft_s1_re_14_CEINV_8333,
      CLK => sdft_s1_re_14_CLKINV_8334,
      SET => GND,
      RST => GND,
      O => sdft_s1_re_15_4348
    );
  sdft_Msub_re64_sub0000_Madd_lut_29_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X53Y70"
    )
    port map (
      ADR0 => sdft_re64_mult0000(29),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_re64_mult0001(29),
      O => sdft_Msub_re64_sub0000_Madd_lut(29)
    );
  sdft_Msub_re64_sub0000_Madd_lut_33_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X53Y72"
    )
    port map (
      ADR0 => sdft_re64_mult0000(33),
      ADR1 => sdft_re64_mult0001(33),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Msub_re64_sub0000_Madd_lut(33)
    );
  sdft_Msub_re64_sub0000_Madd_lut_30_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X53Y71"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_re64_mult0000(30),
      ADR2 => VCC,
      ADR3 => sdft_re64_mult0001(30),
      O => sdft_Msub_re64_sub0000_Madd_lut(30)
    );
  sdft_s1_re_13 : X_FF
    generic map(
      LOC => "SLICE_X53Y70",
      INIT => '0'
    )
    port map (
      I => sdft_s1_re_12_DYMUX_8301,
      CE => sdft_s1_re_12_CEINV_8280,
      CLK => sdft_s1_re_12_CLKINV_8281,
      SET => GND,
      RST => GND,
      O => sdft_s1_re_13_4343
    );
  sdft_s1_re_10 : X_FF
    generic map(
      LOC => "SLICE_X53Y69",
      INIT => '0'
    )
    port map (
      I => sdft_s1_re_10_DXMUX_8265,
      CE => sdft_s1_re_10_CEINV_8227,
      CLK => sdft_s1_re_10_CLKINV_8228,
      SET => GND,
      RST => GND,
      O => sdft_s1_re_10_4337
    );
  sdft_Msub_re64_sub0000_Madd_lut_36_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X53Y74"
    )
    port map (
      ADR0 => sdft_re64_mult0000(36),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_re64_mult0001(36),
      O => sdft_Msub_re64_sub0000_Madd_lut(36)
    );
  sdft_Msub_re64_sub0000_Madd_lut_37_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X53Y74"
    )
    port map (
      ADR0 => sdft_re64_mult0000(37),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_re64_mult0001(37),
      O => sdft_Msub_re64_sub0000_Madd_lut(37)
    );
  sdft_Msub_re64_sub0000_Madd_lut_35_Q : X_LUT4
    generic map(
      INIT => X"AA55",
      LOC => "SLICE_X53Y73"
    )
    port map (
      ADR0 => sdft_re64_mult0000(35),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_re64_mult0001(35),
      O => sdft_Msub_re64_sub0000_Madd_lut(35)
    );
  sdft_Msub_re64_sub0000_Madd_lut_32_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X53Y72"
    )
    port map (
      ADR0 => sdft_re64_mult0001(32),
      ADR1 => sdft_re64_mult0000(32),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Msub_re64_sub0000_Madd_lut(32)
    );
  sdft_Msub_re64_sub0000_Madd_lut_34_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X53Y73"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_re64_mult0000(34),
      ADR2 => VCC,
      ADR3 => sdft_re64_mult0001(34),
      O => sdft_Msub_re64_sub0000_Madd_lut(34)
    );
  sdft_Msub_re64_sub0000_Madd_lut_40_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X53Y76"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_re64_mult0000(40),
      ADR2 => VCC,
      ADR3 => sdft_re64_mult0001(40),
      O => sdft_Msub_re64_sub0000_Madd_lut(40)
    );
  sdft_Msub_re64_sub0000_Madd_lut_43_Q : X_LUT4
    generic map(
      INIT => X"A5A5",
      LOC => "SLICE_X53Y77"
    )
    port map (
      ADR0 => sdft_re64_mult0000(43),
      ADR1 => VCC,
      ADR2 => sdft_re64_mult0001(43),
      ADR3 => VCC,
      O => sdft_Msub_re64_sub0000_Madd_lut(43)
    );
  sdft_Msub_re64_sub0000_Madd_lut_42_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X53Y77"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_re64_mult0000(42),
      ADR2 => VCC,
      ADR3 => sdft_re64_mult0001(42),
      O => sdft_Msub_re64_sub0000_Madd_lut(42)
    );
  sdft_Msub_re64_sub0000_Madd_lut_39_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X53Y75"
    )
    port map (
      ADR0 => sdft_re64_mult0000(39),
      ADR1 => sdft_re64_mult0001(39),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Msub_re64_sub0000_Madd_lut(39)
    );
  sdft_Msub_re64_sub0000_Madd_lut_38_Q : X_LUT4
    generic map(
      INIT => X"CC33",
      LOC => "SLICE_X53Y75"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_re64_mult0000(38),
      ADR2 => VCC,
      ADR3 => sdft_re64_mult0001(38),
      O => sdft_Msub_re64_sub0000_Madd_lut(38)
    );
  sdft_Msub_re64_sub0000_Madd_lut_41_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X53Y76"
    )
    port map (
      ADR0 => sdft_re64_mult0000(41),
      ADR1 => sdft_re64_mult0001(41),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Msub_re64_sub0000_Madd_lut(41)
    );
  sdft_Msub_re64_sub0000_Madd_lut_45_Q : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X53Y78"
    )
    port map (
      ADR0 => sdft_re64_mult0000(45),
      ADR1 => sdft_re64_mult0001(45),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Msub_re64_sub0000_Madd_lut(45)
    );
  sdft_Mmult_im64_mult0001_submult_00_Madd_lut_20_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X43Y43"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_3,
      ADR1 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_20,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(20)
    );
  sdft_Mmult_im64_mult0001_submult_00_Madd_lut_19_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X43Y43"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_2,
      ADR1 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_19,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(19)
    );
  sdft_Mmult_im64_mult0001_submult_00_Madd_lut_21_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X43Y44"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_21,
      ADR1 => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_4,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(21)
    );
  sdft_Mmult_im64_mult0001_submult_00_Madd_lut_17_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X43Y42"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_0,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_17,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(17)
    );
  sdft_Mmult_im64_mult0001_submult_00_Madd_lut_22_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X43Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_5,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_22,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(22)
    );
  sdft_Mmult_im64_mult0001_submult_00_Madd_lut_18_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X43Y42"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_1,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_18,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(18)
    );
  sdft_Mmult_im64_mult0001_submult_00_Madd_lut_24_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X43Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_7,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_24,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(24)
    );
  sdft_Mmult_im64_mult0001_submult_00_Madd_lut_26_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X43Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_9,
      ADR2 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_26,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(26)
    );
  sdft_Mmult_im64_mult0001_submult_00_Madd_lut_23_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X43Y45"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_6,
      ADR1 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_23,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(23)
    );
  sdft_Mmult_im64_mult0001_submult_00_Madd_lut_28_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X43Y47"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_11,
      ADR1 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_28,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(28)
    );
  sdft_Mmult_im64_mult0001_submult_00_Madd_lut_25_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X43Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_8,
      ADR2 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_25,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(25)
    );
  sdft_Mmult_im64_mult0001_submult_00_Madd_lut_27_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X43Y47"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_10,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_27,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(27)
    );
  sdft_Mmult_im64_mult0001_submult_00_Madd_lut_29_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X43Y48"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_29,
      ADR1 => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_12,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(29)
    );
  sdft_Mmult_im64_mult0001_submult_00_Madd_lut_31_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X43Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_14,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_31,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(31)
    );
  sdft_Mmult_im64_mult0001_submult_00_Madd_lut_32_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X43Y49"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_15,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_32,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(32)
    );
  sdft_Mmult_im64_mult0001_submult_00_Madd_lut_33_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X43Y50"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_16,
      ADR1 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_33,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(33)
    );
  sdft_Mmult_im64_mult0001_submult_00_Madd_lut_30_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X43Y48"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_13,
      ADR1 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_30,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(30)
    );
  sdft_Mmult_im64_mult0001_submult_00_Madd_lut_34_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X43Y50"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_34,
      ADR1 => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_17,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(34)
    );
  sdft_Mmult_im64_mult0001_submult_00_Madd_lut_40_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X43Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_23,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_35,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(40)
    );
  sdft_Mmult_im64_mult0001_submult_00_Madd_lut_36_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X43Y51"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_19,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_35,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(36)
    );
  sdft_Mmult_im64_mult0001_submult_00_Madd_lut_38_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X43Y52"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_21,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_35,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(38)
    );
  sdft_Mmult_im64_mult0001_submult_00_Madd_lut_35_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X43Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_18,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_35,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(35)
    );
  sdft_Mmult_im64_mult0001_submult_00_Madd_lut_37_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X43Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_20,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_35,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(37)
    );
  sdft_Mmult_im64_mult0001_submult_00_Madd_lut_47_Q : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X43Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_35,
      ADR3 => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_30,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(47)
    );
  sdft_Mmult_im64_mult0001_submult_00_Madd_lut_46_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X43Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_29,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_35,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(46)
    );
  sdft_Mmult_im64_mult0001_submult_00_Madd_lut_43_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X43Y55"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_26,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_35,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(43)
    );
  sdft_Mmult_im64_mult0001_submult_00_Madd_lut_42_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X43Y54"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_25,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_35,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(42)
    );
  sdft_Mmult_im64_mult0001_submult_00_Madd_lut_41_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X43Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_24,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_35,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(41)
    );
  sdft_Mmult_im64_mult0001_submult_00_Madd_lut_44_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X43Y55"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_27,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_35,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(44)
    );
  sdft_Mmult_im64_mult0001_submult_00_Madd_lut_39_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X43Y53"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_22,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_35,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(39)
    );
  sdft_Mmult_re64_mult0000_submult_00_Madd_lut_28_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X55Y76"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_11,
      ADR2 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_28,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(28)
    );
  sdft_Mmult_re64_mult0000_submult_00_Madd_lut_27_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y76"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_27,
      ADR1 => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_10,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(27)
    );
  sdft_Mmult_re64_mult0000_submult_00_Madd_lut_30_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X55Y77"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_13,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_30,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(30)
    );
  sdft_Mmult_re64_mult0000_submult_00_Madd_lut_29_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y77"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_12,
      ADR1 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_29,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(29)
    );
  sdft_Mmult_re64_mult0000_submult_00_Madd_lut_26_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X55Y75"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_9,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_26,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(26)
    );
  sdft_Mmult_re64_mult0000_submult_00_Madd_lut_25_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X55Y75"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_8,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_25,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(25)
    );
  sdft_Mmult_re64_mult0000_submult_00_Madd_lut_33_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y79"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_16,
      ADR1 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_33,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(33)
    );
  sdft_Mmult_re64_mult0000_submult_00_Madd_lut_32_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X55Y78"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_15,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_32,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(32)
    );
  sdft_Mmult_re64_mult0000_submult_00_Madd_lut_31_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X55Y78"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_14,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_31,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(31)
    );
  sdft_Mmult_re64_mult0000_submult_00_Madd_lut_34_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y79"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_17,
      ADR1 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_34,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(34)
    );
  sdft_Mmult_re64_mult0000_submult_00_Madd_lut_36_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y80"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_35,
      ADR1 => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_19,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(36)
    );
  sdft_Mmult_re64_mult0000_submult_00_Madd_lut_42_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y83"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_25,
      ADR1 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_35,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(42)
    );
  sdft_Mmult_re64_mult0000_submult_00_Madd_lut_35_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y80"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_35,
      ADR1 => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_18,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(35)
    );
  sdft_Mmult_re64_mult0000_submult_00_Madd_lut_39_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y82"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_22,
      ADR1 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_35,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(39)
    );
  sdft_Mmult_re64_mult0000_submult_00_Madd_lut_38_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y81"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_35,
      ADR1 => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_21,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(38)
    );
  sdft_Mmult_re64_mult0000_submult_00_Madd_lut_37_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y81"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_35,
      ADR1 => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_20,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(37)
    );
  sdft_Mmult_re64_mult0000_submult_00_Madd_lut_40_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X55Y82"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_35,
      ADR1 => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_23,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(40)
    );
  sdft_Mmult_re64_mult0000_submult_00_Madd_lut_45_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X55Y85"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_28,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_35,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(45)
    );
  sdft_Mmult_re64_mult0000_submult_00_Madd_lut_47_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X55Y86"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_35,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_30,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(47)
    );
  sdft_Mmult_re64_mult0000_submult_00_Madd_lut_43_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X55Y84"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_26,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_35,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(43)
    );
  sdft_Mmult_re64_mult0000_submult_00_Madd_lut_46_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X55Y85"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_29,
      ADR2 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_35,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(46)
    );
  sdft_Mmult_re64_mult0000_submult_00_Madd_lut_41_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X55Y83"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_24,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_35,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(41)
    );
  sdft_Mmult_re64_mult0000_submult_00_Madd_lut_44_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X55Y84"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0000_submult_01_P_to_Adder_B_27,
      ADR2 => sdft_Mmult_re64_mult0000_submult_0_P_to_Adder_A_35,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0000_submult_00_Madd_lut(44)
    );
  sdft_Mmult_im64_mult0001_submult_00_Madd_lut_45_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X43Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0001_submult_01_P_to_Adder_B_28,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0001_submult_0_P_to_Adder_A_35,
      O => sdft_Mmult_im64_mult0001_submult_00_Madd_lut(45)
    );
  sdft_Mmult_im64_mult0001_submult_10_Madd_lut_20_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X54Y46"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_3,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_20,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(20)
    );
  sdft_Mmult_im64_mult0001_submult_10_Madd_lut_22_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X54Y47"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_5,
      ADR1 => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_22,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(22)
    );
  sdft_Mmult_im64_mult0001_submult_10_Madd_lut_19_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X54Y46"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_2,
      ADR1 => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_19,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(19)
    );
  sdft_Mmult_im64_mult0001_submult_10_Madd_lut_18_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X54Y45"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_1,
      ADR2 => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_18,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(18)
    );
  sdft_Mmult_im64_mult0001_submult_10_Madd_lut_21_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X54Y47"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_4,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_21,
      O => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(21)
    );
  sdft_Mmult_im64_mult0001_submult_10_Madd_lut_17_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X54Y45"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_17,
      ADR1 => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(17)
    );
  sdft_Mmult_im64_mult0001_submult_10_Madd_lut_24_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X54Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_7,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_24,
      O => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(24)
    );
  sdft_Mmult_im64_mult0001_submult_10_Madd_lut_23_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X54Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_6,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_23,
      O => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(23)
    );
  sdft_Mmult_im64_mult0001_submult_10_Madd_lut_25_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X54Y49"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_8,
      ADR1 => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_25,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(25)
    );
  sdft_Mmult_im64_mult0001_submult_10_Madd_lut_26_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X54Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_9,
      ADR2 => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_26,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(26)
    );
  sdft_Mmult_im64_mult0001_submult_10_Madd_lut_28_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X54Y50"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_28,
      ADR1 => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_11,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(28)
    );
  sdft_Mmult_im64_mult0001_submult_10_Madd_lut_27_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X54Y50"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_10,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_27,
      O => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(27)
    );
  sdft_Mmult_re64_mult0001_submult_10_Madd_lut_19_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X47Y68"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_2,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_19,
      O => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(19)
    );
  sdft_Mmult_re64_mult0001_submult_10_Madd_lut_18_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X47Y67"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_1,
      ADR2 => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_18,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(18)
    );
  sdft_Mmult_re64_mult0001_submult_10_Madd_lut_22_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X47Y69"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_5,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_22,
      O => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(22)
    );
  sdft_Mmult_im64_mult0001_submult_10_Madd_lut_29_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X54Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_12,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_29,
      O => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(29)
    );
  sdft_Mmult_re64_mult0001_submult_10_Madd_lut_20_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X47Y68"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_3,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_20,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(20)
    );
  sdft_Mmult_im64_mult0001_submult_10_Madd_lut_30_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X54Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0001_submult_11_P_to_Adder_B_13,
      ADR2 => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_30,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult0001_submult_10_Madd_lut(30)
    );
  sdft_Mmult_re64_mult0001_submult_10_Madd_lut_17_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X47Y67"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_0,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_17,
      O => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(17)
    );
  sdft_Mmult_re64_mult0001_submult_10_Madd_lut_28_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X47Y72"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_11,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_28,
      O => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(28)
    );
  sdft_Mmult_re64_mult0001_submult_10_Madd_lut_21_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X47Y69"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_4,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_21,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(21)
    );
  sdft_Mmult_re64_mult0001_submult_10_Madd_lut_23_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X47Y70"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_6,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_23,
      O => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(23)
    );
  sdft_Mmult_re64_mult0001_submult_10_Madd_lut_25_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X47Y71"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_8,
      ADR2 => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_25,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(25)
    );
  sdft_Mmult_re64_mult0001_submult_10_Madd_lut_24_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X47Y70"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_7,
      ADR1 => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_24,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(24)
    );
  sdft_Mmult_re64_mult0001_submult_10_Madd_lut_26_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X47Y71"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_9,
      ADR1 => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_26,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(26)
    );
  sdft_Mmult_im64_mult00010_Madd_lut_18_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X44Y42"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_1,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_im64_mult0001_submult_0_18,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00010_Madd_lut(18)
    );
  sdft_Mmult_re64_mult0001_submult_10_Madd_lut_27_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X47Y72"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_10,
      ADR2 => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_27,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(27)
    );
  sdft_Mmult_re64_mult0001_submult_10_Madd_lut_30_Q : X_LUT4
    generic map(
      INIT => X"0FF0",
      LOC => "SLICE_X47Y73"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_30,
      ADR3 => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_13,
      O => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(30)
    );
  sdft_Mmult_re64_mult0001_submult_10_Madd_lut_29_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X47Y73"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0001_submult_11_P_to_Adder_B_12,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_29,
      O => sdft_Mmult_re64_mult0001_submult_10_Madd_lut(29)
    );
  sdft_Mmult_im64_mult00010_Madd_lut_17_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X44Y42"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_0,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_im64_mult0001_submult_0_17,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00010_Madd_lut(17)
    );
  sdft_Mmult_im64_mult00010_Madd_lut_20_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X44Y43"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_3,
      ADR1 => sdft_Mmult_im64_mult0001_submult_0_20,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00010_Madd_lut(20)
    );
  sdft_Mmult_im64_mult00010_Madd_lut_19_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X44Y43"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_2,
      ADR1 => sdft_Mmult_im64_mult0001_submult_0_19,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00010_Madd_lut(19)
    );
  sdft_Mmult_im64_mult00010_Madd_lut_23_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X44Y45"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_6,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0001_submult_0_23,
      O => sdft_Mmult_im64_mult00010_Madd_lut(23)
    );
  sdft_Mmult_im64_mult00010_Madd_lut_26_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X44Y46"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_9,
      ADR2 => sdft_Mmult_im64_mult0001_submult_0_26,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00010_Madd_lut(26)
    );
  sdft_Mmult_im64_mult00010_Madd_lut_21_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X44Y44"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_4,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_im64_mult0001_submult_0_21,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00010_Madd_lut(21)
    );
  sdft_Mmult_im64_mult00010_Madd_lut_22_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X44Y44"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_5,
      ADR2 => sdft_Mmult_im64_mult0001_submult_0_22,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00010_Madd_lut(22)
    );
  sdft_Mmult_im64_mult00010_Madd_lut_24_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X44Y45"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_7,
      ADR1 => sdft_Mmult_im64_mult0001_submult_0_24,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00010_Madd_lut(24)
    );
  sdft_Mmult_im64_mult00010_Madd_lut_29_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X44Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_12,
      ADR2 => sdft_Mmult_im64_mult0001_submult_0_29,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00010_Madd_lut(29)
    );
  sdft_Mmult_im64_mult00010_Madd_lut_28_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X44Y47"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_11,
      ADR1 => sdft_Mmult_im64_mult0001_submult_0_28,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00010_Madd_lut(28)
    );
  sdft_Mmult_im64_mult00010_Madd_lut_25_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X44Y46"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_8,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_im64_mult0001_submult_0_25,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00010_Madd_lut(25)
    );
  sdft_Mmult_im64_mult00010_Madd_lut_27_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X44Y47"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_10,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0001_submult_0_27,
      O => sdft_Mmult_im64_mult00010_Madd_lut(27)
    );
  sdft_Mmult_im64_mult00010_Madd_lut_30_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X44Y48"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_13,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0001_submult_0_30,
      O => sdft_Mmult_im64_mult00010_Madd_lut(30)
    );
  sdft_Mmult_im64_mult00010_Madd_lut_32_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X44Y49"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_15,
      ADR1 => sdft_Mmult_im64_mult0001_submult_0_32,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00010_Madd_lut(32)
    );
  sdft_Mmult_im64_mult00010_Madd_lut_31_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X44Y49"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_14,
      ADR1 => sdft_Mmult_im64_mult0001_submult_0_31,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00010_Madd_lut(31)
    );
  sdft_Mmult_im64_mult00010_Madd_lut_35_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X44Y51"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0001_submult_1_18,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0001_submult_0_35,
      O => sdft_Mmult_im64_mult00010_Madd_lut(35)
    );
  sdft_Mmult_im64_mult00010_Madd_lut_34_Q : X_LUT4
    generic map(
      INIT => X"55AA",
      LOC => "SLICE_X44Y50"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_1_17,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0001_submult_0_34,
      O => sdft_Mmult_im64_mult00010_Madd_lut(34)
    );
  sdft_Mmult_im64_mult00010_Madd_lut_36_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X44Y51"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_1_19,
      ADR1 => sdft_Mmult_im64_mult0001_submult_0_36,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00010_Madd_lut(36)
    );
  sdft_Mmult_im64_mult00010_Madd_lut_33_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X44Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0001_submult_1_P_to_Adder_A_16,
      ADR2 => sdft_Mmult_im64_mult0001_submult_0_33,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00010_Madd_lut(33)
    );
  sdft_Mmult_im64_mult00010_Madd_lut_42_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X44Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0001_submult_1_25,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0001_submult_0_42,
      O => sdft_Mmult_im64_mult00010_Madd_lut(42)
    );
  sdft_Mmult_im64_mult00010_Madd_lut_40_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X44Y53"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_1_23,
      ADR1 => sdft_Mmult_im64_mult0001_submult_0_40,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00010_Madd_lut(40)
    );
  sdft_Mmult_im64_mult00010_Madd_lut_39_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X44Y53"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0001_submult_1_22,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0001_submult_0_39,
      O => sdft_Mmult_im64_mult00010_Madd_lut(39)
    );
  sdft_Mmult_im64_mult00010_Madd_lut_38_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X44Y52"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_1_21,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_im64_mult0001_submult_0_38,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00010_Madd_lut(38)
    );
  sdft_Mmult_im64_mult00010_Madd_lut_37_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X44Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0001_submult_1_20,
      ADR2 => sdft_Mmult_im64_mult0001_submult_0_37,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00010_Madd_lut(37)
    );
  sdft_Mmult_im64_mult00010_Madd_lut_41_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X44Y54"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0001_submult_1_24,
      ADR2 => sdft_Mmult_im64_mult0001_submult_0_41,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00010_Madd_lut(41)
    );
  sdft_Mmult_im64_mult00010_Madd_lut_45_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X44Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0001_submult_1_28,
      ADR2 => sdft_Mmult_im64_mult0001_submult_0_45,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00010_Madd_lut(45)
    );
  sdft_Mmult_im64_mult00010_Madd_lut_47_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X44Y57"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0001_submult_0_47,
      ADR2 => sdft_Mmult_im64_mult0001_submult_1_30,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00010_Madd_lut(47)
    );
  sdft_Mmult_im64_mult00010_Madd_lut_44_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X44Y55"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_0_44,
      ADR1 => sdft_Mmult_im64_mult0001_submult_1_27,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00010_Madd_lut(44)
    );
  sdft_Mmult_im64_mult00010_Madd_lut_46_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X44Y56"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0001_submult_1_29,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_im64_mult0001_submult_0_46,
      O => sdft_Mmult_im64_mult00010_Madd_lut(46)
    );
  sdft_Mmult_im64_mult00010_Madd_lut_43_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X44Y55"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0001_submult_1_26,
      ADR1 => sdft_Mmult_im64_mult0001_submult_0_43,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00010_Madd_lut(43)
    );
  data_13_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD29",
      PATHPULSE => 798 ps
    )
    port map (
      I => data_13_INBUF,
      O => data_13_IBUF_4067
    );
  data_8_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD38",
      PATHPULSE => 798 ps
    )
    port map (
      I => data_8_INBUF,
      O => data_8_IBUF_4051
    );
  data_12_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD50",
      PATHPULSE => 798 ps
    )
    port map (
      I => data_12_INBUF,
      O => data_12_IBUF_4065
    );
  data_14_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD27",
      PATHPULSE => 798 ps
    )
    port map (
      I => data_14_INBUF,
      O => data_14_IBUF_4072
    );
  data_11_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD31",
      PATHPULSE => 798 ps
    )
    port map (
      I => data_11_INBUF,
      O => data_11_IBUF_4060
    );
  data_10_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD32",
      PATHPULSE => 798 ps
    )
    port map (
      I => data_10_INBUF,
      O => data_10_IBUF_4058
    );
  data_9_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD37",
      PATHPULSE => 798 ps
    )
    port map (
      I => data_9_INBUF,
      O => data_9_IBUF_4053
    );
  data_15_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD26",
      PATHPULSE => 798 ps
    )
    port map (
      I => data_15_INBUF,
      O => data_15_IBUF_4074
    );
  enable_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD146",
      PATHPULSE => 798 ps
    )
    port map (
      I => enable_INBUF,
      O => enable_IBUF1
    );
  sdft_counter_or00001 : X_LUT4
    generic map(
      INIT => X"DD55",
      LOC => "SLICE_X28Y76"
    )
    port map (
      ADR0 => enable_IBUF1,
      ADR1 => sdft_counter_cmp_eq000011,
      ADR2 => VCC,
      ADR3 => sdft_counter_cmp_eq00004_5082,
      O => sdft_counter_or0000
    );
  sdft_done_or00001 : X_LUT4
    generic map(
      INIT => X"7F7F",
      LOC => "SLICE_X28Y79"
    )
    port map (
      ADR0 => sdft_counter_cmp_eq000011,
      ADR1 => enable_IBUF1,
      ADR2 => sdft_counter_cmp_eq00004_5082,
      ADR3 => VCC,
      O => sdft_done_not0001_inv
    );
  sdft_done : X_SFF
    generic map(
      LOC => "SLICE_X28Y83",
      INIT => '0'
    )
    port map (
      I => sdft_done_DYMUX_15899,
      CE => VCC,
      CLK => sdft_done_CLKINV_15896,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => sdft_done_SRINV_15897,
      O => sdft_done_4933
    );
  sdft_counter_cmp_eq00004 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X28Y79"
    )
    port map (
      ADR0 => sdft_counter(2),
      ADR1 => sdft_counter(7),
      ADR2 => sdft_counter(6),
      ADR3 => sdft_counter(3),
      O => sdft_counter_cmp_eq00004_pack_1
    );
  sdft_counter_cmp_eq0000111 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X28Y78"
    )
    port map (
      ADR0 => sdft_counter(5),
      ADR1 => sdft_counter(4),
      ADR2 => sdft_counter(0),
      ADR3 => sdft_counter(1),
      O => sdft_counter_cmp_eq0000111_15876
    );
  sdft_Mmult_im64_mult00000_Madd_lut_29_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X48Y45"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_12,
      ADR1 => sdft_Mmult_im64_mult0000_submult_0_29,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00000_Madd_lut(29)
    );
  sdft_Mmult_im64_mult00000_Madd_lut_32_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X48Y46"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_15,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_im64_mult0000_submult_0_32,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00000_Madd_lut(32)
    );
  sdft_Mmult_im64_mult00000_Madd_lut_36_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X48Y48"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0000_submult_1_19,
      ADR2 => sdft_Mmult_im64_mult0000_submult_0_36,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00000_Madd_lut(36)
    );
  sdft_Mmult_im64_mult00000_Madd_lut_31_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X48Y46"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_0_31,
      ADR1 => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_14,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00000_Madd_lut(31)
    );
  sdft_Mmult_im64_mult00000_Madd_lut_33_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X48Y47"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_1_P_to_Adder_A_16,
      ADR1 => sdft_Mmult_im64_mult0000_submult_0_33,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00000_Madd_lut(33)
    );
  sdft_Mmult_im64_mult00000_Madd_lut_34_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X48Y47"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_0_34,
      ADR1 => sdft_Mmult_im64_mult0000_submult_1_17,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00000_Madd_lut(34)
    );
  sdft_Mmult_im64_mult00000_Madd_lut_40_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X48Y50"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0000_submult_1_23,
      ADR2 => sdft_Mmult_im64_mult0000_submult_0_40,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00000_Madd_lut(40)
    );
  sdft_Mmult_im64_mult00000_Madd_lut_38_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X48Y49"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0000_submult_1_21,
      ADR2 => sdft_Mmult_im64_mult0000_submult_0_38,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00000_Madd_lut(38)
    );
  sdft_Mmult_im64_mult00000_Madd_lut_35_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X48Y48"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_0_35,
      ADR1 => sdft_Mmult_im64_mult0000_submult_1_18,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00000_Madd_lut(35)
    );
  sdft_Mmult_im64_mult00000_Madd_lut_39_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X48Y50"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_1_22,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_im64_mult0000_submult_0_39,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00000_Madd_lut(39)
    );
  sdft_Mmult_im64_mult00000_Madd_lut_37_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X48Y49"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_1_20,
      ADR1 => sdft_Mmult_im64_mult0000_submult_0_37,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00000_Madd_lut(37)
    );
  sdft_Mmult_im64_mult00000_Madd_lut_44_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X48Y52"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_im64_mult0000_submult_1_27,
      ADR2 => sdft_Mmult_im64_mult0000_submult_0_44,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00000_Madd_lut(44)
    );
  sdft_Mmult_im64_mult00000_Madd_lut_41_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X48Y51"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_1_24,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_im64_mult0000_submult_0_41,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00000_Madd_lut(41)
    );
  sdft_Mmult_im64_mult00000_Madd_lut_46_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X48Y53"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_0_46,
      ADR1 => sdft_Mmult_im64_mult0000_submult_1_29,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00000_Madd_lut(46)
    );
  sdft_Mmult_im64_mult00000_Madd_lut_42_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X48Y51"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_0_42,
      ADR1 => sdft_Mmult_im64_mult0000_submult_1_25,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00000_Madd_lut(42)
    );
  sdft_Mmult_im64_mult00000_Madd_lut_45_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X48Y53"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_1_28,
      ADR1 => sdft_Mmult_im64_mult0000_submult_0_45,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00000_Madd_lut(45)
    );
  sdft_Mmult_im64_mult00000_Madd_lut_43_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X48Y52"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_1_26,
      ADR1 => sdft_Mmult_im64_mult0000_submult_0_43,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00000_Madd_lut(43)
    );
  sdft_Mmult_re64_mult00010_Madd_lut_22_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X50Y68"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_0_22,
      ADR1 => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00010_Madd_lut(22)
    );
  sdft_Mmult_im64_mult00000_Madd_lut_47_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X48Y54"
    )
    port map (
      ADR0 => sdft_Mmult_im64_mult0000_submult_0_47,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_im64_mult0000_submult_1_30,
      ADR3 => VCC,
      O => sdft_Mmult_im64_mult00000_Madd_lut(47)
    );
  sdft_Mmult_re64_mult00010_Madd_lut_18_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X50Y66"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_0_18,
      ADR1 => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00010_Madd_lut(18)
    );
  sdft_Mmult_re64_mult00010_Madd_lut_17_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X50Y66"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_0,
      ADR1 => sdft_Mmult_re64_mult0001_submult_0_17,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00010_Madd_lut(17)
    );
  sdft_Mmult_re64_mult00010_Madd_lut_19_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X50Y67"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_2,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_re64_mult0001_submult_0_19,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00010_Madd_lut(19)
    );
  sdft_Mmult_re64_mult00010_Madd_lut_20_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X50Y67"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_0_20,
      ADR1 => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_3,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00010_Madd_lut(20)
    );
  sdft_Mmult_re64_mult00010_Madd_lut_23_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X50Y69"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_6,
      ADR2 => sdft_Mmult_re64_mult0001_submult_0_23,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00010_Madd_lut(23)
    );
  sdft_Mmult_re64_mult00010_Madd_lut_28_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X50Y71"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_0_28,
      ADR1 => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_11,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00010_Madd_lut(28)
    );
  sdft_Mmult_re64_mult00010_Madd_lut_21_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X50Y68"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_4,
      ADR1 => sdft_Mmult_re64_mult0001_submult_0_21,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00010_Madd_lut(21)
    );
  sdft_Mmult_re64_mult00010_Madd_lut_26_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X50Y70"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_9,
      ADR1 => sdft_Mmult_re64_mult0001_submult_0_26,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00010_Madd_lut(26)
    );
  sdft_Mmult_re64_mult00010_Madd_lut_25_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X50Y70"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_8,
      ADR1 => sdft_Mmult_re64_mult0001_submult_0_25,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00010_Madd_lut(25)
    );
  sdft_Mmult_re64_mult00010_Madd_lut_24_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X50Y69"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_0_24,
      ADR1 => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_7,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00010_Madd_lut(24)
    );
  sdft_Mmult_re64_mult00010_Madd_lut_27_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X50Y71"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_10,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_re64_mult0001_submult_0_27,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00010_Madd_lut(27)
    );
  sdft_Mmult_re64_mult00010_Madd_lut_32_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X50Y73"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_0_32,
      ADR1 => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_15,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00010_Madd_lut(32)
    );
  sdft_Mmult_re64_mult00010_Madd_lut_31_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X50Y73"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_14,
      ADR2 => sdft_Mmult_re64_mult0001_submult_0_31,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00010_Madd_lut(31)
    );
  sdft_Mmult_re64_mult00010_Madd_lut_29_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X50Y72"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_12,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_re64_mult0001_submult_0_29,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00010_Madd_lut(29)
    );
  sdft_Mmult_re64_mult00010_Madd_lut_34_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X50Y74"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0001_submult_1_17,
      ADR2 => sdft_Mmult_re64_mult0001_submult_0_34,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00010_Madd_lut(34)
    );
  sdft_Mmult_re64_mult00010_Madd_lut_30_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X50Y72"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_0_30,
      ADR1 => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_13,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00010_Madd_lut(30)
    );
  sdft_Mmult_re64_mult00010_Madd_lut_35_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X50Y75"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_1_18,
      ADR1 => sdft_Mmult_re64_mult0001_submult_0_35,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00010_Madd_lut(35)
    );
  sdft_Mmult_re64_mult00010_Madd_lut_36_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X50Y75"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0001_submult_1_19,
      ADR2 => sdft_Mmult_re64_mult0001_submult_0_36,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00010_Madd_lut(36)
    );
  sdft_Mmult_re64_mult00010_Madd_lut_37_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X50Y76"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0001_submult_1_20,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0001_submult_0_37,
      O => sdft_Mmult_re64_mult00010_Madd_lut(37)
    );
  sdft_Mmult_re64_mult00010_Madd_lut_40_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X50Y77"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0001_submult_1_23,
      ADR2 => sdft_Mmult_re64_mult0001_submult_0_40,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00010_Madd_lut(40)
    );
  sdft_Mmult_re64_mult00010_Madd_lut_38_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X50Y76"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0001_submult_1_21,
      ADR2 => sdft_Mmult_re64_mult0001_submult_0_38,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00010_Madd_lut(38)
    );
  sdft_Mmult_re64_mult00010_Madd_lut_33_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X50Y74"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0001_submult_1_P_to_Adder_A_16,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0001_submult_0_33,
      O => sdft_Mmult_re64_mult00010_Madd_lut(33)
    );
  sdft_Mmult_re64_mult00010_Madd_lut_42_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X50Y78"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0001_submult_1_25,
      ADR2 => sdft_Mmult_re64_mult0001_submult_0_42,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00010_Madd_lut(42)
    );
  sdft_Mmult_re64_mult00010_Madd_lut_39_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X50Y77"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_1_22,
      ADR1 => sdft_Mmult_re64_mult0001_submult_0_39,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00010_Madd_lut(39)
    );
  sdft_Mmult_re64_mult00010_Madd_lut_41_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X50Y78"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0001_submult_1_24,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0001_submult_0_41,
      O => sdft_Mmult_re64_mult00010_Madd_lut(41)
    );
  sdft_Mmult_re64_mult00010_Madd_lut_44_Q : X_LUT4
    generic map(
      INIT => X"3C3C",
      LOC => "SLICE_X50Y79"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0001_submult_1_27,
      ADR2 => sdft_Mmult_re64_mult0001_submult_0_44,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00010_Madd_lut(44)
    );
  sdft_Mmult_re64_mult00010_Madd_lut_43_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X50Y79"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_1_26,
      ADR1 => sdft_Mmult_re64_mult0001_submult_0_43,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00010_Madd_lut(43)
    );
  sdft_Mmult_re64_mult00010_Madd_lut_46_Q : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X50Y80"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_1_29,
      ADR1 => sdft_Mmult_re64_mult0001_submult_0_46,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00010_Madd_lut(46)
    );
  sdft_Mmult_re64_mult00010_Madd_lut_47_Q : X_LUT4
    generic map(
      INIT => X"5A5A",
      LOC => "SLICE_X50Y81"
    )
    port map (
      ADR0 => sdft_Mmult_re64_mult0001_submult_0_47,
      ADR1 => VCC,
      ADR2 => sdft_Mmult_re64_mult0001_submult_1_30,
      ADR3 => VCC,
      O => sdft_Mmult_re64_mult00010_Madd_lut(47)
    );
  sdft_Mmult_re64_mult00010_Madd_lut_45_Q : X_LUT4
    generic map(
      INIT => X"33CC",
      LOC => "SLICE_X50Y80"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_Mmult_re64_mult0001_submult_1_28,
      ADR2 => VCC,
      ADR3 => sdft_Mmult_re64_mult0001_submult_0_45,
      O => sdft_Mmult_re64_mult00010_Madd_lut(45)
    );
  data_7_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD35",
      PATHPULSE => 798 ps
    )
    port map (
      I => data_7_INBUF,
      O => data_7_IBUF_4046
    );
  data_6_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD39",
      PATHPULSE => 798 ps
    )
    port map (
      I => data_6_INBUF,
      O => data_6_IBUF_4044
    );
  data_3_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD46",
      PATHPULSE => 798 ps
    )
    port map (
      I => data_3_INBUF,
      O => data_3_IBUF_4032
    );
  data_0_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD40",
      PATHPULSE => 798 ps
    )
    port map (
      I => data_0_INBUF,
      O => data_0_IBUF_4023
    );
  data_5_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD42",
      PATHPULSE => 798 ps
    )
    port map (
      I => data_5_INBUF,
      O => data_5_IBUF_4039
    );
  data_2_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD53",
      PATHPULSE => 798 ps
    )
    port map (
      I => data_2_INBUF,
      O => data_2_IBUF_4030
    );
  data_1_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD52",
      PATHPULSE => 798 ps
    )
    port map (
      I => data_1_INBUF,
      O => data_1_IBUF_4025
    );
  data_4_IFF_IMUX : X_BUF
    generic map(
      LOC => "IPAD43",
      PATHPULSE => 798 ps
    )
    port map (
      I => data_4_INBUF,
      O => data_4_IBUF_4037
    );
  sdft_counter_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X29Y77"
    )
    port map (
      ADR0 => sdft_counter(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_counter_0_G
    );
  sdft_counter_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X29Y80"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_counter(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_counter_6_F
    );
  sdft_counter_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X29Y80"
    )
    port map (
      ADR0 => sdft_counter(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_counter_6_G
    );
  sdft_counter_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"F0F0",
      LOC => "SLICE_X29Y79"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => sdft_counter(4),
      ADR3 => VCC,
      O => sdft_counter_4_F
    );
  sdft_counter_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FF00",
      LOC => "SLICE_X29Y79"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => sdft_counter(5),
      O => sdft_counter_4_G
    );
  sdft_counter_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"CCCC",
      LOC => "SLICE_X29Y78"
    )
    port map (
      ADR0 => VCC,
      ADR1 => sdft_counter(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_counter_2_F
    );
  sdft_counter_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X29Y78"
    )
    port map (
      ADR0 => sdft_counter(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_counter_2_G
    );
  output_value_re_14_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD48",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_30_4076,
      O => output_value_re_14_O
    );
  output_value_re_12_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD45",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_28_4069,
      O => output_value_re_12_O
    );
  output_value_re_13_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD49",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_29_4070,
      O => output_value_re_13_O
    );
  output_value_re_10_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD44",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_26_4062,
      O => output_value_re_10_O
    );
  output_value_re_15_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD57",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_31_4077,
      O => output_value_re_15_O
    );
  output_value_re_11_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD110",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_27_4063,
      O => output_value_re_11_O
    );
  done_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD25",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_done_4933,
      O => done_O
    );
  output_value_re_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD86",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_18_4034,
      O => output_value_re_2_O
    );
  output_value_re_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD106",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_19_4035,
      O => output_value_re_3_O
    );
  output_value_re_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD111",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_22_4048,
      O => output_value_re_6_O
    );
  output_value_re_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD109",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_20_4041,
      O => output_value_re_4_O
    );
  output_value_re_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD82",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_16_4027,
      O => output_value_re_0_O
    );
  output_value_re_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD87",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_17_4028,
      O => output_value_re_1_O
    );
  output_value_re_7_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD90",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_23_4049,
      O => output_value_re_7_O
    );
  locked_out_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD24",
      PATHPULSE => 798 ps
    )
    port map (
      I => locked_out_OBUF_4934,
      O => locked_out_O
    );
  output_value_re_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD89",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_21_4042,
      O => output_value_re_5_O
    );
  output_value_re_9_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD123",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_25_4056,
      O => output_value_re_9_O
    );
  output_value_re_8_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD47",
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_24_4055,
      O => output_value_re_8_O
    );
  sdft_counter_cmp_eq000011_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X28Y78"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sdft_counter_cmp_eq000011_G
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_0_B_16_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_16_3972,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B(16)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_0_B_15_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_15_3966,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B(15)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_0_B_14_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_14_3965,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B(14)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_0_B_13_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_13_3959,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B(13)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_0_B_12_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_12_3958,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B(12)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_0_B_11_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_11_3952,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B(11)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_0_B_10_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_10_3951,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B(10)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_0_B_9_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_9_3945,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B(9)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_0_B_8_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_8_3944,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B(8)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_0_B_7_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_7_3938,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B(7)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_0_B_6_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_6_3937,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B(6)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_0_B_5_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_5_3931,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B(5)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_0_B_4_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_4_3930,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B(4)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_0_B_3_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_3_3924,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B(3)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_0_B_2_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_2_3923,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B(2)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_0_B_1_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_1_3917,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B(1)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_0_B_0_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_0_3916,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_0_B(0)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_1_B_17_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_31_4022,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(17)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_1_B_16_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_31_4022,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(16)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_1_B_15_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_31_4022,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(15)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_1_B_14_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_31_4022,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(14)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_1_B_13_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_30_4021,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(13)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_1_B_12_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_29_4015,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(12)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_1_B_11_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_28_4014,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(11)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_1_B_10_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_27_4008,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(10)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_1_B_9_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_26_4007,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(9)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_1_B_8_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_25_4001,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(8)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_1_B_7_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_24_4000,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(7)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_1_B_6_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_23_3994,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(6)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_1_B_5_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_22_3993,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(5)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_1_B_4_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_21_3987,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(4)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_1_B_3_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_20_3986,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(3)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_1_B_2_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_19_3980,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(2)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_1_B_1_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_18_3979,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(1)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0001_submult_1_B_0_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_17_3973,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0001_submult_1_B(0)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_0_B_16_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_16_3972,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B(16)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_0_B_15_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_15_3966,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B(15)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_0_B_14_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_14_3965,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B(14)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_0_B_13_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_13_3959,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B(13)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_0_B_12_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_12_3958,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B(12)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_0_B_11_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_11_3952,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B(11)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_0_B_10_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_10_3951,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B(10)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_0_B_9_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_9_3945,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B(9)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_0_B_8_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_8_3944,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B(8)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_0_B_7_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_7_3938,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B(7)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_0_B_6_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_6_3937,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B(6)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_0_B_5_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_5_3931,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B(5)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_0_B_4_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_4_3930,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B(4)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_0_B_3_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_3_3924,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B(3)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_0_B_2_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_2_3923,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B(2)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_0_B_1_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_1_3917,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B(1)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_0_B_0_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_0_3916,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_0_B(0)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_1_B_17_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_31_4022,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(17)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_1_B_16_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_31_4022,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(16)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_1_B_15_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_31_4022,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(15)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_1_B_14_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_31_4022,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(14)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_1_B_13_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_30_4021,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(13)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_1_B_12_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_29_4015,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(12)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_1_B_11_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_28_4014,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(11)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_1_B_10_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_27_4008,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(10)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_1_B_9_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_26_4007,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(9)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_1_B_8_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_25_4001,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(8)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_1_B_7_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_24_4000,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(7)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_1_B_6_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_23_3994,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(6)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_1_B_5_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_22_3993,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(5)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_1_B_4_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_21_3987,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(4)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_1_B_3_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_20_3986,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(3)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_1_B_2_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_19_3980,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(2)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_1_B_1_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_18_3979,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(1)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0000_submult_1_B_0_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_im_17_3973,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0000_submult_1_B(0)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_0_B_16_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_16_4027,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B(16)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_0_B_15_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_15_4348,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B(15)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_0_B_14_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_14_4347,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B(14)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_0_B_13_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_13_4343,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B(13)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_0_B_12_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_12_4342,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B(12)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_0_B_11_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_11_4338,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B(11)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_0_B_10_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_10_4337,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B(10)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_0_B_9_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_9_4333,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B(9)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_0_B_8_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_8_4332,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B(8)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_0_B_7_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_7_4328,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B(7)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_0_B_6_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_6_4327,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B(6)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_0_B_5_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_5_4323,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B(5)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_0_B_4_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_4_4322,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B(4)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_0_B_3_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_3_4318,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B(3)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_0_B_2_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_2_4317,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B(2)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_0_B_1_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_1_4313,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B(1)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_0_B_0_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_0_4312,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_0_B(0)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_1_B_17_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_31_4077,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(17)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_1_B_16_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_31_4077,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(16)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_1_B_15_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_31_4077,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(15)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_1_B_14_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_31_4077,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(14)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_1_B_13_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_30_4076,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(13)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_1_B_12_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_29_4070,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(12)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_1_B_11_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_28_4069,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(11)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_1_B_10_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_27_4063,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(10)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_1_B_9_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_26_4062,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(9)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_1_B_8_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_25_4056,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(8)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_1_B_7_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_24_4055,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(7)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_1_B_6_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_23_4049,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(6)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_1_B_5_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_22_4048,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(5)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_1_B_4_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_21_4042,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(4)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_1_B_3_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_20_4041,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(3)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_1_B_2_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_19_4035,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(2)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_1_B_1_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_18_4034,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(1)
    );
  NlwBufferBlock_sdft_Mmult_im64_mult0001_submult_1_B_0_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_17_4028,
      O => NlwBufferSignal_sdft_Mmult_im64_mult0001_submult_1_B(0)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_0_B_16_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_16_4027,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B(16)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_0_B_15_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_15_4348,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B(15)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_0_B_14_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_14_4347,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B(14)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_0_B_13_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_13_4343,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B(13)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_0_B_12_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_12_4342,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B(12)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_0_B_11_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_11_4338,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B(11)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_0_B_10_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_10_4337,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B(10)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_0_B_9_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_9_4333,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B(9)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_0_B_8_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_8_4332,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B(8)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_0_B_7_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_7_4328,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B(7)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_0_B_6_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_6_4327,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B(6)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_0_B_5_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_5_4323,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B(5)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_0_B_4_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_4_4322,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B(4)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_0_B_3_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_3_4318,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B(3)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_0_B_2_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_2_4317,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B(2)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_0_B_1_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_1_4313,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B(1)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_0_B_0_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_0_4312,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_0_B(0)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_1_B_17_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_31_4077,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(17)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_1_B_16_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_31_4077,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(16)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_1_B_15_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_31_4077,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(15)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_1_B_14_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_31_4077,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(14)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_1_B_13_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_30_4076,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(13)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_1_B_12_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_29_4070,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(12)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_1_B_11_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_28_4069,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(11)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_1_B_10_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_27_4063,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(10)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_1_B_9_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_26_4062,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(9)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_1_B_8_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_25_4056,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(8)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_1_B_7_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_24_4055,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(7)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_1_B_6_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_23_4049,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(6)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_1_B_5_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_22_4048,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(5)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_1_B_4_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_21_4042,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(4)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_1_B_3_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_20_4041,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(3)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_1_B_2_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_19_4035,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(2)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_1_B_1_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_18_4034,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(1)
    );
  NlwBufferBlock_sdft_Mmult_re64_mult0000_submult_1_B_0_Q : X_BUF
    generic map(
      PATHPULSE => 798 ps
    )
    port map (
      I => sdft_s1_re_17_4028,
      O => NlwBufferSignal_sdft_Mmult_re64_mult0000_submult_1_B(0)
    );
  NlwBlock_detector_sdft_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlock_detector_sdft_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

