head	4.1;
access;
symbols
	IIC-0_18-4_5_2_13:4.1
	IIC-0_18-4_5_2_12:4.1
	IIC-0_18-4_5_2_11:4.1
	IIC-0_18-4_5_2_10:4.1
	IIC-0_18-4_5_2_9:4.1
	IIC-0_18-4_5_2_8:4.1
	IIC-0_18-4_5_2_7:4.1
	IIC-0_18-4_5_2_6:4.1
	IIC-0_21:4.1
	RO_5_07:4.1
	IIC-0_20:4.1
	IIC-0_18-4_5_2_5:4.1
	IIC-0_18-4_5_2_4:4.1
	IIC-0_19:4.1
	IIC-0_18-4_5_2_3:4.1
	IIC-0_18-4_5_2_2:4.1
	IIC-0_18-4_5_2_1:4.1
	HAL:4.1.0.10
	dellis_autobuild_BaseSW:4.1
	IIC-0_18:4.1
	IIC-0_17:4.1
	sbrodie_sedwards_16Mar2000:4.1
	IIC-0_16:4.1
	dcotton_Ursula_merge:4.1
	IIC-0_15:4.1
	dcotton_autobuild_BaseSW:4.1
	nturton_IIC-0_14:4.1
	mstphens_UrsulaRiscPCBuild_20Nov98:4.1
	Ursula_RiscPC:4.1.0.8
	nicke_IIC_0_14:4.1.7.1
	rthornb_UrsulaBuild-19Aug1998:4.1
	UrsulaBuild_FinalSoftload:4.1
	rthornb_UrsulaBuild-12Aug1998:4.1
	aglover_UrsulaBuild-05Aug1998:4.1
	rthornb_UrsulaBuild-29Jul1998:4.1
	rthornb_UrsulaBuild-22Jul1998:4.1
	hsimons_BOCA-1_2-Release:4.1.7.1
	rthornb_UrsulaBuild-15Jul1998:4.1
	rthornb_UrsulaBuild-07Jul1998:4.1
	rthornb_UrsulaBuild-17Jun1998:4.1
	rthornb_UrsulaBuild-03Jun1998:4.1
	rthornb_UrsulaBuild-27May1998:4.1
	rthornb_UrsulaBuild-21May1998:4.1
	rthornb_UrsulaBuild_01May1998:4.1
	Spinner_B20_2:4.1.7.1
	Spinner_19_3:4.1.7.1
	Spinner_B18:4.1.7.1
	Spinner_B17:4.1.7.1
	Spinner_B15:4.1.7.1
	Spinner_B14:4.1.7.1
	Spinner_B13:4.1.7.1
	Spinner_B12:4.1.7.1
	Spinner_B10:4.1.7.1
	Daytona:4.1.0.6
	Daytona_bp:4.1
	Ursula:4.1.0.4
	Ursula_bp:4.1
	Spinner_B7:4.1.7.1
	ARTtmp_merge:4.1.7.1
	Spin_3Apr97:4.1.7.1
	ARTtmp:4.1.7.1.0.2
	RCA:4.1.0.2
	Spin_merge:4.1.7.1
	MergeFiles:4.1.7.1
	NC_1_06:4.1.7.1
	Spinner:4.1.7
	Spin_xx:4.1.5
	NC_xx:4.1.5.1;
locks; strict;
comment	@# @;


4.1
date	96.11.21.11.52.10;	author nturton;	state Exp;
branches
	4.1.5.1
	4.1.7.1;
next	;

4.1.5.1
date	96.11.21.11.52.10;	author nturton;	state Exp;
branches;
next	;

4.1.7.1
date	96.11.29.20.46.52;	author nturton;	state Exp;
branches;
next	;


desc
@@



4.1
log
@Initial revision
@
text
@***************************************************************************
*                                                                         *
*  Project: RiscOS                                                        *
*                                                                         *
*  Module:  IIC                                                           *
*                                                                         *
*  Created: Wed 24-Oct-90      By: Ran Mokady                             *
*                                                                         *
*  First version: 0.08                                                    *
*                                                                         *
*    Copyright:    (C) 1990, Acorn Computers Ltd., Cambridge, England.    *
*                                                                         *
***************************************************************************

Purpose:
========

IIC bus control.

***************************************************************************


Change Log:
===========


---------------------------------------------------------------------------

Version: 0.08 Wed 24-Oct-90        Ran Mokady                    


---------------------------------------------------------------------------

Version: 0.09 Tue 09-Jul-91        ENevill                       

Message extraction

---------------------------------------------------------------------------

Version: 0.10 Wed 11-Dec-91        Steve Cormie                  

Now uses global BadSWI message, shortened the remaining message token.

---------------------------------------------------------------------------

Version: 0.11 Thu 23-Apr-92        Lawrence Rust                 

* SWI errors no longer corrupt R1
* Fixes to IIC transations for BMU

---------------------------------------------------------------------------

Version: 0.12 Thu 30-Apr-92        Lawrence Rust                 

* RxByte disables interupts for BMU
---------------------------------------------------------------------------

Version: 0.13 Thu 28-May-92        Tim Dobson                    

* Put bodges in for BMU: restores IRQ state during clock stretching when
  talking to the BMU, to help interrupt latency, but disables IRQs when
  talking to anyone else, so the BMU doesn't think the transfer has finished
  if a long IRQ happens.
***************************************************************************
                      MEDUSA - RISC OS 3.50 build
***************************************************************************
*                                                                         *
*  Project: Black                                                         *
*                                                                         *
*  Module:  IIC                                                           *
*                                                                         *
*  Created: Tue 21-Jun-94      By: Aideen McConville                      *
*                                                                         *
*  First version: 0.13                                                    *
*                                                                         *
*    Copyright:    (C) 1994, Acorn Computers Ltd., Cambridge, England.    *
*                                                                         *
***************************************************************************

Purpose:
========



***************************************************************************


Change Log:
===========


---------------------------------------------------------------------------

Version: 0.13 Tue 21-Jun-94        Aideen McConville             

Moved to new source tree.

---------------------------------------------------------------------------

Version: 0.14 Mon 26-Sep-94        Steve Cormie                  

* Source level fix for ROM patch: put data low before clock high on stop.
@


4.1.7.1
log
@NCOS 1.06 Imported from Zip drive
@
text
@@


4.1.5.1
log
@Import from SrcFiler
@
text
@@
