Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: signo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "signo.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "signo"
Output Format                      : NGC
Target Device                      : xc3s50-5-pq208

---- Source Options
Top Module Name                    : signo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Cursos/Sumador_restador_con deector de signo/signo.vhd" in Library work.
Architecture behavioral of Entity signo is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <signo> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <signo> in library <work> (Architecture <behavioral>).
Entity <signo> analyzed. Unit <signo> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <signo>.
    Related source file is "C:/Cursos/Sumador_restador_con deector de signo/signo.vhd".
WARNING:Xst:1306 - Output <M_1_out> is never assigned.
WARNING:Xst:1306 - Output <M_2_out> is never assigned.
WARNING:Xst:1306 - Output <E_1_out> is never assigned.
WARNING:Xst:1306 - Output <E_2_out> is never assigned.
WARNING:Xst:1306 - Output <s_1_out> is never assigned.
WARNING:Xst:737 - Found 2-bit latch for signal <operacion_out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <signo_out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <signo_out$mux0012> created at line 155. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit comparator equal for signal <signo_out$cmp_eq0000> created at line 82.
    Found 23-bit comparator equal for signal <signo_out$cmp_eq0001> created at line 90.
    Found 8-bit comparator greater for signal <signo_out$cmp_gt0000> created at line 155.
    Found 23-bit comparator greater for signal <signo_out$cmp_gt0001> created at line 82.
    Found 8-bit comparator less for signal <signo_out$cmp_lt0000> created at line 78.
    Found 23-bit comparator less for signal <signo_out$cmp_lt0001> created at line 86.
    Summary:
	inferred   6 Comparator(s).
Unit <signo> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 3
 1-bit latch                                           : 2
 2-bit latch                                           : 1
# Comparators                                          : 6
 23-bit comparator equal                               : 1
 23-bit comparator greater                             : 1
 23-bit comparator less                                : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
 8-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Latches                                              : 3
 1-bit latch                                           : 2
 2-bit latch                                           : 1
# Comparators                                          : 6
 23-bit comparator equal                               : 1
 23-bit comparator greater                             : 1
 23-bit comparator less                                : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
 8-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <operacion_out_1> (without init value) has a constant value of 0 in block <signo>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <signo> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block signo, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : signo.ngr
Top Level Output File Name         : signo
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 132

Cell Usage :
# BELS                             : 166
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 64
#      LUT3                        : 1
#      LUT4                        : 23
#      MUXCY                       : 74
#      MUXF5                       : 1
#      VCC                         : 1
# FlipFlops/Latches                : 3
#      LD                          : 3
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 69
#      IBUF                        : 66
#      OBUF                        : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50pq208-5 

 Number of Slices:                       46  out of    768     5%  
 Number of Slice Flip Flops:              1  out of   1536     0%  
 Number of 4 input LUTs:                 89  out of   1536     5%  
 Number of IOs:                         132
 Number of bonded IOBs:                  69  out of    124    55%  
    IOB Flip Flops:                       2
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------+---------------------------+-------+
Clock Signal                          | Clock buffer(FF name)     | Load  |
--------------------------------------+---------------------------+-------+
signo_out_not0001(signo_out_not0001:O)| NONE(*)(signo_out_mux0012)| 1     |
operacion<1>                          | IBUF+BUFG                 | 2     |
--------------------------------------+---------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 6.940ns
   Maximum output required time after clock: 6.141ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'signo_out_not0001'
  Total number of paths / destination ports: 337 / 1
-------------------------------------------------------------------------
Offset:              6.940ns (Levels of Logic = 27)
  Source:            M_1<0> (PAD)
  Destination:       signo_out_mux0012 (LATCH)
  Destination Clock: signo_out_not0001 falling

  Data Path: M_1<0> to signo_out_mux0012
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.715   1.066  M_1_0_IBUF (M_1_0_IBUF)
     LUT2:I0->O            1   0.479   0.000  Mcompar_signo_out_cmp_gt0001_lut<0> (Mcompar_signo_out_cmp_gt0001_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Mcompar_signo_out_cmp_gt0001_cy<0> (Mcompar_signo_out_cmp_gt0001_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_signo_out_cmp_gt0001_cy<1> (Mcompar_signo_out_cmp_gt0001_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_signo_out_cmp_gt0001_cy<2> (Mcompar_signo_out_cmp_gt0001_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_signo_out_cmp_gt0001_cy<3> (Mcompar_signo_out_cmp_gt0001_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_signo_out_cmp_gt0001_cy<4> (Mcompar_signo_out_cmp_gt0001_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_signo_out_cmp_gt0001_cy<5> (Mcompar_signo_out_cmp_gt0001_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_signo_out_cmp_gt0001_cy<6> (Mcompar_signo_out_cmp_gt0001_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_signo_out_cmp_gt0001_cy<7> (Mcompar_signo_out_cmp_gt0001_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_signo_out_cmp_gt0001_cy<8> (Mcompar_signo_out_cmp_gt0001_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_signo_out_cmp_gt0001_cy<9> (Mcompar_signo_out_cmp_gt0001_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_signo_out_cmp_gt0001_cy<10> (Mcompar_signo_out_cmp_gt0001_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_signo_out_cmp_gt0001_cy<11> (Mcompar_signo_out_cmp_gt0001_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_signo_out_cmp_gt0001_cy<12> (Mcompar_signo_out_cmp_gt0001_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_signo_out_cmp_gt0001_cy<13> (Mcompar_signo_out_cmp_gt0001_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_signo_out_cmp_gt0001_cy<14> (Mcompar_signo_out_cmp_gt0001_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_signo_out_cmp_gt0001_cy<15> (Mcompar_signo_out_cmp_gt0001_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_signo_out_cmp_gt0001_cy<16> (Mcompar_signo_out_cmp_gt0001_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_signo_out_cmp_gt0001_cy<17> (Mcompar_signo_out_cmp_gt0001_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_signo_out_cmp_gt0001_cy<18> (Mcompar_signo_out_cmp_gt0001_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_signo_out_cmp_gt0001_cy<19> (Mcompar_signo_out_cmp_gt0001_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_signo_out_cmp_gt0001_cy<20> (Mcompar_signo_out_cmp_gt0001_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_signo_out_cmp_gt0001_cy<21> (Mcompar_signo_out_cmp_gt0001_cy<21>)
     MUXCY:CI->O           3   0.264   0.830  Mcompar_signo_out_cmp_gt0001_cy<22> (Mcompar_signo_out_cmp_gt0001_cy<22>)
     LUT4:I2->O            1   0.479   0.851  signo_out_mux00149 (signo_out_mux00149)
     LUT4:I1->O            1   0.479   0.000  signo_out_mux001436 (signo_out_mux0014)
     LD:D                      0.176          signo_out_mux0012
    ----------------------------------------
    Total                      6.940ns (4.193ns logic, 2.747ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'operacion<1>'
  Total number of paths / destination ports: 11 / 2
-------------------------------------------------------------------------
Offset:              2.758ns (Levels of Logic = 3)
  Source:            operacion<1> (PAD)
  Destination:       signo_out (LATCH)
  Destination Clock: operacion<1> rising

  Data Path: operacion<1> to signo_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.715   1.074  operacion_1_IBUF (operacion_1_IBUF1)
     LUT4:I0->O            1   0.479   0.000  signo_out_mux00131 (signo_out_mux00131)
     MUXF5:I1->O           1   0.314   0.000  signo_out_mux0013_f5 (signo_out_mux0013)
     LD:D                      0.176          signo_out
    ----------------------------------------
    Total                      2.758ns (1.684ns logic, 1.074ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'operacion<1>'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            signo_out (LATCH)
  Destination:       signo_out (PAD)
  Source Clock:      operacion<1> rising

  Data Path: signo_out to signo_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.551   0.681  signo_out (signo_out_OBUF)
     OBUF:I->O                 4.909          signo_out_OBUF (signo_out)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.43 secs
 
--> 

Total memory usage is 253720 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    4 (   0 filtered)

