m255
K4
z2
!s11f vlog 2020.1_3 2020.04, Apr 27 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/us1/github/MPSoC-OR1K/sim/verilog/regression/msim
varb_rr
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1598485064
!i10b 1
!s100 X8MTiYB=1@Y_:@53@Nhg62
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
Il:SIa0Q>h?=zQ4b]<jPHk1
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
Z5 w1598482775
8../../../../rtl/verilog/pkg/arbiter/arb_rr.sv
F../../../../rtl/verilog/pkg/arbiter/arb_rr.sv
!i122 0
L0 44 58
Z6 OV;L;2020.1_3;71
r1
!s85 0
31
Z7 !s108 1598485064.000000
!s107 ../../../../soc/rtl/verilog/soc/bootrom/bootrom_code.sv|../../../../soc/pu/rtl/verilog/pkg/or1k-utils.sv|../../../../soc/pu/rtl/verilog/pkg/or1k-sprs.sv|../../../../soc/pu/rtl/verilog/pkg/or1k-defines.sv|../../../../soc/dma/rtl/verilog/wb/pkg/mpsoc_dma_pkg.sv|../../../../bench/verilog/or1k_mpsoc4d_testbench.sv|../../../../bench/verilog/monitor/trace_monitor.sv|../../../../bench/verilog/monitor/r3_checker.sv|../../../../bench/verilog/glip/glip_tcp_toplevel.sv|../../../../soc/rtl/verilog/soc/or1k_tile.sv|../../../../soc/rtl/verilog/soc/spram/wb2sram.sv|../../../../soc/rtl/verilog/soc/spram/wb_sram_sp.sv|../../../../soc/rtl/verilog/soc/spram/sram_sp.sv|../../../../soc/rtl/verilog/soc/spram/sram_sp_impl_plain.sv|../../../../soc/rtl/verilog/soc/interconnection/mux/wb_mux.sv|../../../../soc/rtl/verilog/soc/interconnection/decode/wb_decode.sv|../../../../soc/rtl/verilog/soc/interconnection/bus/wb_bus_b3.sv|../../../../soc/rtl/verilog/soc/bootrom/bootrom.sv|../../../../soc/rtl/verilog/soc/adapter/networkadapter_ct.sv|../../../../soc/rtl/verilog/soc/adapter/networkadapter_conf.sv|../../../../soc/pu/rtl/verilog/module/or1k_module.sv|../../../../soc/pu/rtl/verilog/memory/or1k_true_dpram_sclk.sv|../../../../soc/pu/rtl/verilog/memory/or1k_simple_dpram_sclk.sv|../../../../soc/pu/rtl/verilog/core/or1k_decode_execute_cappuccino.sv|../../../../soc/pu/rtl/verilog/core/or1k_cpu.sv|../../../../soc/pu/rtl/verilog/core/or1k_cpu_cappuccino.sv|../../../../soc/pu/rtl/verilog/core/or1k_core.sv|../../../../soc/pu/rtl/verilog/core/or1k_bus_if_wb32.sv|../../../../soc/pu/rtl/verilog/core/or1k_branch_predictor_simple.sv|../../../../soc/pu/rtl/verilog/core/or1k_branch_predictor_saturation_counter.sv|../../../../soc/pu/rtl/verilog/core/or1k_branch_predictor_gshare.sv|../../../../soc/pu/rtl/verilog/core/or1k_branch_prediction.sv|../../../../soc/pu/rtl/verilog/core/memory/or1k_store_buffer.sv|../../../../soc/pu/rtl/verilog/core/memory/or1k_lsu_cappuccino.sv|../../../../soc/pu/rtl/verilog/core/memory/or1k_dmmu.sv|../../../../soc/pu/rtl/verilog/core/memory/or1k_dcache.sv|../../../../soc/pu/rtl/verilog/core/fetch/or1k_immu.sv|../../../../soc/pu/rtl/verilog/core/fetch/or1k_icache.sv|../../../../soc/pu/rtl/verilog/core/fetch/or1k_fetch_cappuccino.sv|../../../../soc/pu/rtl/verilog/core/fetch/or1k_cache_lru.sv|../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_top.sv|../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_rnd.sv|../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_muldiv.sv|../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_i2f.sv|../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_f2i.sv|../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_cmp.sv|../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_addsub.sv|../../../../soc/pu/rtl/verilog/core/execute/or1k_wb_mux_cappuccino.sv|../../../../soc/pu/rtl/verilog/core/execute/or1k_rf_cappuccino.sv|../../../../soc/pu/rtl/verilog/core/execute/or1k_execute_ctrl_cappuccino.sv|../../../../soc/pu/rtl/verilog/core/execute/or1k_execute_alu.sv|../../../../soc/pu/rtl/verilog/core/decode/or1k_decode.sv|../../../../soc/pu/rtl/verilog/core/control/or1k_ticktimer.sv|../../../../soc/pu/rtl/verilog/core/control/or1k_pic.sv|../../../../soc/pu/rtl/verilog/core/control/or1k_pcu.sv|../../../../soc/pu/rtl/verilog/core/control/or1k_ctrl_cappuccino.sv|../../../../soc/pu/rtl/verilog/core/control/or1k_cfgrs.sv|../../../../soc/noc/rtl/verilog/topology/noc_mesh4d.sv|../../../../soc/noc/rtl/verilog/router/noc_router_output.sv|../../../../soc/noc/rtl/verilog/router/noc_router_lookup_slice.sv|../../../../soc/noc/rtl/verilog/router/noc_router_lookup.sv|../../../../soc/noc/rtl/verilog/router/noc_router_input.sv|../../../../soc/noc/rtl/verilog/router/noc_router.sv|../../../../soc/noc/rtl/verilog/core/noc_vchannel_mux.sv|../../../../soc/noc/rtl/verilog/core/noc_mux.sv|../../../../soc/noc/rtl/verilog/core/noc_demux.sv|../../../../soc/noc/rtl/verilog/core/noc_buffer.sv|../../../../rtl/verilog/mpsoc/or1k_mpsoc4d.sv|../../../../soc/mpi/rtl/verilog/wb/wb/mpi_wb.sv|../../../../soc/mpi/rtl/verilog/wb/core/mpi_buffer_endpoint.sv|../../../../soc/mpi/rtl/verilog/wb/core/mpi_buffer.sv|../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_top.sv|../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_target.sv|../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_interface.sv|../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_initiator_req.sv|../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_initiator_nocres.sv|../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_initiator.sv|../../../../soc/dma/rtl/verilog/wb/core/mpsoc_dma_request_table.sv|../../../../soc/dma/rtl/verilog/wb/core/mpsoc_dma_packet_buffer.sv|../../../../soc/dma/rtl/verilog/wb/core/mpsoc_dma_initiator_nocreq.sv|../../../../soc/dbg/rtl/verilog/soc/interconnect/ring_router.sv|../../../../soc/dbg/rtl/verilog/soc/interconnect/ring_router_mux.sv|../../../../soc/dbg/rtl/verilog/soc/interconnect/ring_router_mux_rr.sv|../../../../soc/dbg/rtl/verilog/soc/interconnect/ring_router_gateway.sv|../../../../soc/dbg/rtl/verilog/soc/interconnect/ring_router_gateway_mux.sv|../../../../soc/dbg/rtl/verilog/soc/interconnect/ring_router_gateway_demux.sv|../../../../soc/dbg/rtl/verilog/soc/interconnect/ring_router_demux.sv|../../../../soc/dbg/rtl/verilog/soc/interconnect/debug_ring.sv|../../../../soc/dbg/rtl/verilog/soc/interconnect/debug_ring_expand.sv|../../../../soc/dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_wb.sv|../../../../soc/dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_16550.sv|../../../../soc/dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart.sv|../../../../soc/dbg/rtl/verilog/soc/blocks/timestamp/osd_timestamp.sv|../../../../soc/dbg/rtl/verilog/soc/modules/stm/or1k/mor1kx/osd_stm_mor1kx.sv|../../../../soc/dbg/rtl/verilog/soc/modules/stm/common/osd_stm.sv|../../../../soc/dbg/rtl/verilog/soc/modules/scm/osd_scm.sv|../../../../soc/dbg/rtl/verilog/soc/blocks/tracesample/osd_tracesample.sv|../../../../soc/dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess.sv|../../../../soc/dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_layer.sv|../../../../soc/dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_demux.sv|../../../../soc/dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization.sv|../../../../soc/dbg/rtl/verilog/soc/modules/mam/common/osd_mam.sv|../../../../soc/dbg/rtl/verilog/soc/modules/mam/wishbone/osd_mam_wb.sv|../../../../soc/dbg/rtl/verilog/soc/modules/mam/wishbone/osd_mam_wb_if.sv|../../../../soc/dbg/rtl/verilog/soc/modules/mam/wishbone/mam_wb_adapter.sv|../../../../soc/dbg/rtl/verilog/soc/modules/him/osd_him.sv|../../../../soc/dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization_fixedwidth.sv|../../../../soc/dbg/rtl/verilog/soc/modules/ctm/or1k/mor1kx/osd_ctm_mor1kx.sv|../../../../soc/dbg/rtl/verilog/soc/modules/ctm/common/osd_ctm.sv|../../../../soc/dbg/rtl/verilog/soc/blocks/buffer/osd_fifo.sv|../../../../soc/dbg/rtl/verilog/soc/blocks/buffer/dii_buffer.sv|../../../../soc/dbg/rtl/verilog/soc/debug_interface.sv|../../../../soc/dbg/rtl/verilog/soc/interfaces/common/dii_channel.sv|../../../../soc/dbg/rtl/verilog/soc/interfaces/common/dii_channel_flat.sv|../../../../bench/verilog/glip/glip_channel.sv|../../../../soc/dbg/rtl/verilog/soc/interfaces/or1k/mor1kx_trace_exec.sv|../../../../rtl/verilog/pkg/constants/optimsoc_constants.sv|../../../../rtl/verilog/pkg/config/optimsoc_config.sv|../../../../rtl/verilog/pkg/functions/optimsoc_functions.sv|../../../../rtl/verilog/pkg/arbiter/arb_rr.sv|
Z8 !s90 -sv|-f|mpsoc4d.vc|
!i113 1
o-sv
Z9 !s92 -sv +incdir+../../../../soc/pu/rtl/verilog/pkg +incdir+../../../../soc/rtl/verilog/soc/bootrom +incdir+../../../../bench/cpp/verilator/inc +incdir+../../../../bench/cpp/glip +incdir+../../../../soc/dma/rtl/verilog/wb/pkg
Z10 tCvgOpt 0
varecip_lut
R1
Z11 !s110 1598485065
!i10b 1
!s100 YA3k]Y1=;Eeh`Fn?T3GSb1
R3
I5I7PXF2;?VF4Fddg]B4Wa1
R4
S1
R0
Z12 w1598482875
Z13 8../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_muldiv.sv
Z14 F../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_muldiv.sv
!i122 0
L0 647 137
R6
r1
!s85 0
31
R7
Z15 !s107 ../../../../soc/rtl/verilog/soc/bootrom/bootrom_code.sv|../../../../soc/pu/rtl/verilog/pkg/or1k-utils.sv|../../../../soc/pu/rtl/verilog/pkg/or1k-sprs.sv|../../../../soc/pu/rtl/verilog/pkg/or1k-defines.sv|../../../../soc/dma/rtl/verilog/wb/pkg/mpsoc_dma_pkg.sv|../../../../bench/verilog/or1k_mpsoc4d_testbench.sv|../../../../bench/verilog/monitor/trace_monitor.sv|../../../../bench/verilog/monitor/r3_checker.sv|../../../../bench/verilog/glip/glip_tcp_toplevel.sv|../../../../soc/rtl/verilog/soc/or1k_tile.sv|../../../../soc/rtl/verilog/soc/spram/wb2sram.sv|../../../../soc/rtl/verilog/soc/spram/wb_sram_sp.sv|../../../../soc/rtl/verilog/soc/spram/sram_sp.sv|../../../../soc/rtl/verilog/soc/spram/sram_sp_impl_plain.sv|../../../../soc/rtl/verilog/soc/interconnection/mux/wb_mux.sv|../../../../soc/rtl/verilog/soc/interconnection/decode/wb_decode.sv|../../../../soc/rtl/verilog/soc/interconnection/bus/wb_bus_b3.sv|../../../../soc/rtl/verilog/soc/bootrom/bootrom.sv|../../../../soc/rtl/verilog/soc/adapter/networkadapter_ct.sv|../../../../soc/rtl/verilog/soc/adapter/networkadapter_conf.sv|../../../../soc/pu/rtl/verilog/module/or1k_module.sv|../../../../soc/pu/rtl/verilog/memory/or1k_true_dpram_sclk.sv|../../../../soc/pu/rtl/verilog/memory/or1k_simple_dpram_sclk.sv|../../../../soc/pu/rtl/verilog/core/or1k_decode_execute_cappuccino.sv|../../../../soc/pu/rtl/verilog/core/or1k_cpu.sv|../../../../soc/pu/rtl/verilog/core/or1k_cpu_cappuccino.sv|../../../../soc/pu/rtl/verilog/core/or1k_core.sv|../../../../soc/pu/rtl/verilog/core/or1k_bus_if_wb32.sv|../../../../soc/pu/rtl/verilog/core/or1k_branch_predictor_simple.sv|../../../../soc/pu/rtl/verilog/core/or1k_branch_predictor_saturation_counter.sv|../../../../soc/pu/rtl/verilog/core/or1k_branch_predictor_gshare.sv|../../../../soc/pu/rtl/verilog/core/or1k_branch_prediction.sv|../../../../soc/pu/rtl/verilog/core/memory/or1k_store_buffer.sv|../../../../soc/pu/rtl/verilog/core/memory/or1k_lsu_cappuccino.sv|../../../../soc/pu/rtl/verilog/core/memory/or1k_dmmu.sv|../../../../soc/pu/rtl/verilog/core/memory/or1k_dcache.sv|../../../../soc/pu/rtl/verilog/core/fetch/or1k_immu.sv|../../../../soc/pu/rtl/verilog/core/fetch/or1k_icache.sv|../../../../soc/pu/rtl/verilog/core/fetch/or1k_fetch_cappuccino.sv|../../../../soc/pu/rtl/verilog/core/fetch/or1k_cache_lru.sv|../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_top.sv|../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_rnd.sv|../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_muldiv.sv|../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_i2f.sv|../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_f2i.sv|../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_cmp.sv|../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_addsub.sv|../../../../soc/pu/rtl/verilog/core/execute/or1k_wb_mux_cappuccino.sv|../../../../soc/pu/rtl/verilog/core/execute/or1k_rf_cappuccino.sv|../../../../soc/pu/rtl/verilog/core/execute/or1k_execute_ctrl_cappuccino.sv|../../../../soc/pu/rtl/verilog/core/execute/or1k_execute_alu.sv|../../../../soc/pu/rtl/verilog/core/decode/or1k_decode.sv|../../../../soc/pu/rtl/verilog/core/control/or1k_ticktimer.sv|../../../../soc/pu/rtl/verilog/core/control/or1k_pic.sv|../../../../soc/pu/rtl/verilog/core/control/or1k_pcu.sv|../../../../soc/pu/rtl/verilog/core/control/or1k_ctrl_cappuccino.sv|../../../../soc/pu/rtl/verilog/core/control/or1k_cfgrs.sv|../../../../soc/noc/rtl/verilog/topology/noc_mesh4d.sv|../../../../soc/noc/rtl/verilog/router/noc_router_output.sv|../../../../soc/noc/rtl/verilog/router/noc_router_lookup_slice.sv|../../../../soc/noc/rtl/verilog/router/noc_router_lookup.sv|../../../../soc/noc/rtl/verilog/router/noc_router_input.sv|../../../../soc/noc/rtl/verilog/router/noc_router.sv|../../../../soc/noc/rtl/verilog/core/noc_vchannel_mux.sv|../../../../soc/noc/rtl/verilog/core/noc_mux.sv|../../../../soc/noc/rtl/verilog/core/noc_demux.sv|../../../../soc/noc/rtl/verilog/core/noc_buffer.sv|../../../../rtl/verilog/mpsoc/or1k_mpsoc4d.sv|../../../../soc/mpi/rtl/verilog/wb/wb/mpi_wb.sv|../../../../soc/mpi/rtl/verilog/wb/core/mpi_buffer_endpoint.sv|../../../../soc/mpi/rtl/verilog/wb/core/mpi_buffer.sv|../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_top.sv|../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_target.sv|../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_interface.sv|../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_initiator_req.sv|../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_initiator_nocres.sv|../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_initiator.sv|../../../../soc/dma/rtl/verilog/wb/core/mpsoc_dma_request_table.sv|../../../../soc/dma/rtl/verilog/wb/core/mpsoc_dma_packet_buffer.sv|../../../../soc/dma/rtl/verilog/wb/core/mpsoc_dma_initiator_nocreq.sv|../../../../soc/dbg/rtl/verilog/soc/interconnect/ring_router.sv|../../../../soc/dbg/rtl/verilog/soc/interconnect/ring_router_mux.sv|../../../../soc/dbg/rtl/verilog/soc/interconnect/ring_router_mux_rr.sv|../../../../soc/dbg/rtl/verilog/soc/interconnect/ring_router_gateway.sv|../../../../soc/dbg/rtl/verilog/soc/interconnect/ring_router_gateway_mux.sv|../../../../soc/dbg/rtl/verilog/soc/interconnect/ring_router_gateway_demux.sv|../../../../soc/dbg/rtl/verilog/soc/interconnect/ring_router_demux.sv|../../../../soc/dbg/rtl/verilog/soc/interconnect/debug_ring.sv|../../../../soc/dbg/rtl/verilog/soc/interconnect/debug_ring_expand.sv|../../../../soc/dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_wb.sv|../../../../soc/dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_16550.sv|../../../../soc/dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart.sv|../../../../soc/dbg/rtl/verilog/soc/blocks/timestamp/osd_timestamp.sv|../../../../soc/dbg/rtl/verilog/soc/modules/stm/or1k/mor1kx/osd_stm_mor1kx.sv|../../../../soc/dbg/rtl/verilog/soc/modules/stm/common/osd_stm.sv|../../../../soc/dbg/rtl/verilog/soc/modules/scm/osd_scm.sv|../../../../soc/dbg/rtl/verilog/soc/blocks/tracesample/osd_tracesample.sv|../../../../soc/dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess.sv|../../../../soc/dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_layer.sv|../../../../soc/dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_demux.sv|../../../../soc/dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization.sv|../../../../soc/dbg/rtl/verilog/soc/modules/mam/common/osd_mam.sv|../../../../soc/dbg/rtl/verilog/soc/modules/mam/wishbone/osd_mam_wb.sv|../../../../soc/dbg/rtl/verilog/soc/modules/mam/wishbone/osd_mam_wb_if.sv|../../../../soc/dbg/rtl/verilog/soc/modules/mam/wishbone/mam_wb_adapter.sv|../../../../soc/dbg/rtl/verilog/soc/modules/him/osd_him.sv|../../../../soc/dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization_fixedwidth.sv|../../../../soc/dbg/rtl/verilog/soc/modules/ctm/or1k/mor1kx/osd_ctm_mor1kx.sv|../../../../soc/dbg/rtl/verilog/soc/modules/ctm/common/osd_ctm.sv|../../../../soc/dbg/rtl/verilog/soc/blocks/buffer/osd_fifo.sv|../../../../soc/dbg/rtl/verilog/soc/blocks/buffer/dii_buffer.sv|../../../../soc/dbg/rtl/verilog/soc/debug_interface.sv|../../../../soc/dbg/rtl/verilog/soc/interfaces/common/dii_channel.sv|../../../../soc/dbg/rtl/verilog/soc/interfaces/common/dii_channel_flat.sv|../../../../bench/verilog/glip/glip_channel.sv|../../../../soc/dbg/rtl/verilog/soc/interfaces/or1k/mor1kx_trace_exec.sv|../../../../rtl/verilog/pkg/constants/optimsoc_constants.sv|../../../../rtl/verilog/pkg/config/optimsoc_config.sv|../../../../rtl/verilog/pkg/functions/optimsoc_functions.sv|../../../../rtl/verilog/pkg/arbiter/arb_rr.sv|
R8
!i113 1
o-sv
R9
R10
vbootrom
R1
R11
!i10b 1
!s100 2[Qme96C_Jh7oZ[@if]?N2
R3
ID>mlc_7<OE09d;Z8nhHc]3
R4
S1
R0
Z16 w1598482824
8../../../../soc/rtl/verilog/soc/bootrom/bootrom.sv
F../../../../soc/rtl/verilog/soc/bootrom/bootrom.sv
F../../../../soc/rtl/verilog/soc/bootrom/bootrom_code.sv
!i122 0
L0 43 117
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vdebug_interface
R1
Z17 DXx4 work 11 dii_package 0 22 f8QCiEnoej``^BF3Qec[@1
DXx4 work 23 debug_interface_sv_unit 0 22 8<o`n6ihna5^YOXdEO<[R1
R2
R4
r1
!s85 0
!i10b 1
!s100 hRmHfZfFTR6n?O@9Rf?=i2
Izfdm9L=d7Fdl7QCC0aa581
!s105 debug_interface_sv_unit
S1
R0
Z18 w1598482874
Z19 8../../../../soc/dbg/rtl/verilog/soc/debug_interface.sv
Z20 F../../../../soc/dbg/rtl/verilog/soc/debug_interface.sv
!i122 0
L0 46 126
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xdebug_interface_sv_unit
R1
R17
R2
V8<o`n6ihna5^YOXdEO<[R1
r1
!s85 0
!i10b 1
!s100 D9@K0l_DI2XA=@Sj35AmH3
I8<o`n6ihna5^YOXdEO<[R1
!i103 1
S1
R0
R18
R19
R20
!i122 0
Z21 L0 44 0
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vdebug_ring
R1
R17
DXx4 work 18 debug_ring_sv_unit 0 22 K;l@:>Ck;o60?86mGb>aC0
R11
R4
r1
!s85 0
!i10b 1
!s100 cPmN9W:c5ETR5YEKfhjJZ0
I=ke@HQJUEA4f`2NLEjC;71
!s105 debug_ring_sv_unit
S1
R0
R18
Z22 8../../../../soc/dbg/rtl/verilog/soc/interconnect/debug_ring.sv
Z23 F../../../../soc/dbg/rtl/verilog/soc/interconnect/debug_ring.sv
!i122 0
L0 46 45
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vdebug_ring_expand
R1
R17
DXx4 work 25 debug_ring_expand_sv_unit 0 22 L?4?I?iO9djQ]lWV>AfBb3
R11
R4
r1
!s85 0
!i10b 1
!s100 @I13[=jzf3N:SA7GbI@db1
IfPLG1P8aXR<2IGKJO8=Ug2
!s105 debug_ring_expand_sv_unit
S1
R0
R18
Z24 8../../../../soc/dbg/rtl/verilog/soc/interconnect/debug_ring_expand.sv
Z25 F../../../../soc/dbg/rtl/verilog/soc/interconnect/debug_ring_expand.sv
!i122 0
L0 46 62
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xdebug_ring_expand_sv_unit
R1
R17
R11
VL?4?I?iO9djQ]lWV>AfBb3
r1
!s85 0
!i10b 1
!s100 fhEBna9z_8S<fU24kM0YP0
IL?4?I?iO9djQ]lWV>AfBb3
!i103 1
S1
R0
R18
R24
R25
!i122 0
R21
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xdebug_ring_sv_unit
R1
R17
R11
VK;l@:>Ck;o60?86mGb>aC0
r1
!s85 0
!i10b 1
!s100 =nET[50i:lH>k^=iZ?6hh3
IK;l@:>Ck;o60?86mGb>aC0
!i103 1
S1
R0
R18
R22
R23
!i122 0
R21
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vdii_buffer
R1
R17
DXx4 work 18 dii_buffer_sv_unit 0 22 HcB2Q3:6?<<?VYX2CLDh;1
R2
R4
r1
!s85 0
!i10b 1
!s100 V0g]KYQ6F2=H18M48n5GK0
IcPjYheFO0PZR^zUL9h9H]0
!s105 dii_buffer_sv_unit
S1
R0
R18
Z26 8../../../../soc/dbg/rtl/verilog/soc/blocks/buffer/dii_buffer.sv
Z27 F../../../../soc/dbg/rtl/verilog/soc/blocks/buffer/dii_buffer.sv
!i122 0
L0 47 96
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xdii_buffer_sv_unit
R1
R17
R2
VHcB2Q3:6?<<?VYX2CLDh;1
r1
!s85 0
!i10b 1
!s100 Bj3I2ffkJ6[J:dG=QD1HX2
IHcB2Q3:6?<<?VYX2CLDh;1
!i103 1
S1
R0
R18
R26
R27
!i122 0
R21
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Ydii_channel_flat
R1
R2
!i10b 1
!s100 bXG<fXUR5QgM0aU1z715B2
R3
IH2ael6P2g7;TE4^jYjL]z2
R4
S1
R0
R18
8../../../../soc/dbg/rtl/verilog/soc/interfaces/common/dii_channel_flat.sv
F../../../../soc/dbg/rtl/verilog/soc/interfaces/common/dii_channel_flat.sv
!i122 0
R21
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xdii_package
R1
R2
!i10b 1
!s100 [Fg3g3lDMFD@DeNbkXQ9i1
R3
If8QCiEnoej``^BF3Qec[@1
Vf8QCiEnoej``^BF3Qec[@1
S1
R0
R18
8../../../../soc/dbg/rtl/verilog/soc/interfaces/common/dii_channel.sv
F../../../../soc/dbg/rtl/verilog/soc/interfaces/common/dii_channel.sv
!i122 0
R21
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Yglip_channel
R1
R2
!i10b 1
!s100 VVYWe]6AoPo`T_PzKJZ[M1
R3
IkX^Onh8cQR_<^:`l5f66b0
R4
S1
R0
R5
8../../../../bench/verilog/glip/glip_channel.sv
F../../../../bench/verilog/glip/glip_channel.sv
!i122 0
Z28 L0 29 0
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vglip_tcp_toplevel
R1
R11
!i10b 1
!s100 m9gjhJ<2[RfBQm@jgW?Zi2
R3
I30Zn0gfafdGI[m2B62VNk0
R4
S1
R0
R5
8../../../../bench/verilog/glip/glip_tcp_toplevel.sv
F../../../../bench/verilog/glip/glip_tcp_toplevel.sv
!i122 0
L0 28 151
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vmam_wb_adapter
R1
Z29 DXx4 work 18 optimsoc_functions 0 22 ^BAd:9BClW^mNI>C7baBG2
DXx4 work 22 mam_wb_adapter_sv_unit 0 22 QdKEn27>PP?91ldf_AM0k2
R2
R4
r1
!s85 0
!i10b 1
!s100 2MbeJ9QAkHBLhM;RkGa;]3
IkTV7k^FXRXeMjACKJeifg2
!s105 mam_wb_adapter_sv_unit
S1
R0
R18
Z30 8../../../../soc/dbg/rtl/verilog/soc/modules/mam/wishbone/mam_wb_adapter.sv
Z31 F../../../../soc/dbg/rtl/verilog/soc/modules/mam/wishbone/mam_wb_adapter.sv
!i122 0
L0 45 194
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xmam_wb_adapter_sv_unit
R1
R29
R2
VQdKEn27>PP?91ldf_AM0k2
r1
!s85 0
!i10b 1
!s100 FGODZJZD0n:;Dn8_WBd`D3
IQdKEn27>PP?91ldf_AM0k2
!i103 1
S1
R0
R18
R30
R31
!i122 0
Z32 L0 43 0
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vmpi_buffer
R1
R11
!i10b 1
!s100 OJSQ29n07LE4_FRkRHJ[<1
R3
I;[T_SJ1N8WI7`S65ciWoT2
R4
S1
R0
R18
8../../../../soc/mpi/rtl/verilog/wb/core/mpi_buffer.sv
F../../../../soc/mpi/rtl/verilog/wb/core/mpi_buffer.sv
!i122 0
L0 46 104
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vmpi_buffer_endpoint
R1
R11
!i10b 1
!s100 =4[[UJN^;mHG6_^ABNG541
R3
Ia=HTW05bg8^@7BfSJiVGE0
R4
S1
R0
R18
8../../../../soc/mpi/rtl/verilog/wb/core/mpi_buffer_endpoint.sv
F../../../../soc/mpi/rtl/verilog/wb/core/mpi_buffer_endpoint.sv
!i122 0
L0 46 504
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vmpi_wb
R1
R11
!i10b 1
!s100 3FP[FQMSR0m3<WnK<NW<H3
R3
IDd9JGV:nRk<@fj1j1lnCB2
R4
S1
R0
R18
8../../../../soc/mpi/rtl/verilog/wb/wb/mpi_wb.sv
F../../../../soc/mpi/rtl/verilog/wb/wb/mpi_wb.sv
!i122 0
L0 44 89
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_initiator_nocreq
R1
R11
!i10b 1
!s100 J;L;?]HJ;ZM`O3fM_QNA_1
R3
I264UOJC9d=>o1:HTSN=?10
R4
S1
R0
R18
8../../../../soc/dma/rtl/verilog/wb/core/mpsoc_dma_initiator_nocreq.sv
F../../../../soc/dma/rtl/verilog/wb/core/mpsoc_dma_initiator_nocreq.sv
!i122 0
L0 48 377
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_packet_buffer
R1
R11
!i10b 1
!s100 i@>29i==nU@FlCaiTn]Zk3
R3
IAXhDJ;NAM^]3]C7YAz0;23
R4
S1
R0
R18
8../../../../soc/dma/rtl/verilog/wb/core/mpsoc_dma_packet_buffer.sv
F../../../../soc/dma/rtl/verilog/wb/core/mpsoc_dma_packet_buffer.sv
!i122 0
Z33 L0 48 136
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_request_table
R1
R11
!i10b 1
!s100 T;9WBR=Am>EPUi9MCC6O?1
R3
IBAmek?h@gm21g=U^l2VUI0
R4
S1
R0
R18
8../../../../soc/dma/rtl/verilog/wb/core/mpsoc_dma_request_table.sv
F../../../../soc/dma/rtl/verilog/wb/core/mpsoc_dma_request_table.sv
!i122 0
L0 48 108
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_wb_initiator
R1
R11
!i10b 1
!s100 >IjkfmQ0ToKdon`Pf?2Kf2
R3
I9EPHc_mjNedbb1NJFUW@Y0
R4
S1
R0
R18
8../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_initiator.sv
F../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_initiator.sv
!i122 0
L0 46 157
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_wb_initiator_nocres
R1
R11
!i10b 1
!s100 =C4e6NU_9RJP4ZbQX4VIa0
R3
I@_2ezzg7TGQF[a>EHlz5L2
R4
S1
R0
R18
8../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_initiator_nocres.sv
F../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_initiator_nocres.sv
!i122 0
L0 46 204
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_wb_initiator_req
R1
R11
!i10b 1
!s100 c?aicNLFDL54@V<_lc^]43
R3
Ilzc;@TUz5W3@lM0?;D2S40
R4
S1
R0
R18
8../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_initiator_req.sv
F../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_initiator_req.sv
!i122 0
L0 46 263
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_wb_interface
R1
R11
!i10b 1
!s100 ^VlU;83[@UFT3@hSl`6az3
R3
I]O0Joko73JN>MJffZ7DNZ1
R4
S1
R0
R18
8../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_interface.sv
F../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_interface.sv
!i122 0
L0 46 76
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_wb_target
R1
R11
!i10b 1
!s100 a:ShZhSl]WigAzCn1TR?51
R3
IFeA=Gdm]o1TeEQR?XO9M90
R4
S1
R0
R18
8../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_target.sv
F../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_target.sv
!i122 0
L0 46 523
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_wb_top
R1
R11
!i10b 1
!s100 YF6lC4Z5nU7@gD19hVaT31
R3
I_QMbmnIH:I9`N]S>66<lR1
R4
S1
R0
R18
8../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_top.sv
F../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_top.sv
!i122 0
L0 47 373
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vnetworkadapter_conf
R1
R29
Z34 DXx4 work 15 optimsoc_config 0 22 lDS^HeMPRFTa^bhL6RhGQ3
DXx4 work 27 networkadapter_conf_sv_unit 0 22 Q1HT^G^T::Nb3J5LYW2aY3
R11
R4
r1
!s85 0
!i10b 1
!s100 @nB_D3GIl_IbQ8k_=aRYi0
I>jaFUL:S9o:mR0=mMbQRM3
!s105 networkadapter_conf_sv_unit
S1
R0
R16
Z35 8../../../../soc/rtl/verilog/soc/adapter/networkadapter_conf.sv
Z36 F../../../../soc/rtl/verilog/soc/adapter/networkadapter_conf.sv
!i122 0
L0 83 192
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xnetworkadapter_conf_sv_unit
R1
R29
R34
R11
VQ1HT^G^T::Nb3J5LYW2aY3
r1
!s85 0
!i10b 1
!s100 mgfc<FXjo@=YV5znNf8o01
IQ1HT^G^T::Nb3J5LYW2aY3
!i103 1
S1
R0
R16
R35
R36
!i122 0
L0 81 0
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vnetworkadapter_ct
R1
R29
R34
DXx4 work 25 networkadapter_ct_sv_unit 0 22 Qf5WSZ3M>JiCe?nGPF2793
R11
R4
r1
!s85 0
!i10b 1
!s100 ^dc8bK1L6LJC?5<I7=_LR1
IQDS4FKE6X=>T[cEfOfo_V0
!s105 networkadapter_ct_sv_unit
S1
R0
R16
Z37 8../../../../soc/rtl/verilog/soc/adapter/networkadapter_ct.sv
Z38 F../../../../soc/rtl/verilog/soc/adapter/networkadapter_ct.sv
!i122 0
L0 45 422
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xnetworkadapter_ct_sv_unit
R1
R29
R34
R11
VQf5WSZ3M>JiCe?nGPF2793
r1
!s85 0
!i10b 1
!s100 C;l7j:Q8L0AU0SfdcaB]m3
IQf5WSZ3M>JiCe?nGPF2793
!i103 1
S1
R0
R16
R37
R38
!i122 0
R32
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vnoc_buffer
R1
R11
!i10b 1
!s100 UfzG[LV?b73dB[4UcRe2@0
R3
I9d_?Hdio2Z3BRghG8Im1k2
R4
S1
R0
R12
8../../../../soc/noc/rtl/verilog/core/noc_buffer.sv
F../../../../soc/noc/rtl/verilog/core/noc_buffer.sv
!i122 0
R33
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vnoc_demux
R1
R11
!i10b 1
!s100 `fSFWBFT4>mz[Ii<o?WQ=0
R3
I[IZ@M1i8gfUb`ebSJUDj=3
R4
S1
R0
R12
8../../../../soc/noc/rtl/verilog/core/noc_demux.sv
F../../../../soc/noc/rtl/verilog/core/noc_demux.sv
!i122 0
L0 45 89
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vnoc_mesh4d
R1
R11
!i10b 1
!s100 elIB^V4WEgBlkRUY>c1Tb2
R3
IOg`ci>^5ec=P6f:L<YTLE1
R4
S1
R0
R12
8../../../../soc/noc/rtl/verilog/topology/noc_mesh4d.sv
F../../../../soc/noc/rtl/verilog/topology/noc_mesh4d.sv
!i122 0
L0 45 446
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vnoc_mux
R1
R11
!i10b 1
!s100 :ELPNSX@YVBCGlIPlCbXl0
R3
I`TDPF8Q^D@_We]7BV>gKb2
R4
S1
R0
R12
8../../../../soc/noc/rtl/verilog/core/noc_mux.sv
F../../../../soc/noc/rtl/verilog/core/noc_mux.sv
!i122 0
L0 46 97
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vnoc_router
R1
R11
!i10b 1
!s100 nS6dM;4HQ0OOLj[MdH2;j1
R3
I9O;OEjl[N6zT1Pz;O5]V20
R4
S1
R0
R12
8../../../../soc/noc/rtl/verilog/router/noc_router.sv
F../../../../soc/noc/rtl/verilog/router/noc_router.sv
!i122 0
Z39 L0 45 120
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vnoc_router_input
R1
R11
!i10b 1
!s100 H>I3JE:8Ta73SSd^S5no42
R3
IK_`;^a`O2^UU7W4oBJPEX0
R4
S1
R0
R12
8../../../../soc/noc/rtl/verilog/router/noc_router_input.sv
F../../../../soc/noc/rtl/verilog/router/noc_router_input.sv
!i122 0
Z40 L0 45 88
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vnoc_router_lookup
R1
R11
!i10b 1
!s100 L3F;F]dA;^fEDzgY_2kT43
R3
IAb=Y6;MIYhlGVC:1HRR]l1
R4
S1
R0
R12
8../../../../soc/noc/rtl/verilog/router/noc_router_lookup.sv
F../../../../soc/noc/rtl/verilog/router/noc_router_lookup.sv
!i122 0
L0 45 107
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vnoc_router_lookup_slice
R1
R11
!i10b 1
!s100 `0;zejI][M?Y1CGH7=^SR2
R3
I7AG:@lCMJdl2z9<eUN>Kg0
R4
S1
R0
R12
8../../../../soc/noc/rtl/verilog/router/noc_router_lookup_slice.sv
F../../../../soc/noc/rtl/verilog/router/noc_router_lookup_slice.sv
!i122 0
L0 45 83
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vnoc_router_output
R1
R11
!i10b 1
!s100 hAHjHfn?KjI01Y`hP:=aK1
R3
IL^lQP^RlIf;nG_UT<_mOV0
R4
S1
R0
R12
8../../../../soc/noc/rtl/verilog/router/noc_router_output.sv
F../../../../soc/noc/rtl/verilog/router/noc_router_output.sv
!i122 0
L0 45 114
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vnoc_vchannel_mux
R1
R11
!i10b 1
!s100 fohI:KZLfJ`P81AJ7lU=81
R3
I[6B:gVLbGW>ZWhSzeP`m52
R4
S1
R0
R12
8../../../../soc/noc/rtl/verilog/core/noc_vchannel_mux.sv
F../../../../soc/noc/rtl/verilog/core/noc_vchannel_mux.sv
!i122 0
L0 45 65
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xopensocdebug
R1
R2
!i10b 1
!s100 hCKS=a84`ZGbgCg0n]Rln2
R3
If7DTjDU=fcY6JJ1eeQcTZ1
Vf7DTjDU=fcY6JJ1eeQcTZ1
S1
R0
R18
8../../../../soc/dbg/rtl/verilog/soc/interfaces/or1k/mor1kx_trace_exec.sv
F../../../../soc/dbg/rtl/verilog/soc/interfaces/or1k/mor1kx_trace_exec.sv
!i122 0
R32
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xoptimsoc_config
R1
R29
R2
!i10b 1
!s100 :<15Xjf]27gS<[9X`dAU;1
R3
IlDS^HeMPRFTa^bhL6RhGQ3
VlDS^HeMPRFTa^bhL6RhGQ3
S1
R0
R5
8../../../../rtl/verilog/pkg/config/optimsoc_config.sv
F../../../../rtl/verilog/pkg/config/optimsoc_config.sv
!i122 0
Z41 L0 45 0
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xoptimsoc_constants
R1
R2
!i10b 1
!s100 JfY1h;LAP`5f=W5j038Bm0
R3
IInhCWNRc0JY6S_2PEU_J71
VInhCWNRc0JY6S_2PEU_J71
S1
R0
R5
8../../../../rtl/verilog/pkg/constants/optimsoc_constants.sv
F../../../../rtl/verilog/pkg/constants/optimsoc_constants.sv
!i122 0
R28
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xoptimsoc_functions
R1
R2
!i10b 1
!s100 DRmMJ7ZV^h26zKHCkz^:F0
R3
I^BAd:9BClW^mNI>C7baBG2
V^BAd:9BClW^mNI>C7baBG2
S1
R0
R5
8../../../../rtl/verilog/pkg/functions/optimsoc_functions.sv
F../../../../rtl/verilog/pkg/functions/optimsoc_functions.sv
!i122 0
L0 30 0
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vor1k_branch_prediction
R1
R11
!i10b 1
!s100 QeF6G6;T7G82nF0BOd^b^2
R3
I`:]znHW]FQ@7:m2]S?BU;3
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/core/or1k_branch_prediction.sv
F../../../../soc/pu/rtl/verilog/core/or1k_branch_prediction.sv
!i122 0
L0 45 90
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vor1k_branch_predictor_gshare
R1
R11
!i10b 1
!s100 KUeL=ofUGO=7dH?B;:3BQ0
R3
IWO^IQL4QikTmzIb3:[kLe2
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/core/or1k_branch_predictor_gshare.sv
F../../../../soc/pu/rtl/verilog/core/or1k_branch_predictor_gshare.sv
!i122 0
L0 45 91
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vor1k_branch_predictor_saturation_counter
R1
R11
!i10b 1
!s100 ==TFFcJVdSdHB_777bHjB2
R3
I2a6OXWFzf3Q3=`94GSoMm3
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/core/or1k_branch_predictor_saturation_counter.sv
F../../../../soc/pu/rtl/verilog/core/or1k_branch_predictor_saturation_counter.sv
!i122 0
L0 45 66
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vor1k_branch_predictor_simple
R1
R11
!i10b 1
!s100 i^iQ^PM96[[JVfWLSc43O3
R3
IaLZDNIlMkYAI:4@o0JSG^0
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/core/or1k_branch_predictor_simple.sv
F../../../../soc/pu/rtl/verilog/core/or1k_branch_predictor_simple.sv
!i122 0
L0 45 12
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vor1k_bus_if_wb32
R1
R11
!i10b 1
!s100 LQgcScW7WhGFI]4a9KbAM1
R3
I:z;a8iR4ea]eb5O=XbSRN2
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/core/or1k_bus_if_wb32.sv
F../../../../soc/pu/rtl/verilog/core/or1k_bus_if_wb32.sv
!i122 0
L0 45 147
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vor1k_cache_lru
R1
R11
!i10b 1
!s100 fGn60QLVQOzOG`LD<`Z9B3
R3
IHm1GXolNl>^cnk<N[;BO[1
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/core/fetch/or1k_cache_lru.sv
F../../../../soc/pu/rtl/verilog/core/fetch/or1k_cache_lru.sv
!i122 0
L0 43 186
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vor1k_cfgrs
R1
R11
!i10b 1
!s100 NC:I]2bj?kMHEf@``Zm`M3
R3
I[WLl_LHfRh8CQn5kTdAU10
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/core/control/or1k_cfgrs.sv
F../../../../soc/pu/rtl/verilog/core/control/or1k_cfgrs.sv
!i122 0
L0 45 202
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vor1k_core
R1
R11
!i10b 1
!s100 d?1K]3Wo0iCLmh`T1oaM13
R3
IQ_R<R;0P?[D:2F0IO1h390
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/core/or1k_core.sv
F../../../../soc/pu/rtl/verilog/core/or1k_core.sv
!i122 0
L0 45 395
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vor1k_cpu
R1
R11
!i10b 1
!s100 dfFlC8nYHLVBFiAJdk15N3
R3
IebOF;nUeCh>_nTUe3L]l42
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/core/or1k_cpu.sv
F../../../../soc/pu/rtl/verilog/core/or1k_cpu.sv
Z42 F../../../../soc/pu/rtl/verilog/pkg/or1k-utils.sv
!i122 0
L0 45 498
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vor1k_cpu_cappuccino
R1
R11
!i10b 1
!s100 <?A_8Z@ZcAALm;1I_K^Oj1
R3
I6U5@PmkI899_7?_caUc4o0
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/core/or1k_cpu_cappuccino.sv
F../../../../soc/pu/rtl/verilog/core/or1k_cpu_cappuccino.sv
R42
!i122 0
L0 45 1384
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vor1k_ctrl_cappuccino
R1
R11
!i10b 1
!s100 j?W2>aNoiELE=Jz@6N]OV3
R3
Ie7MUiC?<A@k9]HJX3iV<A0
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/core/control/or1k_ctrl_cappuccino.sv
F../../../../soc/pu/rtl/verilog/core/control/or1k_ctrl_cappuccino.sv
!i122 0
L0 45 1516
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vor1k_dcache
R1
R11
!i10b 1
!s100 Q>L7;iJ<D<BMLF97KTn^H2
R3
IgeCQ?H4]^A_:6AC7cGhai2
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/core/memory/or1k_dcache.sv
F../../../../soc/pu/rtl/verilog/core/memory/or1k_dcache.sv
!i122 0
L0 45 640
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vor1k_decode
R1
R11
!i10b 1
!s100 >`eIGZD@kP<K365=NK3KU2
R3
I:m[5_W6XOWXT6E0:Mm_@42
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/core/decode/or1k_decode.sv
F../../../../soc/pu/rtl/verilog/core/decode/or1k_decode.sv
!i122 0
L0 45 448
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vor1k_decode_execute_cappuccino
R1
R11
!i10b 1
!s100 kc2`AjP[c7RcW9[`UjO@H2
R3
IlcFFhJU9Bc^Z^Wf<^KZOL3
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/core/or1k_decode_execute_cappuccino.sv
F../../../../soc/pu/rtl/verilog/core/or1k_decode_execute_cappuccino.sv
!i122 0
L0 45 588
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vor1k_dmmu
R1
R11
!i10b 1
!s100 Ac6OQlOJG?J9J0W=;R=Te1
R3
ICYH2ZkF_XMQKcK2BMRV>m1
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/core/memory/or1k_dmmu.sv
F../../../../soc/pu/rtl/verilog/core/memory/or1k_dmmu.sv
!i122 0
L0 45 421
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vor1k_execute_alu
R1
R11
!i10b 1
!s100 z`DAYjg^A8o[mC[NkZ:I_0
R3
I0Q[V0SFe<Xbd2bK;KXzk82
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/core/execute/or1k_execute_alu.sv
F../../../../soc/pu/rtl/verilog/core/execute/or1k_execute_alu.sv
!i122 0
L0 45 800
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vor1k_execute_ctrl_cappuccino
R1
R11
!i10b 1
!s100 Ej8YzaoNozII;cbfAg<dS0
R3
IaW3Hgg31aTcc<`XQ]e`GK2
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/core/execute/or1k_execute_ctrl_cappuccino.sv
F../../../../soc/pu/rtl/verilog/core/execute/or1k_execute_ctrl_cappuccino.sv
!i122 0
L0 45 386
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vor1k_fetch_cappuccino
R1
R11
!i10b 1
!s100 FPk?160cElPh]j?aIeF<J0
R3
IPYnUFkS4LD_KR5fFiUFJM0
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/core/fetch/or1k_fetch_cappuccino.sv
F../../../../soc/pu/rtl/verilog/core/fetch/or1k_fetch_cappuccino.sv
!i122 0
L0 45 602
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vor1k_icache
R1
R11
!i10b 1
!s100 Pf4kPz;7@JZb_BoUNB>4m2
R3
I;CH`oeE]E]6gTV@FI1U`L3
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/core/fetch/or1k_icache.sv
F../../../../soc/pu/rtl/verilog/core/fetch/or1k_icache.sv
!i122 0
L0 45 425
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vor1k_immu
R1
R11
!i10b 1
!s100 Ee]BDda1dlZbC_T0Q9amS3
R3
I]_mNm66Piz4k2IDkN?51V0
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/core/fetch/or1k_immu.sv
F../../../../soc/pu/rtl/verilog/core/fetch/or1k_immu.sv
!i122 0
L0 45 436
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vor1k_lsu_cappuccino
R1
R11
!i10b 1
!s100 TDcElQMWFX`hiKU^KHC421
R3
I7I=gHML6U^h;mkUI3KoZg3
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/core/memory/or1k_lsu_cappuccino.sv
F../../../../soc/pu/rtl/verilog/core/memory/or1k_lsu_cappuccino.sv
!i122 0
L0 45 810
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vor1k_module
R1
Z43 DXx4 work 12 opensocdebug 0 22 f7DTjDU=fcY6JJ1eeQcTZ1
DXx4 work 19 or1k_module_sv_unit 0 22 `hcFVXbk<TFcjg>3oAd7Z0
R11
R4
r1
!s85 0
!i10b 1
!s100 ZKzU10H]N4UX_T4VkY8SZ2
IZSFze^d]U<AVb@=RCT0TY1
!s105 or1k_module_sv_unit
S1
R0
R12
Z44 8../../../../soc/pu/rtl/verilog/module/or1k_module.sv
Z45 F../../../../soc/pu/rtl/verilog/module/or1k_module.sv
!i122 0
L0 45 150
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xor1k_module_sv_unit
R1
R43
R11
V`hcFVXbk<TFcjg>3oAd7Z0
r1
!s85 0
!i10b 1
!s100 ^WMZ0I0>TADccMhl[@SW52
I`hcFVXbk<TFcjg>3oAd7Z0
!i103 1
S1
R0
R12
R44
R45
!i122 0
R32
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vor1k_mpsoc4d
R1
R17
R29
R34
DXx4 work 20 or1k_mpsoc4d_sv_unit 0 22 M_Za_d1U1?odlX2I9WmTh0
R11
R4
r1
!s85 0
!i10b 1
!s100 TzSOaHfDS;g^PWL`h@Cn?2
I=licamg7z8i0e9f8NDAb_1
!s105 or1k_mpsoc4d_sv_unit
S1
R0
R5
Z46 8../../../../rtl/verilog/mpsoc/or1k_mpsoc4d.sv
Z47 F../../../../rtl/verilog/mpsoc/or1k_mpsoc4d.sv
!i122 0
L0 46 174
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xor1k_mpsoc4d_sv_unit
R1
R17
R29
R34
R11
VM_Za_d1U1?odlX2I9WmTh0
r1
!s85 0
!i10b 1
!s100 `j_IdhgIheDPB2Z>EeI@f1
IM_Za_d1U1?odlX2I9WmTh0
!i103 1
S1
R0
R5
R46
R47
!i122 0
R32
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vor1k_mpsoc4d_testbench
R1
R17
R43
R29
R34
DXx4 work 30 or1k_mpsoc4d_testbench_sv_unit 0 22 3`WlP_dALQj]kXSn4Nmeb1
R11
R4
r1
!s85 0
!i10b 1
!s100 fcBCnkJ@81kVgz`CXgWg<3
I1bLBRnm;@?bb8nfWIeZ:J2
!s105 or1k_mpsoc4d_testbench_sv_unit
S1
R0
R5
Z48 8../../../../bench/verilog/or1k_mpsoc4d_testbench.sv
Z49 F../../../../bench/verilog/or1k_mpsoc4d_testbench.sv
!i122 0
L0 48 185
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xor1k_mpsoc4d_testbench_sv_unit
R1
R17
R43
R29
R34
R11
V3`WlP_dALQj]kXSn4Nmeb1
r1
!s85 0
!i10b 1
!s100 ;l?<2]Jm_`Dc1IAR=KcP^3
I3`WlP_dALQj]kXSn4Nmeb1
!i103 1
S1
R0
R5
R48
R49
!i122 0
R32
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vor1k_pcu
R1
R11
!i10b 1
!s100 P;f;=30Fz9[JeWR;[ZDP@2
R3
ILH<O_5oE]ig3Df2[CRCJB2
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/core/control/or1k_pcu.sv
F../../../../soc/pu/rtl/verilog/core/control/or1k_pcu.sv
!i122 0
R39
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vor1k_pic
R1
R11
!i10b 1
!s100 X@PoD@oeoiFa^QMfAV=Wc1
R3
I592HNh[J[@^g[:Gd1>Rmn3
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/core/control/or1k_pic.sv
F../../../../soc/pu/rtl/verilog/core/control/or1k_pic.sv
!i122 0
L0 45 109
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vor1k_rf_cappuccino
R1
R11
!i10b 1
!s100 46GBZ6D:`P]0ol2RLoJI^3
R3
IUeY=`B8P]Uj;U@7fZk8;<2
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/core/execute/or1k_rf_cappuccino.sv
F../../../../soc/pu/rtl/verilog/core/execute/or1k_rf_cappuccino.sv
R42
!i122 0
L0 45 474
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vor1k_simple_dpram_sclk
R1
R11
!i10b 1
!s100 7gPEFKhT:O==^3VWIQh9@3
R3
IX`if^<3fMJN[KSI8OI]aj3
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/memory/or1k_simple_dpram_sclk.sv
F../../../../soc/pu/rtl/verilog/memory/or1k_simple_dpram_sclk.sv
!i122 0
L0 43 60
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vor1k_store_buffer
R1
R11
!i10b 1
!s100 K;TGNKjeOEgE:>2A:^HiV3
R3
IbN@k=CaG8nWTB^XLPPiVF3
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/core/memory/or1k_store_buffer.sv
F../../../../soc/pu/rtl/verilog/core/memory/or1k_store_buffer.sv
!i122 0
Z50 L0 45 71
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vor1k_ticktimer
R1
R11
!i10b 1
!s100 5VN7ck`H_WW:iT8bKbkR20
R3
Ii=GbC:kI=T7DodfYVI[6M3
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/core/control/or1k_ticktimer.sv
F../../../../soc/pu/rtl/verilog/core/control/or1k_ticktimer.sv
!i122 0
L0 45 70
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vor1k_tile
R1
R17
R43
R29
R34
DXx4 work 17 or1k_tile_sv_unit 0 22 [CWzeFB`CRU9BXOb<kzJi0
R11
R4
r1
!s85 0
!i10b 1
!s100 5c:]F]0fX@FD^8hmfaR4F3
I9HQ4^Lb6zVUA2?8CkP:5?3
!s105 or1k_tile_sv_unit
S1
R0
R16
Z51 8../../../../soc/rtl/verilog/soc/or1k_tile.sv
Z52 F../../../../soc/rtl/verilog/soc/or1k_tile.sv
!i122 0
L0 48 666
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xor1k_tile_sv_unit
R1
R17
R43
R29
R34
R11
V[CWzeFB`CRU9BXOb<kzJi0
r1
!s85 0
!i10b 1
!s100 >`<`<kG0J@00TL583?ZlJ3
I[CWzeFB`CRU9BXOb<kzJi0
!i103 1
S1
R0
R16
R51
R52
!i122 0
R32
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vor1k_true_dpram_sclk
R1
R11
!i10b 1
!s100 ]JaU3TRa>d`ig6SzbYHGk1
R3
I6Qf`l:<lbaDcgj<W6Gdei0
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/memory/or1k_true_dpram_sclk.sv
F../../../../soc/pu/rtl/verilog/memory/or1k_true_dpram_sclk.sv
!i122 0
L0 43 46
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vor1k_wb_mux_cappuccino
R1
R11
!i10b 1
!s100 ?RbgM2XVHBo3jWdP<o82T1
R3
IeYVEz]<ZVMmZnM4FFUdTl2
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/core/execute/or1k_wb_mux_cappuccino.sv
F../../../../soc/pu/rtl/verilog/core/execute/or1k_wb_mux_cappuccino.sv
!i122 0
L0 45 37
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vosd_ctm
R1
R17
DXx4 work 15 osd_ctm_sv_unit 0 22 fYKE1@0c?_4>O`F[hR8PF1
R2
R4
r1
!s85 0
!i10b 1
!s100 bUY8;UbgRikm[6<Yk]bAa2
I_=>A0hj>Q]>Q`Gg:Gc1hQ3
!s105 osd_ctm_sv_unit
S1
R0
R18
Z53 8../../../../soc/dbg/rtl/verilog/soc/modules/ctm/common/osd_ctm.sv
Z54 F../../../../soc/dbg/rtl/verilog/soc/modules/ctm/common/osd_ctm.sv
!i122 0
L0 45 174
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vosd_ctm_mor1kx
R1
R17
R43
DXx4 work 22 osd_ctm_mor1kx_sv_unit 0 22 jaJKCkoznM:<>2hVg0?PN0
R2
R4
r1
!s85 0
!i10b 1
!s100 6FK;Bkl7mZYG]8D=h=]LP2
I?4lZ;lIW3JEIZ:Rzl]mRD3
!s105 osd_ctm_mor1kx_sv_unit
S1
R0
R18
Z55 8../../../../soc/dbg/rtl/verilog/soc/modules/ctm/or1k/mor1kx/osd_ctm_mor1kx.sv
Z56 F../../../../soc/dbg/rtl/verilog/soc/modules/ctm/or1k/mor1kx/osd_ctm_mor1kx.sv
!i122 0
L0 46 66
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xosd_ctm_mor1kx_sv_unit
R1
R17
R43
R2
VjaJKCkoznM:<>2hVg0?PN0
r1
!s85 0
!i10b 1
!s100 :H3o@BzzcBYnKE9P]j9QZ1
IjaJKCkoznM:<>2hVg0?PN0
!i103 1
S1
R0
R18
R55
R56
!i122 0
R32
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xosd_ctm_sv_unit
R1
R17
R2
VfYKE1@0c?_4>O`F[hR8PF1
r1
!s85 0
!i10b 1
!s100 >>?04feYDMF;Ti@Z>]6@20
IfYKE1@0c?_4>O`F[hR8PF1
!i103 1
S1
R0
R18
R53
R54
!i122 0
R32
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vosd_dem_uart
R1
R17
DXx4 work 20 osd_dem_uart_sv_unit 0 22 T7Bio;ok0E<2SMJ1aDWHl2
R2
R4
r1
!s85 0
!i10b 1
!s100 Xb22CgNEMe2Wo:eiE27?b3
IASYEEcQaJSJj^?Goo29RY2
!s105 osd_dem_uart_sv_unit
S1
R0
R18
Z57 8../../../../soc/dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart.sv
Z58 F../../../../soc/dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart.sv
!i122 0
L0 45 183
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vosd_dem_uart_16550
R1
R17
DXx4 work 26 osd_dem_uart_16550_sv_unit 0 22 c=A<Yc:`^_[hXRGG;a@Z60
R11
R4
r1
!s85 0
!i10b 1
!s100 5G4M6IOlC4zLK^N6UbS9[0
IXEWaJDAD@QXB9=[f6=P292
!s105 osd_dem_uart_16550_sv_unit
S1
R0
R18
Z59 8../../../../soc/dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_16550.sv
Z60 F../../../../soc/dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_16550.sv
!i122 0
L0 46 217
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xosd_dem_uart_16550_sv_unit
R1
R17
R11
Vc=A<Yc:`^_[hXRGG;a@Z60
r1
!s85 0
!i10b 1
!s100 i^jfP^FhM@PWBl:c5gRJA1
Ic=A<Yc:`^_[hXRGG;a@Z60
!i103 1
S1
R0
R18
R59
R60
!i122 0
R21
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xosd_dem_uart_sv_unit
R1
R17
R2
VT7Bio;ok0E<2SMJ1aDWHl2
r1
!s85 0
!i10b 1
!s100 S55aBV4W3:_DO11;_G0790
IT7Bio;ok0E<2SMJ1aDWHl2
!i103 1
S1
R0
R18
R57
R58
!i122 0
R32
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vosd_dem_uart_wb
R1
R17
DXx4 work 23 osd_dem_uart_wb_sv_unit 0 22 ?`MF4]KZz2UGG9UeJTBzb0
R11
R4
r1
!s85 0
!i10b 1
!s100 ^EZFF]KS`Um>0HjSJSDZm2
I`5A6UiYjjTPN[9;hX<]G>3
!s105 osd_dem_uart_wb_sv_unit
S1
R0
R18
Z61 8../../../../soc/dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_wb.sv
Z62 F../../../../soc/dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_wb.sv
!i122 0
Z63 L0 45 104
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xosd_dem_uart_wb_sv_unit
R1
R17
R11
V?`MF4]KZz2UGG9UeJTBzb0
r1
!s85 0
!i10b 1
!s100 4>T?6kQ4H@@B3VRdSPbMj1
I?`MF4]KZz2UGG9UeJTBzb0
!i103 1
S1
R0
R18
R61
R62
!i122 0
R32
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vosd_event_packetization
R1
R17
DXx4 work 31 osd_event_packetization_sv_unit 0 22 ^oZaE;H6SUO>4X^kOc@9>2
R2
R4
r1
!s85 0
!i10b 1
!s100 lM=jUKKZ>0LYBJ8V4m@lL1
IV==5kb9FGVbHfnAKcJ4B90
!s105 osd_event_packetization_sv_unit
S1
R0
R18
Z64 8../../../../soc/dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization.sv
Z65 F../../../../soc/dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization.sv
!i122 0
L0 46 196
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vosd_event_packetization_fixedwidth
R1
R17
DXx4 work 42 osd_event_packetization_fixedwidth_sv_unit 0 22 X]BeZBIX^^7d64ThJ16m32
R2
R4
r1
!s85 0
!i10b 1
!s100 W:dD7;^KRE<lQmo37oWga1
Ibh;`bl;L7=CzMBfg9:;<Z1
!s105 osd_event_packetization_fixedwidth_sv_unit
S1
R0
R18
Z66 8../../../../soc/dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization_fixedwidth.sv
Z67 F../../../../soc/dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization_fixedwidth.sv
!i122 0
L0 60 88
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xosd_event_packetization_fixedwidth_sv_unit
R1
R17
R2
VX]BeZBIX^^7d64ThJ16m32
r1
!s85 0
!i10b 1
!s100 iE]cXio2W1:[;1n6ifoIG2
IX]BeZBIX^^7d64ThJ16m32
!i103 1
S1
R0
R18
R66
R67
!i122 0
L0 58 0
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xosd_event_packetization_sv_unit
R1
R17
R2
V^oZaE;H6SUO>4X^kOc@9>2
r1
!s85 0
!i10b 1
!s100 dJ2_:lR=of04TQOP]J8X31
I^oZaE;H6SUO>4X^kOc@9>2
!i103 1
S1
R0
R18
R64
R65
!i122 0
R21
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vosd_fifo
R1
R2
!i10b 1
!s100 o`GTjOOzNV1=X[CZJ_VPB3
R3
Ik9A1h>aTP93<Ee[D4Fn9=3
R4
S1
R0
R18
8../../../../soc/dbg/rtl/verilog/soc/blocks/buffer/osd_fifo.sv
F../../../../soc/dbg/rtl/verilog/soc/blocks/buffer/osd_fifo.sv
!i122 0
L0 44 76
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vosd_him
R1
R17
DXx4 work 15 osd_him_sv_unit 0 22 E[P[Fc8zWf]abE6J`hBn82
R2
R4
r1
!s85 0
!i10b 1
!s100 m0GCVg5U_gfU7`KlY=K3[3
IiUhc?9Of1n==dXIBj3WjE3
!s105 osd_him_sv_unit
S1
R0
R18
Z68 8../../../../soc/dbg/rtl/verilog/soc/modules/him/osd_him.sv
Z69 F../../../../soc/dbg/rtl/verilog/soc/modules/him/osd_him.sv
!i122 0
L0 45 127
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xosd_him_sv_unit
R1
R17
R2
VE[P[Fc8zWf]abE6J`hBn82
r1
!s85 0
!i10b 1
!s100 d1ObME@<BW:VZ;`k`VFe60
IE[P[Fc8zWf]abE6J`hBn82
!i103 1
S1
R0
R18
R68
R69
!i122 0
R32
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vosd_mam
R1
R17
DXx4 work 15 osd_mam_sv_unit 0 22 e59LaJ`Kbj;QSBhK5RVOn0
R2
R4
r1
!s85 0
!i10b 1
!s100 [Z210XDKaGcmzYX4M?0zc1
IA9nQh3Q^l9SZmlNRX6QMQ1
!s105 osd_mam_sv_unit
S1
R0
R18
Z70 8../../../../soc/dbg/rtl/verilog/soc/modules/mam/common/osd_mam.sv
Z71 F../../../../soc/dbg/rtl/verilog/soc/modules/mam/common/osd_mam.sv
!i122 0
L0 45 545
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xosd_mam_sv_unit
R1
R17
R2
Ve59LaJ`Kbj;QSBhK5RVOn0
r1
!s85 0
!i10b 1
!s100 cDSE1haefd@D1`VS88FR82
Ie59LaJ`Kbj;QSBhK5RVOn0
!i103 1
S1
R0
R18
R70
R71
!i122 0
R32
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vosd_mam_wb
R1
R17
DXx4 work 18 osd_mam_wb_sv_unit 0 22 k^QGWNhZf<P:U]Yd:[[Q72
R2
R4
r1
!s85 0
!i10b 1
!s100 gX<03[zmbEVHWJ2QD^LMl2
IHJbQVa0`5A[14fm6Y4nVS1
!s105 osd_mam_wb_sv_unit
S1
R0
R18
Z72 8../../../../soc/dbg/rtl/verilog/soc/modules/mam/wishbone/osd_mam_wb.sv
Z73 F../../../../soc/dbg/rtl/verilog/soc/modules/mam/wishbone/osd_mam_wb.sv
!i122 0
L0 45 106
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vosd_mam_wb_if
R1
R2
!i10b 1
!s100 j1Ni5bjXi8[f[L<;mMn?j0
R3
I31522f^i29GS2HY?Ha;6>0
R4
S1
R0
R18
8../../../../soc/dbg/rtl/verilog/soc/modules/mam/wishbone/osd_mam_wb_if.sv
F../../../../soc/dbg/rtl/verilog/soc/modules/mam/wishbone/osd_mam_wb_if.sv
!i122 0
L0 43 235
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xosd_mam_wb_sv_unit
R1
R17
R2
Vk^QGWNhZf<P:U]Yd:[[Q72
r1
!s85 0
!i10b 1
!s100 ?L`Ron]632[kVaOMjTg`[0
Ik^QGWNhZf<P:U]Yd:[[Q72
!i103 1
S1
R0
R18
R72
R73
!i122 0
R32
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vosd_regaccess
R1
R17
DXx4 work 21 osd_regaccess_sv_unit 0 22 G=:da4AJHc2zEenCcCh7[3
R2
R4
r1
!s85 0
!i10b 1
!s100 mY[;BdN3Bg^i0Z3o9zYhP3
I8ME?=2]JPmai;lASiXk1?0
!s105 osd_regaccess_sv_unit
S1
R0
R18
Z74 8../../../../soc/dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess.sv
Z75 F../../../../soc/dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess.sv
!i122 0
L0 47 375
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vosd_regaccess_demux
R1
R17
DXx4 work 27 osd_regaccess_demux_sv_unit 0 22 TK`YJ9n]VLSfQZ5^E?z:l0
R2
R4
r1
!s85 0
!i10b 1
!s100 eNd73HiXhI?MdIE:8hhcP3
I2PNfTZ6KRo4Jf3UA<AR1X2
!s105 osd_regaccess_demux_sv_unit
S1
R0
R18
Z76 8../../../../soc/dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_demux.sv
Z77 F../../../../soc/dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_demux.sv
!i122 0
L0 45 133
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xosd_regaccess_demux_sv_unit
R1
R17
R2
VTK`YJ9n]VLSfQZ5^E?z:l0
r1
!s85 0
!i10b 1
!s100 aCT3Qz[R1MfQ@eFN[;jgb3
ITK`YJ9n]VLSfQZ5^E?z:l0
!i103 1
S1
R0
R18
R76
R77
!i122 0
R32
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vosd_regaccess_layer
R1
R17
DXx4 work 27 osd_regaccess_layer_sv_unit 0 22 fW9WTRPei?3[nf08nfV1g1
R2
R4
r1
!s85 0
!i10b 1
!s100 >:0o]VF=9:oci8>=Pf?Yj2
IYzX=QHR:cc<^fW4cSRW2O2
!s105 osd_regaccess_layer_sv_unit
S1
R0
R18
Z78 8../../../../soc/dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_layer.sv
Z79 F../../../../soc/dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_layer.sv
!i122 0
L0 45 85
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xosd_regaccess_layer_sv_unit
R1
R17
R2
VfW9WTRPei?3[nf08nfV1g1
r1
!s85 0
!i10b 1
!s100 bhPT_DbOg?nWR5JPajEAZ2
IfW9WTRPei?3[nf08nfV1g1
!i103 1
S1
R0
R18
R78
R79
!i122 0
R32
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xosd_regaccess_sv_unit
R1
R17
R2
VG=:da4AJHc2zEenCcCh7[3
r1
!s85 0
!i10b 1
!s100 Z`]0z7eTB]Gi4YiXa1gc<3
IG=:da4AJHc2zEenCcCh7[3
!i103 1
S1
R0
R18
R74
R75
!i122 0
R41
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vosd_scm
R1
R17
DXx4 work 15 osd_scm_sv_unit 0 22 I@?PGHSJ<4059ncIkf8O83
R2
R4
r1
!s85 0
!i10b 1
!s100 5b>HZokd5[jm_D=NkGDgM2
IW6A8A<8@f;<B[D=0QHN@L1
!s105 osd_scm_sv_unit
S1
R0
R18
Z80 8../../../../soc/dbg/rtl/verilog/soc/modules/scm/osd_scm.sv
Z81 F../../../../soc/dbg/rtl/verilog/soc/modules/scm/osd_scm.sv
!i122 0
L0 45 72
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xosd_scm_sv_unit
R1
R17
R2
VI@?PGHSJ<4059ncIkf8O83
r1
!s85 0
!i10b 1
!s100 I?:TCXgW6fgPb1ljzC[cN0
II@?PGHSJ<4059ncIkf8O83
!i103 1
S1
R0
R18
R80
R81
!i122 0
R32
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vosd_stm
R1
R17
DXx4 work 15 osd_stm_sv_unit 0 22 UkIPbX0gm98lae<4SZaLR0
R2
R4
r1
!s85 0
!i10b 1
!s100 V>^?P4oK@ez8VQneTOVzo2
I[4C`;Ni=YKd2[L7`33@So1
!s105 osd_stm_sv_unit
S1
R0
R18
Z82 8../../../../soc/dbg/rtl/verilog/soc/modules/stm/common/osd_stm.sv
Z83 F../../../../soc/dbg/rtl/verilog/soc/modules/stm/common/osd_stm.sv
!i122 0
L0 45 148
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vosd_stm_mor1kx
R1
R17
R43
DXx4 work 22 osd_stm_mor1kx_sv_unit 0 22 NRP_WF867o8KWXHiCm7bf3
R2
R4
r1
!s85 0
!i10b 1
!s100 M09]9]1moSmSIOI8<Dlk@3
I_edW:4NnMFlW=?I2011M_2
!s105 osd_stm_mor1kx_sv_unit
S1
R0
R18
Z84 8../../../../soc/dbg/rtl/verilog/soc/modules/stm/or1k/mor1kx/osd_stm_mor1kx.sv
Z85 F../../../../soc/dbg/rtl/verilog/soc/modules/stm/or1k/mor1kx/osd_stm_mor1kx.sv
!i122 0
L0 46 49
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xosd_stm_mor1kx_sv_unit
R1
R17
R43
R2
VNRP_WF867o8KWXHiCm7bf3
r1
!s85 0
!i10b 1
!s100 @`HDLPeo9S19RJWSzHQjl1
INRP_WF867o8KWXHiCm7bf3
!i103 1
S1
R0
R18
R84
R85
!i122 0
R32
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xosd_stm_sv_unit
R1
R17
R2
VUkIPbX0gm98lae<4SZaLR0
r1
!s85 0
!i10b 1
!s100 X]A<cO^?F]H`2b=lC0CW:3
IUkIPbX0gm98lae<4SZaLR0
!i103 1
S1
R0
R18
R82
R83
!i122 0
R32
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vosd_timestamp
R1
R2
!i10b 1
!s100 aY7IJ`onmGE@Y91iS0Em61
R3
I3`;Yl1WBDPfD2WnFB[f?43
R4
S1
R0
R18
8../../../../soc/dbg/rtl/verilog/soc/blocks/timestamp/osd_timestamp.sv
F../../../../soc/dbg/rtl/verilog/soc/blocks/timestamp/osd_timestamp.sv
!i122 0
L0 43 18
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vosd_tracesample
R1
R2
!i10b 1
!s100 <_nODcd[?EhMiCHOAEGeM1
R3
Ii=hEC_ITIIj97;?=hMhj`2
R4
S1
R0
R18
8../../../../soc/dbg/rtl/verilog/soc/blocks/tracesample/osd_tracesample.sv
F../../../../soc/dbg/rtl/verilog/soc/blocks/tracesample/osd_tracesample.sv
!i122 0
L0 44 51
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vpfpu32_addsub
R1
R11
!i10b 1
!s100 ;jMZM>mZ:Q5z][eK56CcE1
R3
I:0<I0nZUNfKcMOEH?gml42
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_addsub.sv
F../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_addsub.sv
!i122 0
L0 45 279
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vpfpu32_f2i
R1
R11
!i10b 1
!s100 Ubl0lefSkk>z9zfRD^4in0
R3
IQQCOaQgSB;I<:C;2=G91f0
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_f2i.sv
F../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_f2i.sv
!i122 0
R50
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vpfpu32_fcmp
R1
R11
!i10b 1
!s100 kfXG_m4ebmXB>Q21DhDgJ1
R3
IzlLCC:S0TaKNaZX[?L<DJ3
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_cmp.sv
F../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_cmp.sv
!i122 0
L0 47 143
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vpfpu32_i2f
R1
R11
!i10b 1
!s100 T4AzQBoh>5idXlh[Z7C6k1
R3
IJS^[I5zeMC^GP519lgP`32
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_i2f.sv
F../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_i2f.sv
!i122 0
L0 45 108
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vpfpu32_muldiv
R1
R11
!i10b 1
!s100 `[__Zh4bKjEROeA0zf3LO0
R3
IEoF4B1fMPD7oI8NHU3EK;2
R4
S1
R0
R12
R13
R14
!i122 0
L0 45 600
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vpfpu32_rnd
R1
R11
!i10b 1
!s100 ^ZO^FUdZ6QbRo?5D7?FNl2
R3
IO3gSn2F3c3O`]b?T5DjlD0
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_rnd.sv
F../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_rnd.sv
!i122 0
L0 45 389
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vpfpu32_top
R1
R11
!i10b 1
!s100 zG`EkG:HXz68<Q:hLnLGG3
R3
IXM1GS1n?P`RETk9WdPoU[3
R4
S1
R0
R12
8../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_top.sv
F../../../../soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_top.sv
!i122 0
L0 45 385
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vr3_checker
R1
R11
!i10b 1
!s100 RX[4?eO;m1nonnL>Wf4lj3
R3
IWjNgF2c;z=JaNB@VHM[LF3
R4
S1
R0
R5
8../../../../bench/verilog/monitor/r3_checker.sv
F../../../../bench/verilog/monitor/r3_checker.sv
!i122 0
L0 30 15
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vring_router
R1
R17
DXx4 work 19 ring_router_sv_unit 0 22 QK5CSbB5C`D:<1^:ADVfK0
R11
R4
r1
!s85 0
!i10b 1
!s100 7Kbfj2JHWfonEGYz^g0F^3
I66mX[0OFJe94bSoJWgA_L3
!s105 ring_router_sv_unit
S1
R0
R18
Z86 8../../../../soc/dbg/rtl/verilog/soc/interconnect/ring_router.sv
Z87 F../../../../soc/dbg/rtl/verilog/soc/interconnect/ring_router.sv
!i122 0
R63
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vring_router_demux
R1
R17
DXx4 work 25 ring_router_demux_sv_unit 0 22 lR9fG_^MFj?K?[0QB`E8g2
R11
R4
r1
!s85 0
!i10b 1
!s100 ldz<WhE5n[=19955Nba2f0
IJfSkYSeOfahd?kEG;INI>2
!s105 ring_router_demux_sv_unit
S1
R0
R18
Z88 8../../../../soc/dbg/rtl/verilog/soc/interconnect/ring_router_demux.sv
Z89 F../../../../soc/dbg/rtl/verilog/soc/interconnect/ring_router_demux.sv
!i122 0
L0 45 55
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xring_router_demux_sv_unit
R1
R17
R11
VlR9fG_^MFj?K?[0QB`E8g2
r1
!s85 0
!i10b 1
!s100 0H8;Q6fcTohH5?K;bU@SS1
IlR9fG_^MFj?K?[0QB`E8g2
!i103 1
S1
R0
R18
R88
R89
!i122 0
R32
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vring_router_gateway
R1
R17
DXx4 work 27 ring_router_gateway_sv_unit 0 22 2HlUR]Qk_>?VneQg@FdFG0
R11
R4
r1
!s85 0
!i10b 1
!s100 LQIZ5d`=N[nNNC<6=zdUb2
I91hYV?hh>^=ni:2DT45;i3
!s105 ring_router_gateway_sv_unit
S1
R0
R18
Z90 8../../../../soc/dbg/rtl/verilog/soc/interconnect/ring_router_gateway.sv
Z91 F../../../../soc/dbg/rtl/verilog/soc/interconnect/ring_router_gateway.sv
!i122 0
L0 46 132
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vring_router_gateway_demux
R1
R17
DXx4 work 33 ring_router_gateway_demux_sv_unit 0 22 XZa?TYX0d<Y:7QjaG]Flz3
R11
R4
r1
!s85 0
!i10b 1
!s100 GB=^z_ai1gEFgUc]DH?820
I8NMi45=bWoH3HhSU^l14H2
!s105 ring_router_gateway_demux_sv_unit
S1
R0
R18
Z92 8../../../../soc/dbg/rtl/verilog/soc/interconnect/ring_router_gateway_demux.sv
Z93 F../../../../soc/dbg/rtl/verilog/soc/interconnect/ring_router_gateway_demux.sv
!i122 0
L0 46 86
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xring_router_gateway_demux_sv_unit
R1
R17
R11
VXZa?TYX0d<Y:7QjaG]Flz3
r1
!s85 0
!i10b 1
!s100 HX[3c=MIYTaaZNIC[Ad4M3
IXZa?TYX0d<Y:7QjaG]Flz3
!i103 1
S1
R0
R18
R92
R93
!i122 0
R21
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vring_router_gateway_mux
R1
R17
DXx4 work 31 ring_router_gateway_mux_sv_unit 0 22 Y4TQEX5Y;iA6<A7EGeGaV1
R11
R4
r1
!s85 0
!i10b 1
!s100 DS7fHk0^H`iVZKg0]BBg>3
IPYQ46g_`:kiIbK>=iZN1<0
!s105 ring_router_gateway_mux_sv_unit
S1
R0
R18
Z94 8../../../../soc/dbg/rtl/verilog/soc/interconnect/ring_router_gateway_mux.sv
Z95 F../../../../soc/dbg/rtl/verilog/soc/interconnect/ring_router_gateway_mux.sv
!i122 0
L0 46 99
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xring_router_gateway_mux_sv_unit
R1
R17
R11
VY4TQEX5Y;iA6<A7EGeGaV1
r1
!s85 0
!i10b 1
!s100 @B2PfUM:6PP`J6_3g]Q]b1
IY4TQEX5Y;iA6<A7EGeGaV1
!i103 1
S1
R0
R18
R94
R95
!i122 0
R21
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xring_router_gateway_sv_unit
R1
R17
R11
V2HlUR]Qk_>?VneQg@FdFG0
r1
!s85 0
!i10b 1
!s100 :QnBNoQ8I^HLP:2W9l`H@0
I2HlUR]Qk_>?VneQg@FdFG0
!i103 1
S1
R0
R18
R90
R91
!i122 0
R21
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vring_router_mux
R1
R17
DXx4 work 23 ring_router_mux_sv_unit 0 22 9kcOQd@>VDm9kLNm1@3L80
R11
R4
r1
!s85 0
!i10b 1
!s100 HPLf97R^4H_9o?Rfl<@]L1
I9`hA0ocoOz1oT>mD2_Q?@3
!s105 ring_router_mux_sv_unit
S1
R0
R18
Z96 8../../../../soc/dbg/rtl/verilog/soc/interconnect/ring_router_mux.sv
Z97 F../../../../soc/dbg/rtl/verilog/soc/interconnect/ring_router_mux.sv
!i122 0
L0 45 77
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vring_router_mux_rr
R1
R17
DXx4 work 26 ring_router_mux_rr_sv_unit 0 22 <2b_k7GTG`OTYYjEPgjjj0
R11
R4
r1
!s85 0
!i10b 1
!s100 nXjSoYa9^gezH^KhKbIG32
I1iD<OSDEOhSWP55A_mUXl1
!s105 ring_router_mux_rr_sv_unit
S1
R0
R18
Z98 8../../../../soc/dbg/rtl/verilog/soc/interconnect/ring_router_mux_rr.sv
Z99 F../../../../soc/dbg/rtl/verilog/soc/interconnect/ring_router_mux_rr.sv
!i122 0
Z100 L0 45 94
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xring_router_mux_rr_sv_unit
R1
R17
R11
V<2b_k7GTG`OTYYjEPgjjj0
r1
!s85 0
!i10b 1
!s100 Cg>7BjgzI6EdYb2S[MEnh2
I<2b_k7GTG`OTYYjEPgjjj0
!i103 1
S1
R0
R18
R98
R99
!i122 0
R32
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xring_router_mux_sv_unit
R1
R17
R11
V9kcOQd@>VDm9kLNm1@3L80
r1
!s85 0
!i10b 1
!s100 6920Y]Xl;5>@Q8Y_MFgcI0
I9kcOQd@>VDm9kLNm1@3L80
!i103 1
S1
R0
R18
R96
R97
!i122 0
R32
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xring_router_sv_unit
R1
R17
R11
VQK5CSbB5C`D:<1^:ADVfK0
r1
!s85 0
!i10b 1
!s100 5:Cd:Z`iU=nUl=DYfX`FV1
IQK5CSbB5C`D:<1^:ADVfK0
!i103 1
S1
R0
R18
R86
R87
!i122 0
R32
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vsram_sp
R1
R29
DXx4 work 15 sram_sp_sv_unit 0 22 L6nn@Pc>AjCa8>J@AnBPO2
R11
R4
r1
!s85 0
!i10b 1
!s100 b@R9nI62;YYe]8<e`R6OS3
IK;DeYJ`ESY6dhK62CAf`X0
!s105 sram_sp_sv_unit
S1
R0
R16
Z101 8../../../../soc/rtl/verilog/soc/spram/sram_sp.sv
Z102 F../../../../soc/rtl/verilog/soc/spram/sram_sp.sv
!i122 0
R100
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vsram_sp_impl_plain
R1
R29
DXx4 work 26 sram_sp_impl_plain_sv_unit 0 22 <LaY<R2McaXhb]>ioe`aH2
R11
R4
r1
!s85 0
!i10b 1
!s100 ]P[_S>gA^W6R^obXR2WAV1
II5WQ5mBb[od`63A@S;0Gf1
!s105 sram_sp_impl_plain_sv_unit
S1
R0
R16
Z103 8../../../../soc/rtl/verilog/soc/spram/sram_sp_impl_plain.sv
Z104 F../../../../soc/rtl/verilog/soc/spram/sram_sp_impl_plain.sv
!i122 0
R40
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xsram_sp_impl_plain_sv_unit
R1
R29
R11
V<LaY<R2McaXhb]>ioe`aH2
r1
!s85 0
!i10b 1
!s100 d72?O]KG9;P7gm:[oaF7]3
I<LaY<R2McaXhb]>ioe`aH2
!i103 1
S1
R0
R16
R103
R104
!i122 0
R32
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xsram_sp_sv_unit
R1
R29
R11
VL6nn@Pc>AjCa8>J@AnBPO2
r1
!s85 0
!i10b 1
!s100 ]FEX2N53oEjF5VNAR:a4j3
IL6nn@Pc>AjCa8>J@AnBPO2
!i103 1
S1
R0
R16
R101
R102
!i122 0
R32
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vtrace_monitor
R1
R11
!i10b 1
!s100 XdOoURXP;VNamaA`ii[kT2
R3
Ib@C5_@i^D6PkLCcC4TOiJ2
R4
S1
R0
R5
8../../../../bench/verilog/monitor/trace_monitor.sv
F../../../../bench/verilog/monitor/trace_monitor.sv
!i122 0
L0 36 133
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vwb2sram
R1
R29
DXx4 work 15 wb2sram_sv_unit 0 22 2@ezVSWoJ2O;MfS?`_;D53
R11
R4
r1
!s85 0
!i10b 1
!s100 ok8OSz5U;R^UkH:T_`b_T3
IC7fmF2F4:I;_G;:66JMfN2
!s105 wb2sram_sv_unit
S1
R0
R16
Z105 8../../../../soc/rtl/verilog/soc/spram/wb2sram.sv
Z106 F../../../../soc/rtl/verilog/soc/spram/wb2sram.sv
!i122 0
L0 45 244
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xwb2sram_sv_unit
R1
R29
R11
V2@ezVSWoJ2O;MfS?`_;D53
r1
!s85 0
!i10b 1
!s100 5MlE7S2RfD[c]lAS]7U3^2
I2@ezVSWoJ2O;MfS?`_;D53
!i103 1
S1
R0
R16
R105
R106
!i122 0
R32
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vwb_bus_b3
R1
R11
!i10b 1
!s100 gQ4l?TWl0CJTFRzPJC:T03
R3
IeAV2DQC^:8243[g@gPDaZ1
R4
S1
R0
R16
8../../../../soc/rtl/verilog/soc/interconnection/bus/wb_bus_b3.sv
F../../../../soc/rtl/verilog/soc/interconnection/bus/wb_bus_b3.sv
!i122 0
L0 43 232
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vwb_decode
R1
R11
!i10b 1
!s100 _kT]c]mTeemecC_c2WBcC1
R3
IoIMd[z[L[OTlo_YoFN8?n1
R4
S1
R0
R16
8../../../../soc/rtl/verilog/soc/interconnection/decode/wb_decode.sv
F../../../../soc/rtl/verilog/soc/interconnection/decode/wb_decode.sv
!i122 0
L0 43 159
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vwb_mux
R1
R11
!i10b 1
!s100 z]gWGiGG8z_=`JJZ4^EB51
R3
IZYiaRMf1YlW2OeF^0U7IB0
R4
S1
R0
R16
8../../../../soc/rtl/verilog/soc/interconnection/mux/wb_mux.sv
F../../../../soc/rtl/verilog/soc/interconnection/mux/wb_mux.sv
!i122 0
L0 43 152
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
o-sv
R9
R10
vwb_sram_sp
R1
R29
DXx4 work 18 wb_sram_sp_sv_unit 0 22 9c=2AYLg4[Enco]eY`UVW2
R11
R4
r1
!s85 0
!i10b 1
!s100 W<V>FdU<0^bMe`GfKMLGm2
IJ>l2dk8gOLJcO;@XbRTX63
!s105 wb_sram_sp_sv_unit
S1
R0
R16
Z107 8../../../../soc/rtl/verilog/soc/spram/wb_sram_sp.sv
Z108 F../../../../soc/rtl/verilog/soc/spram/wb_sram_sp.sv
!i122 0
L0 45 123
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
Xwb_sram_sp_sv_unit
R1
R29
R11
V9c=2AYLg4[Enco]eY`UVW2
r1
!s85 0
!i10b 1
!s100 _G;@o[cO>]6ngbMo>]3lC2
I9c=2AYLg4[Enco]eY`UVW2
!i103 1
S1
R0
R16
R107
R108
!i122 0
R32
R6
31
R7
R15
R8
!i113 1
o-sv
R9
R10
