## ğŸ“‚ Project Structure

### ğŸ—ï¸ RTL Design (Source Code)
* `Control_Unit.sv` - Main decoder logic.
* `alu_logic.sv` - Arithmetic calculations.
* `Barrel_Shifter.sv` - Shifting operations.

### ğŸ”Œ Hardware Configuration
* `DE1_SoC_TOP.qsf` - Pin mappings for the Cyclone V FPGA.
