Classic Timing Analyzer report for hw4a
Sat Oct 05 21:58:44 2013
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+---------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From    ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------+---------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 7.513 ns                                       ; DATA_D  ; temp[3] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.125 ns                                      ; temp[3] ; RC0     ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 7.544 ns                                       ; ENT     ; RC0     ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.007 ns                                      ; ENT     ; temp[0] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; temp[0] ; temp[1] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;         ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------+---------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C15AF256C7      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                     ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; temp[0] ; temp[1] ; clk        ; clk      ; None                        ; None                      ; 2.124 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; temp[0] ; temp[2] ; clk        ; clk      ; None                        ; None                      ; 1.780 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; temp[1] ; temp[1] ; clk        ; clk      ; None                        ; None                      ; 1.779 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; temp[0] ; temp[3] ; clk        ; clk      ; None                        ; None                      ; 1.779 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; temp[2] ; temp[2] ; clk        ; clk      ; None                        ; None                      ; 1.767 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; temp[1] ; temp[2] ; clk        ; clk      ; None                        ; None                      ; 1.495 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; temp[1] ; temp[3] ; clk        ; clk      ; None                        ; None                      ; 1.495 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; temp[3] ; temp[3] ; clk        ; clk      ; None                        ; None                      ; 1.476 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; c[3]    ; temp[2] ; clk        ; clk      ; None                        ; None                      ; 1.319 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; a[3]    ; temp[0] ; clk        ; clk      ; None                        ; None                      ; 1.319 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; b[3]    ; temp[1] ; clk        ; clk      ; None                        ; None                      ; 1.287 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; d[3]    ; temp[3] ; clk        ; clk      ; None                        ; None                      ; 1.285 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; temp[2] ; temp[3] ; clk        ; clk      ; None                        ; None                      ; 1.282 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; temp[0] ; temp[0] ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------+
; tsu                                                             ;
+-------+--------------+------------+--------+---------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To      ; To Clock ;
+-------+--------------+------------+--------+---------+----------+
; N/A   ; None         ; 7.513 ns   ; DATA_D ; temp[3] ; clk      ;
; N/A   ; None         ; 7.289 ns   ; DATA_D ; d[3]    ; clk      ;
; N/A   ; None         ; 7.285 ns   ; CLR    ; temp[1] ; clk      ;
; N/A   ; None         ; 7.284 ns   ; DATA_A ; a[3]    ; clk      ;
; N/A   ; None         ; 7.271 ns   ; CLR    ; temp[3] ; clk      ;
; N/A   ; None         ; 7.165 ns   ; DATA_A ; temp[0] ; clk      ;
; N/A   ; None         ; 7.156 ns   ; CLR    ; temp[0] ; clk      ;
; N/A   ; None         ; 7.047 ns   ; CLR    ; d[3]    ; clk      ;
; N/A   ; None         ; 7.043 ns   ; CLR    ; b[3]    ; clk      ;
; N/A   ; None         ; 7.035 ns   ; CLR    ; a[3]    ; clk      ;
; N/A   ; None         ; 6.552 ns   ; DATA_B ; temp[1] ; clk      ;
; N/A   ; None         ; 6.372 ns   ; CLR    ; temp[2] ; clk      ;
; N/A   ; None         ; 6.321 ns   ; ENP    ; temp[1] ; clk      ;
; N/A   ; None         ; 6.310 ns   ; DATA_B ; b[3]    ; clk      ;
; N/A   ; None         ; 5.977 ns   ; ENP    ; temp[2] ; clk      ;
; N/A   ; None         ; 5.976 ns   ; ENP    ; temp[3] ; clk      ;
; N/A   ; None         ; 5.757 ns   ; DATA_C ; temp[2] ; clk      ;
; N/A   ; None         ; 5.544 ns   ; ENP    ; temp[0] ; clk      ;
; N/A   ; None         ; 5.429 ns   ; CLR    ; c[3]    ; clk      ;
; N/A   ; None         ; 4.814 ns   ; DATA_C ; c[3]    ; clk      ;
; N/A   ; None         ; 2.668 ns   ; LOAD   ; temp[0] ; clk      ;
; N/A   ; None         ; 2.663 ns   ; LOAD   ; temp[1] ; clk      ;
; N/A   ; None         ; 2.655 ns   ; LOAD   ; temp[3] ; clk      ;
; N/A   ; None         ; 2.579 ns   ; LOAD   ; temp[2] ; clk      ;
; N/A   ; None         ; 2.431 ns   ; LOAD   ; d[3]    ; clk      ;
; N/A   ; None         ; 2.421 ns   ; LOAD   ; b[3]    ; clk      ;
; N/A   ; None         ; 2.415 ns   ; LOAD   ; a[3]    ; clk      ;
; N/A   ; None         ; 1.813 ns   ; ENT    ; temp[1] ; clk      ;
; N/A   ; None         ; 1.636 ns   ; LOAD   ; c[3]    ; clk      ;
; N/A   ; None         ; 1.498 ns   ; ENT    ; temp[0] ; clk      ;
; N/A   ; None         ; 1.469 ns   ; ENT    ; temp[2] ; clk      ;
; N/A   ; None         ; 1.468 ns   ; ENT    ; temp[3] ; clk      ;
+-------+--------------+------------+--------+---------+----------+


+----------------------------------------------------------------+
; tco                                                            ;
+-------+--------------+------------+---------+-----+------------+
; Slack ; Required tco ; Actual tco ; From    ; To  ; From Clock ;
+-------+--------------+------------+---------+-----+------------+
; N/A   ; None         ; 10.125 ns  ; temp[3] ; RC0 ; clk        ;
; N/A   ; None         ; 10.081 ns  ; temp[2] ; RC0 ; clk        ;
; N/A   ; None         ; 9.924 ns   ; temp[0] ; RC0 ; clk        ;
; N/A   ; None         ; 9.787 ns   ; temp[1] ; RC0 ; clk        ;
; N/A   ; None         ; 7.680 ns   ; temp[3] ; Q_D ; clk        ;
; N/A   ; None         ; 7.639 ns   ; temp[0] ; Q_A ; clk        ;
; N/A   ; None         ; 7.327 ns   ; temp[2] ; Q_C ; clk        ;
; N/A   ; None         ; 7.322 ns   ; temp[1] ; Q_B ; clk        ;
+-------+--------------+------------+---------+-----+------------+


+----------------------------------------------------------+
; tpd                                                      ;
+-------+-------------------+-----------------+------+-----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To  ;
+-------+-------------------+-----------------+------+-----+
; N/A   ; None              ; 7.544 ns        ; ENT  ; RC0 ;
+-------+-------------------+-----------------+------+-----+


+-----------------------------------------------------------------------+
; th                                                                    ;
+---------------+-------------+-----------+--------+---------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To      ; To Clock ;
+---------------+-------------+-----------+--------+---------+----------+
; N/A           ; None        ; -1.007 ns ; ENT    ; temp[0] ; clk      ;
; N/A           ; None        ; -1.211 ns ; ENT    ; temp[1] ; clk      ;
; N/A           ; None        ; -1.220 ns ; ENT    ; temp[3] ; clk      ;
; N/A           ; None        ; -1.221 ns ; ENT    ; temp[2] ; clk      ;
; N/A           ; None        ; -1.240 ns ; LOAD   ; temp[2] ; clk      ;
; N/A           ; None        ; -1.267 ns ; LOAD   ; temp[1] ; clk      ;
; N/A           ; None        ; -1.388 ns ; LOAD   ; c[3]    ; clk      ;
; N/A           ; None        ; -1.611 ns ; LOAD   ; temp[0] ; clk      ;
; N/A           ; None        ; -1.623 ns ; LOAD   ; temp[3] ; clk      ;
; N/A           ; None        ; -2.167 ns ; LOAD   ; a[3]    ; clk      ;
; N/A           ; None        ; -2.173 ns ; LOAD   ; b[3]    ; clk      ;
; N/A           ; None        ; -2.183 ns ; LOAD   ; d[3]    ; clk      ;
; N/A           ; None        ; -4.566 ns ; DATA_C ; c[3]    ; clk      ;
; N/A           ; None        ; -5.181 ns ; CLR    ; c[3]    ; clk      ;
; N/A           ; None        ; -5.253 ns ; ENP    ; temp[0] ; clk      ;
; N/A           ; None        ; -5.407 ns ; CLR    ; temp[2] ; clk      ;
; N/A           ; None        ; -5.411 ns ; CLR    ; temp[1] ; clk      ;
; N/A           ; None        ; -5.509 ns ; DATA_C ; temp[2] ; clk      ;
; N/A           ; None        ; -5.719 ns ; ENP    ; temp[1] ; clk      ;
; N/A           ; None        ; -5.728 ns ; ENP    ; temp[3] ; clk      ;
; N/A           ; None        ; -5.729 ns ; ENP    ; temp[2] ; clk      ;
; N/A           ; None        ; -5.757 ns ; CLR    ; temp[0] ; clk      ;
; N/A           ; None        ; -5.762 ns ; CLR    ; temp[3] ; clk      ;
; N/A           ; None        ; -6.062 ns ; DATA_B ; b[3]    ; clk      ;
; N/A           ; None        ; -6.304 ns ; DATA_B ; temp[1] ; clk      ;
; N/A           ; None        ; -6.787 ns ; CLR    ; a[3]    ; clk      ;
; N/A           ; None        ; -6.795 ns ; CLR    ; b[3]    ; clk      ;
; N/A           ; None        ; -6.799 ns ; CLR    ; d[3]    ; clk      ;
; N/A           ; None        ; -6.917 ns ; DATA_A ; temp[0] ; clk      ;
; N/A           ; None        ; -7.036 ns ; DATA_A ; a[3]    ; clk      ;
; N/A           ; None        ; -7.041 ns ; DATA_D ; d[3]    ; clk      ;
; N/A           ; None        ; -7.265 ns ; DATA_D ; temp[3] ; clk      ;
+---------------+-------------+-----------+--------+---------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Oct 05 21:58:44 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hw4a -c hw4a --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 380.08 MHz between source register "temp[0]" and destination register "temp[1]"
    Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.124 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y18_N21; Fanout = 4; REG Node = 'temp[0]'
            Info: 2: + IC(0.379 ns) + CELL(0.322 ns) = 0.701 ns; Loc. = LCCOMB_X11_Y18_N22; Fanout = 4; COMB Node = 'first~0'
            Info: 3: + IC(0.316 ns) + CELL(0.178 ns) = 1.195 ns; Loc. = LCCOMB_X11_Y18_N18; Fanout = 1; COMB Node = 'temp~2'
            Info: 4: + IC(0.312 ns) + CELL(0.521 ns) = 2.028 ns; Loc. = LCCOMB_X11_Y18_N26; Fanout = 1; COMB Node = 'temp~4'
            Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 2.124 ns; Loc. = LCFF_X11_Y18_N27; Fanout = 6; REG Node = 'temp[1]'
            Info: Total cell delay = 1.117 ns ( 52.59 % )
            Info: Total interconnect delay = 1.007 ns ( 47.41 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.828 ns
                Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.828 ns; Loc. = LCFF_X11_Y18_N27; Fanout = 6; REG Node = 'temp[1]'
                Info: Total cell delay = 1.598 ns ( 56.51 % )
                Info: Total interconnect delay = 1.230 ns ( 43.49 % )
            Info: - Longest clock path from clock "clk" to source register is 2.828 ns
                Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.828 ns; Loc. = LCFF_X11_Y18_N21; Fanout = 4; REG Node = 'temp[0]'
                Info: Total cell delay = 1.598 ns ( 56.51 % )
                Info: Total interconnect delay = 1.230 ns ( 43.49 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "temp[3]" (data pin = "DATA_D", clock pin = "clk") is 7.513 ns
    Info: + Longest pin to register delay is 10.379 ns
        Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_P12; Fanout = 1; PIN Node = 'DATA_D'
        Info: 2: + IC(6.241 ns) + CELL(0.545 ns) = 7.629 ns; Loc. = LCCOMB_X23_Y11_N4; Fanout = 2; COMB Node = 'd~1'
        Info: 3: + IC(2.109 ns) + CELL(0.545 ns) = 10.283 ns; Loc. = LCCOMB_X11_Y18_N6; Fanout = 1; COMB Node = 'temp~9'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 10.379 ns; Loc. = LCFF_X11_Y18_N7; Fanout = 4; REG Node = 'temp[3]'
        Info: Total cell delay = 2.029 ns ( 19.55 % )
        Info: Total interconnect delay = 8.350 ns ( 80.45 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.828 ns
        Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.828 ns; Loc. = LCFF_X11_Y18_N7; Fanout = 4; REG Node = 'temp[3]'
        Info: Total cell delay = 1.598 ns ( 56.51 % )
        Info: Total interconnect delay = 1.230 ns ( 43.49 % )
Info: tco from clock "clk" to destination pin "RC0" through register "temp[3]" is 10.125 ns
    Info: + Longest clock path from clock "clk" to source register is 2.828 ns
        Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.828 ns; Loc. = LCFF_X11_Y18_N7; Fanout = 4; REG Node = 'temp[3]'
        Info: Total cell delay = 1.598 ns ( 56.51 % )
        Info: Total interconnect delay = 1.230 ns ( 43.49 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 7.020 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y18_N7; Fanout = 4; REG Node = 'temp[3]'
        Info: 2: + IC(0.395 ns) + CELL(0.512 ns) = 0.907 ns; Loc. = LCCOMB_X11_Y18_N0; Fanout = 1; COMB Node = 'comb~0'
        Info: 3: + IC(1.394 ns) + CELL(0.491 ns) = 2.792 ns; Loc. = LCCOMB_X5_Y19_N16; Fanout = 1; COMB Node = 'comb~1'
        Info: 4: + IC(1.408 ns) + CELL(2.820 ns) = 7.020 ns; Loc. = PIN_L1; Fanout = 0; PIN Node = 'RC0'
        Info: Total cell delay = 3.823 ns ( 54.46 % )
        Info: Total interconnect delay = 3.197 ns ( 45.54 % )
Info: Longest tpd from source pin "ENT" to destination pin "RC0" is 7.544 ns
    Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_N9; Fanout = 4; PIN Node = 'ENT'
    Info: 2: + IC(2.142 ns) + CELL(0.178 ns) = 3.316 ns; Loc. = LCCOMB_X5_Y19_N16; Fanout = 1; COMB Node = 'comb~1'
    Info: 3: + IC(1.408 ns) + CELL(2.820 ns) = 7.544 ns; Loc. = PIN_L1; Fanout = 0; PIN Node = 'RC0'
    Info: Total cell delay = 3.994 ns ( 52.94 % )
    Info: Total interconnect delay = 3.550 ns ( 47.06 % )
Info: th for register "temp[0]" (data pin = "ENT", clock pin = "clk") is -1.007 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.828 ns
        Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.828 ns; Loc. = LCFF_X11_Y18_N21; Fanout = 4; REG Node = 'temp[0]'
        Info: Total cell delay = 1.598 ns ( 56.51 % )
        Info: Total interconnect delay = 1.230 ns ( 43.49 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 4.121 ns
        Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_N9; Fanout = 4; PIN Node = 'ENT'
        Info: 2: + IC(1.886 ns) + CELL(0.322 ns) = 3.204 ns; Loc. = LCCOMB_X11_Y18_N14; Fanout = 1; COMB Node = 'temp~5'
        Info: 3: + IC(0.300 ns) + CELL(0.521 ns) = 4.025 ns; Loc. = LCCOMB_X11_Y18_N20; Fanout = 1; COMB Node = 'temp~7'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 4.121 ns; Loc. = LCFF_X11_Y18_N21; Fanout = 4; REG Node = 'temp[0]'
        Info: Total cell delay = 1.935 ns ( 46.95 % )
        Info: Total interconnect delay = 2.186 ns ( 53.05 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Sat Oct 05 21:58:45 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


