# RP6502 Picocomputer Emulator

## Project Goal

Build a Rust-based "digital twin" emulator for the RP6502 Picocomputer. The emulator models the RIA (Retro Interface Adapter) and VGA components as independent threads communicating via typed PIX messages, mirroring the real hardware topology. Uses egui to display the framebuffer.

Eventually a 6502 CPU emulator will be added. For now, bus traces (generated by a test harness) drive the system.

## Architecture

```
[Bus Trace] -> [RIA Thread] -> PIX Channel -> [VGA Thread] -> [Framebuffer]
                                                                    |
                                                              [egui Renderer]
                    Backchannel Channel <---------------------------|
```

- **RIA thread**: Replays bus traces, owns the 32-byte register file ($FFE0-$FFFF), 64KB XRAM, and XSTACK. Emits PIX messages over a crossbeam channel. Master clock — sends FrameSync every phi2_freq/60 cycles.
- **VGA thread**: Receives PIX messages, maintains its own XRAM replica, renders Mode 3 bitmap into an RGBA framebuffer. Sends VSYNC/ACK/NAK backchannel messages.
- **egui main thread**: Displays framebuffer as a texture.

## Key Reference Files (firmware source)

- `firmware/src/ria/sys/ria.c` - RIA action loop (register read/write behavior, lines 245-407 are critical)
- `firmware/src/ria/sys/ria.h` - RIA pin definitions, register addresses
- `firmware/src/ria/sys/pix.h` - PIX protocol definitions and PIX_MESSAGE macro
- `firmware/src/ria/sys/mem.h` - XRAM, XSTACK, register file memory layout
- `firmware/src/ria/api/api.h` - API fastcall registers, return mechanism, xstack helpers
- `firmware/src/ria/api/api.c` - Reset defaults, errno mapping, OS operation dispatch
- `firmware/src/vga/sys/pix.c` - VGA PIX receiver (register and XRAM paths)
- `firmware/src/vga/modes/mode3.c` - Mode 3 bitmap renderer
- `firmware/src/vga/sys/ria.c` - VGA backchannel (VSYNC, ACK, NAK)
- `firmware/src/vga/term/color.c` - Built-in palettes
- `pico-docs/docs/source/ria.rst` - Register documentation
- `pico-docs/docs/source/vga.rst` - VGA mode documentation

## Design Doc

Full design at `docs/plans/2026-02-21-emulator-design.md`. Covers register behavior, PIX protocol, VGA Mode 3 rendering, threading model, and project structure.

## MVP Scope

- Mode 3 (Bitmap) rendering only, 640x480 canvas
- All 5 color depths (1/2/4/8/16 bpp)
- Bus trace replay (binary + text formats)
- Test harness for generating traces
- OS operations: zxstack (0x00), xreg (0x01), exit (0xFF); others return ENOSYS

## Tech Stack

- Rust
- `eframe` / `egui` for windowed framebuffer display
- `crossbeam-channel` for PIX bus and backchannel
- `bytemuck` for zero-copy framebuffer casting

## Emulator Source (`emu/`)

The MVP emulator is implemented in `emu/`. Run with `cargo run` from that directory.

### Module layout

| File | Description |
|------|-------------|
| `src/bus.rs` | `BusTransaction` — single 6502 bus cycle |
| `src/pix.rs` | PIX protocol types and pack/unpack helpers |
| `src/ria.rs` | RIA state machine: register file, XRAM portals, XSTACK, PIX emission |
| `src/vga/palette.rs` | Built-in palettes: 2-color (1bpp) and ANSI 256-color |
| `src/vga/mode3.rs` | Mode 3 bitmap renderer (all color depths) |
| `src/vga/mod.rs` | VGA state machine: PIX receiver, frame renderer, backchannel |
| `src/test_harness.rs` | `generate_test_trace(TestMode)` — test pattern traces for all canvas/bpp combinations |
| `src/main.rs` | Wires threads: RIA + VGA + egui |

### Shared framebuffer type

`Arc<Mutex<Vec<u8>>>` — always 640×480 RGBA bytes (614,400 bytes). Written by VGA thread on every FrameSync; read by egui each repaint. Dimensions are fixed so no size field is needed.

### Key implementation notes

- **xreg byte order**: push hi byte first so lo byte lands at lower XRAM address, matching `from_le_bytes` in `handle_xreg`.
- **PICO_SCANVIDEO pixel format**: R5 at bits 4:0, alpha at bit 5, G5 at bits 10:6, B5 at bits 15:11 (not standard RGB565).
- **xreg register mapping**: first-pushed data → lowest register; `handle_xreg` iterates `for i in 0..count` with `offset = xstack_ptr + (count-1-i)*2`.
- **Pixel doubling**: 320-wide canvases are 2x pixel-doubled by the VGA thread (each pixel written twice horizontally) to fill the 640×480 display framebuffer.
