###############################################################################
# Created by write_sdc
# Fri Dec 26 00:38:21 2025
###############################################################################
current_design top_hardened
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 10.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty 0.2500 clk
set_propagated_clock [get_clocks {clk}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {input_tdata[0]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {input_tdata[10]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {input_tdata[11]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {input_tdata[12]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {input_tdata[13]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {input_tdata[14]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {input_tdata[15]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {input_tdata[16]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {input_tdata[17]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {input_tdata[18]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {input_tdata[19]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {input_tdata[1]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {input_tdata[20]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {input_tdata[21]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {input_tdata[22]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {input_tdata[23]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {input_tdata[24]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {input_tdata[25]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {input_tdata[26]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {input_tdata[27]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {input_tdata[28]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {input_tdata[29]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {input_tdata[2]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {input_tdata[30]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {input_tdata[31]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {input_tdata[3]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {input_tdata[4]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {input_tdata[5]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {input_tdata[6]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {input_tdata[7]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {input_tdata[8]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {input_tdata[9]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {input_tvalid}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {load_weight}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tready}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {reset}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {input_tready}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[100]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[101]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[102]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[103]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[104]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[105]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[106]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[107]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[108]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[109]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[10]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[110]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[111]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[112]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[113]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[114]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[115]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[116]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[117]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[118]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[119]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[11]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[120]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[121]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[122]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[123]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[124]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[125]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[126]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[127]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[12]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[13]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[14]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[15]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[16]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[17]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[18]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[19]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[20]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[21]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[22]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[23]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[24]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[25]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[26]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[27]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[28]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[29]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[30]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[31]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[32]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[33]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[34]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[35]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[36]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[37]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[38]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[39]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[3]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[40]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[41]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[42]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[43]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[44]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[45]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[46]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[47]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[48]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[49]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[4]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[50]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[51]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[52]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[53]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[54]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[55]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[56]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[57]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[58]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[59]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[5]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[60]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[61]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[62]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[63]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[64]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[65]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[66]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[67]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[68]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[69]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[6]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[70]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[71]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[72]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[73]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[74]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[75]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[76]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[77]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[78]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[79]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[7]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[80]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[81]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[82]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[83]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[84]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[85]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[86]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[87]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[88]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[89]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[8]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[90]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[91]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[92]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[93]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[94]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[95]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[96]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[97]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[98]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[99]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tdata[9]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {output_tvalid}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {input_tready}]
set_load -pin_load 0.0334 [get_ports {output_tvalid}]
set_load -pin_load 0.0334 [get_ports {output_tdata[127]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[126]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[125]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[124]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[123]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[122]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[121]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[120]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[119]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[118]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[117]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[116]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[115]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[114]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[113]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[112]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[111]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[110]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[109]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[108]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[107]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[106]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[105]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[104]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[103]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[102]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[101]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[100]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[99]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[98]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[97]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[96]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[95]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[94]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[93]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[92]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[91]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[90]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[89]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[88]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[87]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[86]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[85]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[84]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[83]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[82]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[81]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[80]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[79]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[78]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[77]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[76]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[75]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[74]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[73]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[72]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[71]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[70]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[69]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[68]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[67]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[66]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[65]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[64]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[63]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[62]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[61]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[60]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[59]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[58]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[57]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[56]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[55]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[54]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[53]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[52]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[51]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[50]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[49]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[48]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[47]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[46]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[45]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[44]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[43]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[42]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[41]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[40]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[39]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[38]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[37]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[36]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[35]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[34]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[33]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[32]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[31]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[30]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[29]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[28]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[27]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[26]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[25]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[24]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[23]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[22]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[21]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[20]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[19]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[18]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[17]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[16]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[15]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[14]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[13]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[12]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[11]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[10]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[9]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[8]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[7]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[6]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[5]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[4]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[3]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[2]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[1]}]
set_load -pin_load 0.0334 [get_ports {output_tdata[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {input_tvalid}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {load_weight}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {output_tready}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {reset}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {input_tdata[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {input_tdata[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {input_tdata[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {input_tdata[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {input_tdata[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {input_tdata[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {input_tdata[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {input_tdata[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {input_tdata[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {input_tdata[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {input_tdata[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {input_tdata[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {input_tdata[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {input_tdata[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {input_tdata[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {input_tdata[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {input_tdata[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {input_tdata[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {input_tdata[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {input_tdata[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {input_tdata[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {input_tdata[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {input_tdata[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {input_tdata[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {input_tdata[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {input_tdata[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {input_tdata[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {input_tdata[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {input_tdata[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {input_tdata[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {input_tdata[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {input_tdata[0]}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_transition 0.7500 [current_design]
set_max_fanout 10.0000 [current_design]
