

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Mon Apr 12 07:18:25 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          673
LUT:           1816
FF:            2125
DSP:              2
BRAM:             0
SRL:             33
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.276
CP achieved post-implementation:    8.179
Timing met
