

================================================================
== Vivado HLS Report for 'Matrix_Vector_Activa_3'
================================================================
* Date:           Mon Mar  1 13:14:07 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        cnvW1A1-pynqZ1-Z2
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     7.492|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         7|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    504|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|    8838|   2697|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    153|
|Register         |        0|      -|    1093|    160|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    9931|   3514|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       9|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+------+------+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------+----------------------+---------+-------+------+------+
    |BlackBoxJam_mux_6PgM_U377  |BlackBoxJam_mux_6PgM  |        0|      0|  8838|  2697|
    +---------------------------+----------------------+---------+-------+------+------+
    |Total                      |                      |        0|      0|  8838|  2697|
    +---------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_699_p2                       |     +    |      0|  0|  39|          32|           1|
    |nf_fu_759_p2                      |     +    |      0|  0|  39|          32|           1|
    |p_y_V_read_assign_fu_1766_p2      |     +    |      0|  0|  16|          16|          16|
    |sf_fu_734_p2                      |     +    |      0|  0|  39|           1|          32|
    |tile_fu_1437_p2                   |     +    |      0|  0|  39|           1|          32|
    |tmp78_fu_1757_p2                  |     +    |      0|  0|  16|          16|          16|
    |tmp79_fu_1748_p2                  |     +    |      0|  0|  23|          16|          16|
    |tmp80_fu_1697_p2                  |     +    |      0|  0|  10|           2|           2|
    |tmp81_fu_1729_p2                  |     +    |      0|  0|  12|           3|           3|
    |tmp82_fu_1703_p2                  |     +    |      0|  0|  10|           2|           2|
    |tmp83_fu_1719_p2                  |     +    |      0|  0|  16|           2|           2|
    |tmp84_fu_1713_p2                  |     +    |      0|  0|  16|           2|           2|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter6  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op183_read_state3    |    and   |      0|  0|   2|           1|           1|
    |exitcond_i_fu_694_p2              |   icmp   |      0|  0|  18|          32|          32|
    |outElem_m_val_V_fu_1777_p2        |   icmp   |      0|  0|  13|          16|          16|
    |tmp_26_i_fu_728_p2                |   icmp   |      0|  0|  18|          32|           1|
    |tmp_28_i_fu_740_p2                |   icmp   |      0|  0|  18|          32|           7|
    |tmp_30_i_fu_765_p2                |   icmp   |      0|  0|  18|          32|          10|
    |tmp_i_fu_708_p2                   |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |nf_1_fu_771_p3                    |  select  |      0|  0|  32|           1|           1|
    |res_V_fu_1738_p3                  |  select  |      0|  0|  16|           1|           1|
    |tile_1_fu_1448_p3                 |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |tmp65_fu_1496_p2                  |    xor   |      0|  0|   2|           1|           1|
    |tmp66_fu_1524_p2                  |    xor   |      0|  0|   2|           1|           1|
    |tmp67_fu_1552_p2                  |    xor   |      0|  0|   2|           1|           1|
    |tmp68_fu_1580_p2                  |    xor   |      0|  0|   2|           1|           1|
    |tmp69_fu_1608_p2                  |    xor   |      0|  0|   2|           1|           1|
    |tmp70_fu_1636_p2                  |    xor   |      0|  0|   2|           1|           1|
    |tmp77_fu_1664_p2                  |    xor   |      0|  0|   2|           1|           1|
    |tmp_91_1_i_fu_1502_p2             |    xor   |      0|  0|   2|           1|           2|
    |tmp_91_2_i_fu_1530_p2             |    xor   |      0|  0|   2|           1|           2|
    |tmp_91_3_i_fu_1558_p2             |    xor   |      0|  0|   2|           1|           2|
    |tmp_91_4_i_fu_1586_p2             |    xor   |      0|  0|   2|           1|           2|
    |tmp_91_5_i_fu_1614_p2             |    xor   |      0|  0|   2|           1|           2|
    |tmp_91_6_i_fu_1642_p2             |    xor   |      0|  0|   2|           1|           2|
    |tmp_91_7_i_fu_1670_p2             |    xor   |      0|  0|   2|           1|           2|
    |tmp_91_i_fu_1474_p2               |    xor   |      0|  0|   2|           1|           2|
    |tmp_fu_1468_p2                    |    xor   |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 504|         328|         227|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  21|          4|    1|          4|
    |ap_done                                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6                   |   9|          2|    1|          2|
    |ap_phi_mux_act_m_val_V_phi_fu_541_p130    |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_act_m_val_V_reg_538  |   9|          2|    8|         16|
    |i_i_reg_527                               |   9|          2|   32|         64|
    |in_V_V_blk_n                              |   9|          2|    1|          2|
    |nf_assign_fu_470                          |   9|          2|   32|         64|
    |out_V_V_blk_n                             |   9|          2|    1|          2|
    |real_start                                |   9|          2|    1|          2|
    |reps_blk_n                                |   9|          2|    1|          2|
    |reps_out_blk_n                            |   9|          2|    1|          2|
    |sf_6_fu_210                               |   9|          2|   32|         64|
    |tile_assign_fu_206                        |  15|          3|   32|         96|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 153|         33|  153|        340|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |accu_V_0_0_i_fu_202                       |  16|   0|   16|          0|
    |ap_CS_fsm                                 |   3|   0|    3|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_act_m_val_V_reg_538  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_act_m_val_V_reg_538  |   8|   0|    8|          0|
    |exitcond_i_reg_2200                       |   1|   0|    1|          0|
    |i_i_reg_527                               |  32|   0|   32|          0|
    |inElem_V_4_reg_2241                       |   8|   0|    8|          0|
    |nf_assign_fu_470                          |  32|   0|   32|          0|
    |outElem_m_val_V_reg_2379                  |   1|   0|    1|          0|
    |p_y_V_read_assign_reg_2374                |  16|   0|   16|          0|
    |sf_6_fu_210                               |  32|   0|   32|          0|
    |start_once_reg                            |   1|   0|    1|          0|
    |threshs7_m_threshold_2_reg_2319           |  16|   0|   16|          0|
    |tile_assign_fu_206                        |  32|   0|   32|          0|
    |tmp80_reg_2364                            |   2|   0|    2|          0|
    |tmp81_reg_2369                            |   3|   0|    3|          0|
    |tmp_1317_reg_2195                         |  17|   0|   32|         15|
    |tmp_1318_reg_2218                         |   6|   0|    6|          0|
    |tmp_1319_reg_2213                         |   6|   0|    6|          0|
    |tmp_26_i_reg_2222                         |   1|   0|    1|          0|
    |tmp_28_i_reg_2227                         |   1|   0|    1|          0|
    |tmp_30_i_reg_2236                         |   1|   0|    1|          0|
    |tmp_91_1_i_reg_2329                       |   1|   0|    1|          0|
    |tmp_91_2_i_reg_2334                       |   1|   0|    1|          0|
    |tmp_91_3_i_reg_2339                       |   1|   0|    1|          0|
    |tmp_91_4_i_reg_2344                       |   1|   0|    1|          0|
    |tmp_91_5_i_reg_2349                       |   1|   0|    1|          0|
    |tmp_91_5_i_reg_2349_pp0_iter3_reg         |   1|   0|    1|          0|
    |tmp_91_6_i_reg_2354                       |   1|   0|    1|          0|
    |tmp_91_7_i_reg_2359                       |   1|   0|    1|          0|
    |tmp_91_i_reg_2324                         |   1|   0|    1|          0|
    |tmp_V_242_fu_218                          |   8|   0|    8|          0|
    |tmp_V_243_fu_222                          |   8|   0|    8|          0|
    |tmp_V_244_fu_226                          |   8|   0|    8|          0|
    |tmp_V_245_fu_230                          |   8|   0|    8|          0|
    |tmp_V_246_fu_234                          |   8|   0|    8|          0|
    |tmp_V_247_fu_238                          |   8|   0|    8|          0|
    |tmp_V_248_fu_242                          |   8|   0|    8|          0|
    |tmp_V_249_fu_246                          |   8|   0|    8|          0|
    |tmp_V_250_fu_250                          |   8|   0|    8|          0|
    |tmp_V_251_fu_254                          |   8|   0|    8|          0|
    |tmp_V_252_fu_258                          |   8|   0|    8|          0|
    |tmp_V_253_fu_262                          |   8|   0|    8|          0|
    |tmp_V_254_fu_266                          |   8|   0|    8|          0|
    |tmp_V_255_fu_270                          |   8|   0|    8|          0|
    |tmp_V_256_fu_274                          |   8|   0|    8|          0|
    |tmp_V_257_fu_278                          |   8|   0|    8|          0|
    |tmp_V_258_fu_282                          |   8|   0|    8|          0|
    |tmp_V_259_fu_286                          |   8|   0|    8|          0|
    |tmp_V_260_fu_290                          |   8|   0|    8|          0|
    |tmp_V_261_fu_294                          |   8|   0|    8|          0|
    |tmp_V_262_fu_298                          |   8|   0|    8|          0|
    |tmp_V_263_fu_302                          |   8|   0|    8|          0|
    |tmp_V_264_fu_306                          |   8|   0|    8|          0|
    |tmp_V_265_fu_310                          |   8|   0|    8|          0|
    |tmp_V_266_fu_314                          |   8|   0|    8|          0|
    |tmp_V_267_fu_318                          |   8|   0|    8|          0|
    |tmp_V_268_fu_322                          |   8|   0|    8|          0|
    |tmp_V_269_fu_326                          |   8|   0|    8|          0|
    |tmp_V_270_fu_330                          |   8|   0|    8|          0|
    |tmp_V_271_fu_334                          |   8|   0|    8|          0|
    |tmp_V_272_fu_338                          |   8|   0|    8|          0|
    |tmp_V_273_fu_342                          |   8|   0|    8|          0|
    |tmp_V_274_fu_346                          |   8|   0|    8|          0|
    |tmp_V_275_fu_350                          |   8|   0|    8|          0|
    |tmp_V_276_fu_354                          |   8|   0|    8|          0|
    |tmp_V_277_fu_358                          |   8|   0|    8|          0|
    |tmp_V_278_fu_362                          |   8|   0|    8|          0|
    |tmp_V_279_fu_366                          |   8|   0|    8|          0|
    |tmp_V_280_fu_370                          |   8|   0|    8|          0|
    |tmp_V_281_fu_374                          |   8|   0|    8|          0|
    |tmp_V_282_fu_378                          |   8|   0|    8|          0|
    |tmp_V_283_fu_382                          |   8|   0|    8|          0|
    |tmp_V_284_fu_386                          |   8|   0|    8|          0|
    |tmp_V_285_fu_390                          |   8|   0|    8|          0|
    |tmp_V_286_fu_394                          |   8|   0|    8|          0|
    |tmp_V_287_fu_398                          |   8|   0|    8|          0|
    |tmp_V_288_fu_402                          |   8|   0|    8|          0|
    |tmp_V_289_fu_406                          |   8|   0|    8|          0|
    |tmp_V_290_fu_410                          |   8|   0|    8|          0|
    |tmp_V_291_fu_414                          |   8|   0|    8|          0|
    |tmp_V_292_fu_418                          |   8|   0|    8|          0|
    |tmp_V_293_fu_422                          |   8|   0|    8|          0|
    |tmp_V_294_fu_426                          |   8|   0|    8|          0|
    |tmp_V_295_fu_430                          |   8|   0|    8|          0|
    |tmp_V_296_fu_434                          |   8|   0|    8|          0|
    |tmp_V_297_fu_438                          |   8|   0|    8|          0|
    |tmp_V_298_fu_442                          |   8|   0|    8|          0|
    |tmp_V_299_fu_446                          |   8|   0|    8|          0|
    |tmp_V_300_fu_450                          |   8|   0|    8|          0|
    |tmp_V_301_fu_454                          |   8|   0|    8|          0|
    |tmp_V_302_fu_458                          |   8|   0|    8|          0|
    |tmp_V_303_fu_462                          |   8|   0|    8|          0|
    |tmp_V_304_fu_466                          |   8|   0|    8|          0|
    |tmp_V_fu_214                              |   8|   0|    8|          0|
    |tmp_i_reg_2209                            |   1|   0|    1|          0|
    |exitcond_i_reg_2200                       |  64|  32|    1|          0|
    |threshs7_m_threshold_2_reg_2319           |  64|  32|   16|          0|
    |tmp_26_i_reg_2222                         |  64|  32|    1|          0|
    |tmp_28_i_reg_2227                         |  64|  32|    1|          0|
    |tmp_i_reg_2209                            |  64|  32|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |1093| 160|  808|         15|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs | Matrix_Vector_Activa.3 | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs | Matrix_Vector_Activa.3 | return value |
|ap_start                       |  in |    1| ap_ctrl_hs | Matrix_Vector_Activa.3 | return value |
|start_full_n                   |  in |    1| ap_ctrl_hs | Matrix_Vector_Activa.3 | return value |
|ap_done                        | out |    1| ap_ctrl_hs | Matrix_Vector_Activa.3 | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs | Matrix_Vector_Activa.3 | return value |
|ap_idle                        | out |    1| ap_ctrl_hs | Matrix_Vector_Activa.3 | return value |
|ap_ready                       | out |    1| ap_ctrl_hs | Matrix_Vector_Activa.3 | return value |
|start_out                      | out |    1| ap_ctrl_hs | Matrix_Vector_Activa.3 | return value |
|start_write                    | out |    1| ap_ctrl_hs | Matrix_Vector_Activa.3 | return value |
|in_V_V_dout                    |  in |    8|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_empty_n                 |  in |    1|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_read                    | out |    1|   ap_fifo  |         in_V_V         |    pointer   |
|out_V_V_din                    | out |    1|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_full_n                 |  in |    1|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_write                  | out |    1|   ap_fifo  |         out_V_V        |    pointer   |
|reps_dout                      |  in |   32|   ap_fifo  |          reps          |    pointer   |
|reps_empty_n                   |  in |    1|   ap_fifo  |          reps          |    pointer   |
|reps_read                      | out |    1|   ap_fifo  |          reps          |    pointer   |
|reps_out_din                   | out |   32|   ap_fifo  |        reps_out        |    pointer   |
|reps_out_full_n                |  in |    1|   ap_fifo  |        reps_out        |    pointer   |
|reps_out_write                 | out |    1|   ap_fifo  |        reps_out        |    pointer   |
|weights7_m_weights_V_address0  | out |   15|  ap_memory |  weights7_m_weights_V  |     array    |
|weights7_m_weights_V_ce0       | out |    1|  ap_memory |  weights7_m_weights_V  |     array    |
|weights7_m_weights_V_q0        |  in |    8|  ap_memory |  weights7_m_weights_V  |     array    |
|threshs7_m_threshold_address0  | out |    9|  ap_memory |  threshs7_m_threshold  |     array    |
|threshs7_m_threshold_ce0       | out |    1|  ap_memory |  threshs7_m_threshold  |     array    |
|threshs7_m_threshold_q0        |  in |   16|  ap_memory |  threshs7_m_threshold  |     array    |
+-------------------------------+-----+-----+------------+------------------------+--------------+

