\hypertarget{struct_n_v_i_c___type}{}\section{N\+V\+I\+C\+\_\+\+Type Struct Reference}
\label{struct_n_v_i_c___type}\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}


Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC).  




{\ttfamily \#include $<$core\+\_\+cm0.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a1f970af55366c7caaf51407309f304db}{I\+S\+ER} \mbox{[}1\+U\mbox{]}
\item 
\mbox{\Hypertarget{struct_n_v_i_c___type_a99ed1d1bbc9e85b465fb29f40f37aa3a}\label{struct_n_v_i_c___type_a99ed1d1bbc9e85b465fb29f40f37aa3a}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}31\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a3617ee583e4154c0a5901c6965020da9}{I\+C\+ER} \mbox{[}1\+U\mbox{]}
\item 
\mbox{\Hypertarget{struct_n_v_i_c___type_aea9a4f17e5fa16fa35ba48cc9f27434b}\label{struct_n_v_i_c___type_aea9a4f17e5fa16fa35ba48cc9f27434b}} 
uint32\+\_\+t {\bfseries R\+S\+E\+R\+V\+E\+D1} \mbox{[}31\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_aecb96022a2971ea637c06798bd131e91}{I\+S\+PR} \mbox{[}1\+U\mbox{]}
\item 
\mbox{\Hypertarget{struct_n_v_i_c___type_ad31fe99d09ec7629b716f06af05d0a54}\label{struct_n_v_i_c___type_ad31fe99d09ec7629b716f06af05d0a54}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}31\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a4d45961e44d2663447bbf0111755c0e7}{I\+C\+PR} \mbox{[}1\+U\mbox{]}
\item 
\mbox{\Hypertarget{struct_n_v_i_c___type_a97d3441cfdde21959e8acbbdc358b99f}\label{struct_n_v_i_c___type_a97d3441cfdde21959e8acbbdc358b99f}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}31\+U\mbox{]}
\item 
\mbox{\Hypertarget{struct_n_v_i_c___type_aba051916995cac44d084f98e03710def}\label{struct_n_v_i_c___type_aba051916995cac44d084f98e03710def}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}64\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a1787506107747d2dedae05295d3532da}{IP} \mbox{[}8\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a9dbbeff4da41df476f0718c3ce11ab89}{I\+A\+BR} \mbox{[}8\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint8\+\_\+t \hyperlink{struct_n_v_i_c___type_a4fda947a8fd3237a89d43b7d5a1057cb}{IP} \mbox{[}240\+U\mbox{]}
\item 
\mbox{\Hypertarget{struct_n_v_i_c___type_ab94befc6cb8470a5e871cf2c99cb7a6e}\label{struct_n_v_i_c___type_ab94befc6cb8470a5e871cf2c99cb7a6e}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}644\+U\mbox{]}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_ada9cbba14ab1cc3fddd585f870932db8}{S\+T\+IR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC). 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_n_v_i_c___type_a9dbbeff4da41df476f0718c3ce11ab89}\label{struct_n_v_i_c___type_a9dbbeff4da41df476f0718c3ce11ab89}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+A\+BR@{I\+A\+BR}}
\index{I\+A\+BR@{I\+A\+BR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+A\+BR}{IABR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t I\+A\+BR}

Offset\+: 0x200 (R/W) Interrupt Active bit Register \mbox{\Hypertarget{struct_n_v_i_c___type_a3617ee583e4154c0a5901c6965020da9}\label{struct_n_v_i_c___type_a3617ee583e4154c0a5901c6965020da9}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+C\+ER@{I\+C\+ER}}
\index{I\+C\+ER@{I\+C\+ER}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+C\+ER}{ICER}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t I\+C\+ER}

Offset\+: 0x080 (R/W) Interrupt Clear Enable Register \mbox{\Hypertarget{struct_n_v_i_c___type_a4d45961e44d2663447bbf0111755c0e7}\label{struct_n_v_i_c___type_a4d45961e44d2663447bbf0111755c0e7}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+C\+PR@{I\+C\+PR}}
\index{I\+C\+PR@{I\+C\+PR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+C\+PR}{ICPR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t I\+C\+PR}

Offset\+: 0x180 (R/W) Interrupt Clear Pending Register \mbox{\Hypertarget{struct_n_v_i_c___type_a1787506107747d2dedae05295d3532da}\label{struct_n_v_i_c___type_a1787506107747d2dedae05295d3532da}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!IP@{IP}}
\index{IP@{IP}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{IP}{IP}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint8\+\_\+t IP}

Offset\+: 0x300 (R/W) Interrupt Priority Register

Offset\+: 0x300 (R/W) Interrupt Priority Register (8\+Bit wide) \mbox{\Hypertarget{struct_n_v_i_c___type_a4fda947a8fd3237a89d43b7d5a1057cb}\label{struct_n_v_i_c___type_a4fda947a8fd3237a89d43b7d5a1057cb}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!IP@{IP}}
\index{IP@{IP}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{IP}{IP}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint8\+\_\+t IP\mbox{[}240\+U\mbox{]}}

Offset\+: 0x300 (R/W) Interrupt Priority Register (8\+Bit wide) \mbox{\Hypertarget{struct_n_v_i_c___type_a1f970af55366c7caaf51407309f304db}\label{struct_n_v_i_c___type_a1f970af55366c7caaf51407309f304db}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+S\+ER@{I\+S\+ER}}
\index{I\+S\+ER@{I\+S\+ER}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+S\+ER}{ISER}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t I\+S\+ER}

Offset\+: 0x000 (R/W) Interrupt Set Enable Register \mbox{\Hypertarget{struct_n_v_i_c___type_aecb96022a2971ea637c06798bd131e91}\label{struct_n_v_i_c___type_aecb96022a2971ea637c06798bd131e91}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+S\+PR@{I\+S\+PR}}
\index{I\+S\+PR@{I\+S\+PR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+S\+PR}{ISPR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t I\+S\+PR}

Offset\+: 0x100 (R/W) Interrupt Set Pending Register \mbox{\Hypertarget{struct_n_v_i_c___type_ada9cbba14ab1cc3fddd585f870932db8}\label{struct_n_v_i_c___type_ada9cbba14ab1cc3fddd585f870932db8}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!S\+T\+IR@{S\+T\+IR}}
\index{S\+T\+IR@{S\+T\+IR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{S\+T\+IR}{STIR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t S\+T\+IR}

Offset\+: 0x\+E00 ( /W) Software Trigger Interrupt Register 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+M\+S\+I\+S/core/\hyperlink{core__cm0_8h}{core\+\_\+cm0.\+h}\item 
C\+M\+S\+I\+S/core/\hyperlink{core__cm0plus_8h}{core\+\_\+cm0plus.\+h}\item 
C\+M\+S\+I\+S/core/\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}\item 
C\+M\+S\+I\+S/core/\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}\item 
C\+M\+S\+I\+S/core/\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}\item 
C\+M\+S\+I\+S/core/\hyperlink{core__sc000_8h}{core\+\_\+sc000.\+h}\item 
C\+M\+S\+I\+S/core/\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}\end{DoxyCompactItemize}
