<stg><name>dot_matrix</name>


<trans_list>

<trans id="5849" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5850" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5852" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5853" from="4" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5854" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7305" from="5" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7306" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7294" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7295" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7296" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7297" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7298" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7299" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7300" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7301" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7302" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7303" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7304" from="16" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5869" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5870" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5871" from="19" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5873" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5874" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5875" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5876" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5877" from="24" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5878" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7319" from="25" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7320" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7308" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7309" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7310" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7311" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7312" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7313" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7314" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7315" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7316" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7317" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7318" from="36" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5893" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5894" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5895" from="39" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5897" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5898" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5899" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5900" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5901" from="44" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5902" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7333" from="45" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7334" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7322" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7323" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7324" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7325" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7326" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7327" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7328" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7329" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7330" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7331" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7332" from="56" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5917" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5918" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5919" from="59" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5921" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5922" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5923" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5924" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5925" from="64" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5926" from="64" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7347" from="65" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7348" from="65" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7336" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7337" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7338" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7339" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7340" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7341" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7342" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7343" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7344" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7345" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7346" from="76" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5941" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5942" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5943" from="79" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5945" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5946" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5947" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5948" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5949" from="84" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5950" from="84" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7361" from="85" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7362" from="85" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7350" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7351" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7352" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7353" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7354" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7355" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7356" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7357" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7358" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7359" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7360" from="96" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5965" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5966" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5967" from="99" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5969" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5970" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5971" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5972" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5973" from="104" to="120">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5974" from="104" to="105">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7375" from="105" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7376" from="105" to="106">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7364" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7365" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7366" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7367" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7368" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7369" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7370" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7371" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7372" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7373" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7374" from="116" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5989" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5990" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5991" from="119" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5993" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5994" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5995" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5996" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5997" from="124" to="140">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5998" from="124" to="125">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7389" from="125" to="137">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7390" from="125" to="126">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7378" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7379" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7380" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7381" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7382" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7383" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7384" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7385" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7386" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7387" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7388" from="136" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6013" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6014" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6015" from="139" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6017" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6018" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6019" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6020" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6021" from="144" to="160">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6022" from="144" to="145">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7403" from="145" to="157">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7404" from="145" to="146">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7392" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7393" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7394" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7395" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7396" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7397" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7398" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7399" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7400" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7401" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7402" from="156" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6037" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6038" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6039" from="159" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6041" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6042" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6043" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6044" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6045" from="164" to="180">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6046" from="164" to="165">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7417" from="165" to="177">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7418" from="165" to="166">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7406" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7407" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7408" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7409" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7410" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7411" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7412" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7413" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7414" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7415" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7416" from="176" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6061" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6062" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6063" from="179" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6065" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6066" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6067" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6068" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6069" from="184" to="200">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6070" from="184" to="185">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7431" from="185" to="197">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7432" from="185" to="186">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7420" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7421" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7422" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7423" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7424" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7425" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7426" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7427" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7428" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7429" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7430" from="196" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6085" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6086" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6087" from="199" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6089" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6090" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6091" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6092" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6093" from="204" to="220">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6094" from="204" to="205">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7445" from="205" to="217">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7446" from="205" to="206">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7434" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7435" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7436" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7437" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7438" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7439" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7440" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7441" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7442" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7443" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7444" from="216" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6109" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6110" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6111" from="219" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6113" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6114" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6115" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6116" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6117" from="224" to="240">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6118" from="224" to="225">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7459" from="225" to="237">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7460" from="225" to="226">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7448" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7449" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7450" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7451" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7452" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7453" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7454" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7455" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7456" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7457" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7458" from="236" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6133" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6134" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6135" from="239" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6137" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6138" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6139" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6140" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6141" from="244" to="260">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6142" from="244" to="245">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7473" from="245" to="257">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7474" from="245" to="246">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7462" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7463" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7464" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7465" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7466" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7467" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7468" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7469" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7470" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7471" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7472" from="256" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6157" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6158" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6159" from="259" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6161" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6162" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6163" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6164" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6165" from="264" to="280">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6166" from="264" to="265">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7487" from="265" to="277">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7488" from="265" to="266">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7476" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7477" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7478" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7479" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7480" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7481" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7482" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7483" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7484" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7485" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7486" from="276" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6181" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6182" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6183" from="279" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6185" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6186" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6187" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6188" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6189" from="284" to="300">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6190" from="284" to="285">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7501" from="285" to="297">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7502" from="285" to="286">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7490" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7491" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7492" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7493" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7494" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7495" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7496" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7497" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7498" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7499" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7500" from="296" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6205" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6206" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6207" from="299" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6209" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6210" from="301" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6211" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6212" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6213" from="304" to="320">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6214" from="304" to="305">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7515" from="305" to="317">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7516" from="305" to="306">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7504" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7505" from="307" to="308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7506" from="308" to="309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7507" from="309" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7508" from="310" to="311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7509" from="311" to="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7510" from="312" to="313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7511" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7512" from="314" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7513" from="315" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7514" from="316" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6229" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6230" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6231" from="319" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6233" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6234" from="321" to="322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6235" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6236" from="323" to="324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6237" from="324" to="340">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6238" from="324" to="325">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7529" from="325" to="337">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7530" from="325" to="326">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7518" from="326" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7519" from="327" to="328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7520" from="328" to="329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7521" from="329" to="330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7522" from="330" to="331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7523" from="331" to="332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7524" from="332" to="333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7525" from="333" to="334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7526" from="334" to="335">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7527" from="335" to="336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7528" from="336" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6253" from="337" to="338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6254" from="338" to="339">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6255" from="339" to="324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6257" from="340" to="341">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6258" from="341" to="342">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6259" from="342" to="343">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6260" from="343" to="344">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6261" from="344" to="360">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6262" from="344" to="345">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7543" from="345" to="357">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7544" from="345" to="346">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7532" from="346" to="347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7533" from="347" to="348">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7534" from="348" to="349">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7535" from="349" to="350">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7536" from="350" to="351">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7537" from="351" to="352">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7538" from="352" to="353">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7539" from="353" to="354">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7540" from="354" to="355">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7541" from="355" to="356">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7542" from="356" to="345">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6277" from="357" to="358">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6278" from="358" to="359">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6279" from="359" to="344">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6281" from="360" to="361">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6282" from="361" to="362">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6283" from="362" to="363">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6284" from="363" to="364">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6285" from="364" to="380">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6286" from="364" to="365">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7557" from="365" to="377">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7558" from="365" to="366">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7546" from="366" to="367">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7547" from="367" to="368">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7548" from="368" to="369">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7549" from="369" to="370">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7550" from="370" to="371">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7551" from="371" to="372">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7552" from="372" to="373">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7553" from="373" to="374">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7554" from="374" to="375">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7555" from="375" to="376">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7556" from="376" to="365">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6301" from="377" to="378">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6302" from="378" to="379">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6303" from="379" to="364">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6305" from="380" to="381">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6306" from="381" to="382">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6307" from="382" to="383">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6308" from="383" to="384">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6309" from="384" to="400">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6310" from="384" to="385">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7571" from="385" to="397">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7572" from="385" to="386">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7560" from="386" to="387">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7561" from="387" to="388">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7562" from="388" to="389">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7563" from="389" to="390">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7564" from="390" to="391">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7565" from="391" to="392">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7566" from="392" to="393">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7567" from="393" to="394">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7568" from="394" to="395">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7569" from="395" to="396">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7570" from="396" to="385">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6325" from="397" to="398">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6326" from="398" to="399">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6327" from="399" to="384">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6329" from="400" to="401">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6330" from="401" to="402">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6331" from="402" to="403">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6332" from="403" to="404">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6333" from="404" to="420">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6334" from="404" to="405">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7585" from="405" to="417">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7586" from="405" to="406">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7574" from="406" to="407">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7575" from="407" to="408">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7576" from="408" to="409">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7577" from="409" to="410">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7578" from="410" to="411">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7579" from="411" to="412">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7580" from="412" to="413">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7581" from="413" to="414">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7582" from="414" to="415">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7583" from="415" to="416">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7584" from="416" to="405">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6349" from="417" to="418">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6350" from="418" to="419">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6351" from="419" to="404">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6353" from="420" to="421">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6354" from="421" to="422">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6355" from="422" to="423">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6356" from="423" to="424">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6357" from="424" to="440">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6358" from="424" to="425">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7599" from="425" to="437">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7600" from="425" to="426">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7588" from="426" to="427">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7589" from="427" to="428">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7590" from="428" to="429">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7591" from="429" to="430">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7592" from="430" to="431">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7593" from="431" to="432">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7594" from="432" to="433">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7595" from="433" to="434">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7596" from="434" to="435">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7597" from="435" to="436">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7598" from="436" to="425">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6373" from="437" to="438">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6374" from="438" to="439">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6375" from="439" to="424">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6377" from="440" to="441">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6378" from="441" to="442">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6379" from="442" to="443">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6380" from="443" to="444">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6381" from="444" to="460">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6382" from="444" to="445">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7613" from="445" to="457">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7614" from="445" to="446">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7602" from="446" to="447">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7603" from="447" to="448">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7604" from="448" to="449">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7605" from="449" to="450">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7606" from="450" to="451">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7607" from="451" to="452">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7608" from="452" to="453">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7609" from="453" to="454">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7610" from="454" to="455">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7611" from="455" to="456">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7612" from="456" to="445">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6397" from="457" to="458">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6398" from="458" to="459">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6399" from="459" to="444">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6401" from="460" to="461">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6402" from="461" to="462">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6403" from="462" to="463">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6404" from="463" to="464">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6405" from="464" to="480">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6406" from="464" to="465">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7627" from="465" to="477">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7628" from="465" to="466">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7616" from="466" to="467">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7617" from="467" to="468">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7618" from="468" to="469">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7619" from="469" to="470">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7620" from="470" to="471">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7621" from="471" to="472">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7622" from="472" to="473">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7623" from="473" to="474">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7624" from="474" to="475">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7625" from="475" to="476">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7626" from="476" to="465">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6421" from="477" to="478">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6422" from="478" to="479">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6423" from="479" to="464">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6425" from="480" to="481">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6426" from="481" to="482">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6427" from="482" to="483">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6428" from="483" to="484">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6429" from="484" to="500">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6430" from="484" to="485">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7641" from="485" to="497">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7642" from="485" to="486">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7630" from="486" to="487">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7631" from="487" to="488">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7632" from="488" to="489">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7633" from="489" to="490">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7634" from="490" to="491">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7635" from="491" to="492">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7636" from="492" to="493">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7637" from="493" to="494">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7638" from="494" to="495">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7639" from="495" to="496">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7640" from="496" to="485">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6445" from="497" to="498">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6446" from="498" to="499">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6447" from="499" to="484">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6449" from="500" to="501">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6450" from="501" to="502">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6451" from="502" to="503">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6452" from="503" to="504">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6453" from="504" to="520">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6454" from="504" to="505">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7655" from="505" to="517">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7656" from="505" to="506">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7644" from="506" to="507">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7645" from="507" to="508">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7646" from="508" to="509">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7647" from="509" to="510">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7648" from="510" to="511">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7649" from="511" to="512">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7650" from="512" to="513">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7651" from="513" to="514">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7652" from="514" to="515">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7653" from="515" to="516">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7654" from="516" to="505">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6469" from="517" to="518">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6470" from="518" to="519">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6471" from="519" to="504">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6473" from="520" to="521">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6474" from="521" to="522">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6475" from="522" to="523">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6476" from="523" to="524">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6477" from="524" to="540">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6478" from="524" to="525">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7669" from="525" to="537">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7670" from="525" to="526">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7658" from="526" to="527">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7659" from="527" to="528">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7660" from="528" to="529">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7661" from="529" to="530">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7662" from="530" to="531">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7663" from="531" to="532">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7664" from="532" to="533">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7665" from="533" to="534">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7666" from="534" to="535">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7667" from="535" to="536">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7668" from="536" to="525">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6493" from="537" to="538">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6494" from="538" to="539">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6495" from="539" to="524">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6497" from="540" to="541">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6498" from="541" to="542">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6499" from="542" to="543">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6500" from="543" to="544">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6501" from="544" to="560">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6502" from="544" to="545">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7683" from="545" to="557">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7684" from="545" to="546">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7672" from="546" to="547">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7673" from="547" to="548">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7674" from="548" to="549">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7675" from="549" to="550">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7676" from="550" to="551">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7677" from="551" to="552">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7678" from="552" to="553">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7679" from="553" to="554">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7680" from="554" to="555">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7681" from="555" to="556">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7682" from="556" to="545">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6517" from="557" to="558">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6518" from="558" to="559">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6519" from="559" to="544">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6521" from="560" to="561">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6522" from="561" to="562">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6523" from="562" to="563">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6524" from="563" to="564">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6525" from="564" to="580">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6526" from="564" to="565">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7697" from="565" to="577">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7698" from="565" to="566">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7686" from="566" to="567">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7687" from="567" to="568">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7688" from="568" to="569">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7689" from="569" to="570">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7690" from="570" to="571">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7691" from="571" to="572">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7692" from="572" to="573">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7693" from="573" to="574">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7694" from="574" to="575">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7695" from="575" to="576">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7696" from="576" to="565">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6541" from="577" to="578">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6542" from="578" to="579">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6543" from="579" to="564">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6545" from="580" to="581">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6546" from="581" to="582">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6547" from="582" to="583">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6548" from="583" to="584">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6549" from="584" to="600">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6550" from="584" to="585">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7711" from="585" to="597">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7712" from="585" to="586">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7700" from="586" to="587">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7701" from="587" to="588">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7702" from="588" to="589">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7703" from="589" to="590">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7704" from="590" to="591">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7705" from="591" to="592">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7706" from="592" to="593">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7707" from="593" to="594">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7708" from="594" to="595">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7709" from="595" to="596">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7710" from="596" to="585">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6565" from="597" to="598">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6566" from="598" to="599">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6567" from="599" to="584">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6569" from="600" to="601">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6570" from="601" to="602">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6571" from="602" to="603">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6572" from="603" to="604">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6573" from="604" to="620">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6574" from="604" to="605">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7725" from="605" to="617">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7726" from="605" to="606">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7714" from="606" to="607">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7715" from="607" to="608">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7716" from="608" to="609">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7717" from="609" to="610">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7718" from="610" to="611">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7719" from="611" to="612">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7720" from="612" to="613">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7721" from="613" to="614">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7722" from="614" to="615">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7723" from="615" to="616">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7724" from="616" to="605">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6589" from="617" to="618">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6590" from="618" to="619">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6591" from="619" to="604">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6593" from="620" to="621">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6594" from="621" to="622">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6595" from="622" to="623">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6596" from="623" to="624">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6597" from="624" to="640">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6598" from="624" to="625">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7739" from="625" to="637">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7740" from="625" to="626">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7728" from="626" to="627">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7729" from="627" to="628">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7730" from="628" to="629">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7731" from="629" to="630">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7732" from="630" to="631">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7733" from="631" to="632">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7734" from="632" to="633">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7735" from="633" to="634">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7736" from="634" to="635">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7737" from="635" to="636">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7738" from="636" to="625">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6613" from="637" to="638">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6614" from="638" to="639">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6615" from="639" to="624">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6617" from="640" to="641">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6618" from="641" to="642">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6619" from="642" to="643">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6620" from="643" to="644">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6621" from="644" to="660">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6622" from="644" to="645">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7753" from="645" to="657">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7754" from="645" to="646">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7742" from="646" to="647">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7743" from="647" to="648">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7744" from="648" to="649">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7745" from="649" to="650">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7746" from="650" to="651">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7747" from="651" to="652">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7748" from="652" to="653">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7749" from="653" to="654">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7750" from="654" to="655">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7751" from="655" to="656">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7752" from="656" to="645">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6637" from="657" to="658">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6638" from="658" to="659">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6639" from="659" to="644">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6641" from="660" to="661">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6642" from="661" to="662">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6643" from="662" to="663">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6644" from="663" to="664">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6645" from="664" to="680">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6646" from="664" to="665">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7767" from="665" to="677">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7768" from="665" to="666">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7756" from="666" to="667">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7757" from="667" to="668">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7758" from="668" to="669">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7759" from="669" to="670">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7760" from="670" to="671">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7761" from="671" to="672">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7762" from="672" to="673">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7763" from="673" to="674">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7764" from="674" to="675">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7765" from="675" to="676">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7766" from="676" to="665">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6661" from="677" to="678">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6662" from="678" to="679">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6663" from="679" to="664">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6665" from="680" to="681">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6666" from="681" to="682">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6667" from="682" to="683">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6668" from="683" to="684">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6669" from="684" to="700">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6670" from="684" to="685">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7781" from="685" to="697">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7782" from="685" to="686">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7770" from="686" to="687">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7771" from="687" to="688">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7772" from="688" to="689">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7773" from="689" to="690">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7774" from="690" to="691">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7775" from="691" to="692">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7776" from="692" to="693">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7777" from="693" to="694">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7778" from="694" to="695">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7779" from="695" to="696">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7780" from="696" to="685">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6685" from="697" to="698">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6686" from="698" to="699">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6687" from="699" to="684">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6689" from="700" to="701">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6690" from="701" to="702">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6691" from="702" to="703">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6692" from="703" to="704">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6693" from="704" to="720">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6694" from="704" to="705">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7795" from="705" to="717">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7796" from="705" to="706">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7784" from="706" to="707">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7785" from="707" to="708">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7786" from="708" to="709">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7787" from="709" to="710">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7788" from="710" to="711">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7789" from="711" to="712">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7790" from="712" to="713">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7791" from="713" to="714">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7792" from="714" to="715">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7793" from="715" to="716">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7794" from="716" to="705">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6709" from="717" to="718">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6710" from="718" to="719">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6711" from="719" to="704">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6713" from="720" to="721">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6714" from="721" to="722">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6715" from="722" to="723">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6716" from="723" to="724">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6717" from="724" to="740">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6718" from="724" to="725">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7809" from="725" to="737">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7810" from="725" to="726">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7798" from="726" to="727">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7799" from="727" to="728">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7800" from="728" to="729">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7801" from="729" to="730">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7802" from="730" to="731">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7803" from="731" to="732">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7804" from="732" to="733">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7805" from="733" to="734">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7806" from="734" to="735">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7807" from="735" to="736">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7808" from="736" to="725">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6733" from="737" to="738">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6734" from="738" to="739">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6735" from="739" to="724">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6737" from="740" to="741">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6738" from="741" to="742">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6739" from="742" to="743">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6740" from="743" to="744">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6741" from="744" to="760">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6742" from="744" to="745">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7823" from="745" to="757">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7824" from="745" to="746">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7812" from="746" to="747">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7813" from="747" to="748">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7814" from="748" to="749">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7815" from="749" to="750">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7816" from="750" to="751">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7817" from="751" to="752">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7818" from="752" to="753">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7819" from="753" to="754">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7820" from="754" to="755">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7821" from="755" to="756">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7822" from="756" to="745">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6757" from="757" to="758">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6758" from="758" to="759">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6759" from="759" to="744">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6761" from="760" to="761">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6762" from="761" to="762">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6763" from="762" to="763">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6764" from="763" to="764">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6765" from="764" to="780">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6766" from="764" to="765">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7837" from="765" to="777">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7838" from="765" to="766">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7826" from="766" to="767">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7827" from="767" to="768">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7828" from="768" to="769">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7829" from="769" to="770">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7830" from="770" to="771">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7831" from="771" to="772">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7832" from="772" to="773">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7833" from="773" to="774">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7834" from="774" to="775">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7835" from="775" to="776">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7836" from="776" to="765">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6781" from="777" to="778">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6782" from="778" to="779">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6783" from="779" to="764">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6785" from="780" to="781">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6786" from="781" to="782">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6787" from="782" to="783">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6788" from="783" to="784">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6789" from="784" to="800">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6790" from="784" to="785">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7851" from="785" to="797">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7852" from="785" to="786">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7840" from="786" to="787">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7841" from="787" to="788">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7842" from="788" to="789">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7843" from="789" to="790">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7844" from="790" to="791">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7845" from="791" to="792">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7846" from="792" to="793">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7847" from="793" to="794">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7848" from="794" to="795">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7849" from="795" to="796">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7850" from="796" to="785">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6805" from="797" to="798">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6806" from="798" to="799">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6807" from="799" to="784">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6809" from="800" to="801">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6810" from="801" to="802">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6811" from="802" to="803">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6812" from="803" to="804">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6813" from="804" to="820">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6814" from="804" to="805">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7865" from="805" to="817">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7866" from="805" to="806">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7854" from="806" to="807">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7855" from="807" to="808">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7856" from="808" to="809">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7857" from="809" to="810">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7858" from="810" to="811">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7859" from="811" to="812">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7860" from="812" to="813">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7861" from="813" to="814">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7862" from="814" to="815">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7863" from="815" to="816">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7864" from="816" to="805">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6829" from="817" to="818">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6830" from="818" to="819">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6831" from="819" to="804">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6833" from="820" to="821">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6834" from="821" to="822">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6835" from="822" to="823">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6836" from="823" to="824">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6837" from="824" to="840">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6838" from="824" to="825">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7879" from="825" to="837">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7880" from="825" to="826">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7868" from="826" to="827">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7869" from="827" to="828">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7870" from="828" to="829">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7871" from="829" to="830">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7872" from="830" to="831">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7873" from="831" to="832">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7874" from="832" to="833">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7875" from="833" to="834">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7876" from="834" to="835">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7877" from="835" to="836">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7878" from="836" to="825">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6853" from="837" to="838">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6854" from="838" to="839">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6855" from="839" to="824">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6857" from="840" to="841">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6858" from="841" to="842">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6859" from="842" to="843">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6860" from="843" to="844">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6861" from="844" to="860">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6862" from="844" to="845">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7893" from="845" to="857">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7894" from="845" to="846">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7882" from="846" to="847">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7883" from="847" to="848">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7884" from="848" to="849">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7885" from="849" to="850">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7886" from="850" to="851">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7887" from="851" to="852">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7888" from="852" to="853">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7889" from="853" to="854">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7890" from="854" to="855">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7891" from="855" to="856">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7892" from="856" to="845">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6877" from="857" to="858">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6878" from="858" to="859">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6879" from="859" to="844">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6881" from="860" to="861">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6882" from="861" to="862">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6883" from="862" to="863">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6884" from="863" to="864">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6885" from="864" to="880">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6886" from="864" to="865">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7907" from="865" to="877">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7908" from="865" to="866">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7896" from="866" to="867">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7897" from="867" to="868">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7898" from="868" to="869">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7899" from="869" to="870">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7900" from="870" to="871">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7901" from="871" to="872">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7902" from="872" to="873">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7903" from="873" to="874">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7904" from="874" to="875">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7905" from="875" to="876">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7906" from="876" to="865">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6901" from="877" to="878">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6902" from="878" to="879">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6903" from="879" to="864">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6905" from="880" to="881">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6906" from="881" to="882">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6907" from="882" to="883">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6908" from="883" to="884">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6909" from="884" to="900">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6910" from="884" to="885">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7921" from="885" to="897">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7922" from="885" to="886">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7910" from="886" to="887">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7911" from="887" to="888">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7912" from="888" to="889">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7913" from="889" to="890">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7914" from="890" to="891">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7915" from="891" to="892">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7916" from="892" to="893">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7917" from="893" to="894">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7918" from="894" to="895">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7919" from="895" to="896">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7920" from="896" to="885">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6925" from="897" to="898">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6926" from="898" to="899">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6927" from="899" to="884">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6929" from="900" to="901">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6930" from="901" to="902">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6931" from="902" to="903">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6932" from="903" to="904">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6933" from="904" to="920">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6934" from="904" to="905">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7935" from="905" to="917">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7936" from="905" to="906">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7924" from="906" to="907">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7925" from="907" to="908">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7926" from="908" to="909">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7927" from="909" to="910">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7928" from="910" to="911">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7929" from="911" to="912">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7930" from="912" to="913">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7931" from="913" to="914">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7932" from="914" to="915">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7933" from="915" to="916">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7934" from="916" to="905">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6949" from="917" to="918">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6950" from="918" to="919">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6951" from="919" to="904">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6953" from="920" to="921">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6954" from="921" to="922">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6955" from="922" to="923">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6956" from="923" to="924">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6957" from="924" to="940">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6958" from="924" to="925">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7949" from="925" to="937">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7950" from="925" to="926">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7938" from="926" to="927">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7939" from="927" to="928">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7940" from="928" to="929">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7941" from="929" to="930">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7942" from="930" to="931">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7943" from="931" to="932">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7944" from="932" to="933">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7945" from="933" to="934">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7946" from="934" to="935">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7947" from="935" to="936">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7948" from="936" to="925">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6973" from="937" to="938">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6974" from="938" to="939">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6975" from="939" to="924">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6977" from="940" to="941">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6978" from="941" to="942">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6979" from="942" to="943">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6980" from="943" to="944">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6981" from="944" to="960">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6982" from="944" to="945">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7963" from="945" to="957">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7964" from="945" to="946">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7952" from="946" to="947">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7953" from="947" to="948">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7954" from="948" to="949">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7955" from="949" to="950">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7956" from="950" to="951">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7957" from="951" to="952">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7958" from="952" to="953">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7959" from="953" to="954">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7960" from="954" to="955">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7961" from="955" to="956">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7962" from="956" to="945">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6997" from="957" to="958">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6998" from="958" to="959">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6999" from="959" to="944">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7001" from="960" to="961">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7002" from="961" to="962">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7003" from="962" to="963">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7004" from="963" to="964">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7005" from="964" to="980">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7006" from="964" to="965">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7977" from="965" to="977">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7978" from="965" to="966">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7966" from="966" to="967">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7967" from="967" to="968">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7968" from="968" to="969">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7969" from="969" to="970">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7970" from="970" to="971">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7971" from="971" to="972">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7972" from="972" to="973">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7973" from="973" to="974">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7974" from="974" to="975">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7975" from="975" to="976">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7976" from="976" to="965">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7021" from="977" to="978">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7022" from="978" to="979">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7023" from="979" to="964">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7025" from="980" to="981">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7026" from="981" to="982">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7027" from="982" to="983">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7028" from="983" to="984">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7029" from="984" to="1000">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_49" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7030" from="984" to="985">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_49" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7991" from="985" to="997">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7992" from="985" to="986">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7980" from="986" to="987">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7981" from="987" to="988">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7982" from="988" to="989">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7983" from="989" to="990">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7984" from="990" to="991">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7985" from="991" to="992">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7986" from="992" to="993">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7987" from="993" to="994">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7988" from="994" to="995">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7989" from="995" to="996">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7990" from="996" to="985">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7045" from="997" to="998">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7046" from="998" to="999">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7047" from="999" to="984">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7049" from="1000" to="1001">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7050" from="1001" to="1002">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7051" from="1002" to="1003">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7052" from="1003" to="1004">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7053" from="1004" to="1020">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_50" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7054" from="1004" to="1005">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_50" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8005" from="1005" to="1017">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8006" from="1005" to="1006">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7994" from="1006" to="1007">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7995" from="1007" to="1008">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7996" from="1008" to="1009">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7997" from="1009" to="1010">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7998" from="1010" to="1011">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7999" from="1011" to="1012">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8000" from="1012" to="1013">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8001" from="1013" to="1014">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8002" from="1014" to="1015">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8003" from="1015" to="1016">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8004" from="1016" to="1005">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7069" from="1017" to="1018">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7070" from="1018" to="1019">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7071" from="1019" to="1004">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7073" from="1020" to="1021">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7074" from="1021" to="1022">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7075" from="1022" to="1023">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7076" from="1023" to="1024">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7077" from="1024" to="1040">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_51" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7078" from="1024" to="1025">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_51" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8019" from="1025" to="1037">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8020" from="1025" to="1026">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8008" from="1026" to="1027">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8009" from="1027" to="1028">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8010" from="1028" to="1029">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8011" from="1029" to="1030">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8012" from="1030" to="1031">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8013" from="1031" to="1032">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8014" from="1032" to="1033">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8015" from="1033" to="1034">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8016" from="1034" to="1035">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8017" from="1035" to="1036">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8018" from="1036" to="1025">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7093" from="1037" to="1038">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7094" from="1038" to="1039">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7095" from="1039" to="1024">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7097" from="1040" to="1041">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7098" from="1041" to="1042">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7099" from="1042" to="1043">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7100" from="1043" to="1044">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7101" from="1044" to="1060">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7102" from="1044" to="1045">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8033" from="1045" to="1057">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8034" from="1045" to="1046">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8022" from="1046" to="1047">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8023" from="1047" to="1048">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8024" from="1048" to="1049">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8025" from="1049" to="1050">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8026" from="1050" to="1051">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8027" from="1051" to="1052">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8028" from="1052" to="1053">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8029" from="1053" to="1054">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8030" from="1054" to="1055">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8031" from="1055" to="1056">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8032" from="1056" to="1045">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7117" from="1057" to="1058">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7118" from="1058" to="1059">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7119" from="1059" to="1044">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7121" from="1060" to="1061">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7122" from="1061" to="1062">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7123" from="1062" to="1063">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7124" from="1063" to="1064">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7125" from="1064" to="1080">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_53" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7126" from="1064" to="1065">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8047" from="1065" to="1077">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8048" from="1065" to="1066">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8036" from="1066" to="1067">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8037" from="1067" to="1068">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8038" from="1068" to="1069">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8039" from="1069" to="1070">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8040" from="1070" to="1071">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8041" from="1071" to="1072">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8042" from="1072" to="1073">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8043" from="1073" to="1074">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8044" from="1074" to="1075">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8045" from="1075" to="1076">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8046" from="1076" to="1065">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7141" from="1077" to="1078">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7142" from="1078" to="1079">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7143" from="1079" to="1064">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7145" from="1080" to="1081">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7146" from="1081" to="1082">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7147" from="1082" to="1083">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7148" from="1083" to="1084">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7149" from="1084" to="1100">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7150" from="1084" to="1085">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8061" from="1085" to="1097">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8062" from="1085" to="1086">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8050" from="1086" to="1087">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8051" from="1087" to="1088">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8052" from="1088" to="1089">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8053" from="1089" to="1090">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8054" from="1090" to="1091">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8055" from="1091" to="1092">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8056" from="1092" to="1093">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8057" from="1093" to="1094">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8058" from="1094" to="1095">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8059" from="1095" to="1096">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8060" from="1096" to="1085">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7165" from="1097" to="1098">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7166" from="1098" to="1099">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7167" from="1099" to="1084">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7169" from="1100" to="1101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7170" from="1101" to="1102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7171" from="1102" to="1103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7172" from="1103" to="1104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7173" from="1104" to="1120">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_55" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7174" from="1104" to="1105">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8075" from="1105" to="1117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8076" from="1105" to="1106">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8064" from="1106" to="1107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8065" from="1107" to="1108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8066" from="1108" to="1109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8067" from="1109" to="1110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8068" from="1110" to="1111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8069" from="1111" to="1112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8070" from="1112" to="1113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8071" from="1113" to="1114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8072" from="1114" to="1115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8073" from="1115" to="1116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8074" from="1116" to="1105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7189" from="1117" to="1118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7190" from="1118" to="1119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7191" from="1119" to="1104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7193" from="1120" to="1121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7194" from="1121" to="1122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7195" from="1122" to="1123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7196" from="1123" to="1124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7197" from="1124" to="1140">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_56" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7198" from="1124" to="1125">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_56" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8089" from="1125" to="1137">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8090" from="1125" to="1126">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8078" from="1126" to="1127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8079" from="1127" to="1128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8080" from="1128" to="1129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8081" from="1129" to="1130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8082" from="1130" to="1131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8083" from="1131" to="1132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8084" from="1132" to="1133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8085" from="1133" to="1134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8086" from="1134" to="1135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8087" from="1135" to="1136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8088" from="1136" to="1125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7213" from="1137" to="1138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7214" from="1138" to="1139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7215" from="1139" to="1124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7217" from="1140" to="1141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7218" from="1141" to="1142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7219" from="1142" to="1143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7220" from="1143" to="1144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7221" from="1144" to="1160">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_57" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7222" from="1144" to="1145">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_57" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8103" from="1145" to="1157">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8104" from="1145" to="1146">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8092" from="1146" to="1147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8093" from="1147" to="1148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8094" from="1148" to="1149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8095" from="1149" to="1150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8096" from="1150" to="1151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8097" from="1151" to="1152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8098" from="1152" to="1153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8099" from="1153" to="1154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8100" from="1154" to="1155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8101" from="1155" to="1156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8102" from="1156" to="1145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7237" from="1157" to="1158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7238" from="1158" to="1159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7239" from="1159" to="1144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7241" from="1160" to="1161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7242" from="1161" to="1162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7243" from="1162" to="1163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7244" from="1163" to="1164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7245" from="1164" to="1180">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_58" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7246" from="1164" to="1165">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_58" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8117" from="1165" to="1177">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8118" from="1165" to="1166">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8106" from="1166" to="1167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8107" from="1167" to="1168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8108" from="1168" to="1169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8109" from="1169" to="1170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8110" from="1170" to="1171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8111" from="1171" to="1172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8112" from="1172" to="1173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8113" from="1173" to="1174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8114" from="1174" to="1175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8115" from="1175" to="1176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8116" from="1176" to="1165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7261" from="1177" to="1178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7262" from="1178" to="1179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7263" from="1179" to="1164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7265" from="1180" to="1181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7266" from="1181" to="1182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7267" from="1182" to="1183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7268" from="1183" to="1184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7269" from="1184" to="1200">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_59" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7270" from="1184" to="1185">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8131" from="1185" to="1197">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8132" from="1185" to="1186">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8120" from="1186" to="1187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8121" from="1187" to="1188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8122" from="1188" to="1189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8123" from="1189" to="1190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8124" from="1190" to="1191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8125" from="1191" to="1192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8126" from="1192" to="1193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8127" from="1193" to="1194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8128" from="1194" to="1195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8129" from="1195" to="1196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8130" from="1196" to="1185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7285" from="1197" to="1198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7286" from="1198" to="1199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7287" from="1199" to="1184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7289" from="1200" to="1201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7290" from="1201" to="1202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7291" from="1202" to="1203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7292" from="1203" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="1204" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %c_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %c)

]]></Node>
<StgValue><ssdm name="c_read"/></StgValue>
</operation>

<operation id="1205" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %b_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %b)

]]></Node>
<StgValue><ssdm name="b_read"/></StgValue>
</operation>

<operation id="1206" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %a_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a)

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="1207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_179 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %c_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="1208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="31" op_0_bw="30">
<![CDATA[
:4  %p_cast366 = zext i30 %tmp_179 to i31

]]></Node>
<StgValue><ssdm name="p_cast366"/></StgValue>
</operation>

<operation id="1209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_180 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %b_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="1210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="31" op_0_bw="30">
<![CDATA[
:6  %p_cast365 = zext i30 %tmp_180 to i31

]]></Node>
<StgValue><ssdm name="p_cast365"/></StgValue>
</operation>

<operation id="1211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_181 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %a_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="1212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="31" op_0_bw="30">
<![CDATA[
:8  %p_cast = zext i30 %tmp_181 to i31

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="1213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @dot_matrix_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="1215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln4"/></StgValue>
</operation>

<operation id="1216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 2048, [5 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln5"/></StgValue>
</operation>

<operation id="1217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i32 %a, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln8"/></StgValue>
</operation>

<operation id="1218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i32 %b, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln9"/></StgValue>
</operation>

<operation id="1219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(i32 %c, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln10"/></StgValue>
</operation>

<operation id="1220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %1

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="1221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %i_0_0 = phi i9 [ 0, %0 ], [ %add_ln36_56, %i_cycle_end ]

]]></Node>
<StgValue><ssdm name="i_0_0"/></StgValue>
</operation>

<operation id="1222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1223" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln36 = icmp eq i9 %i_0_0, -212

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="1224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln36, label %122, label %i_cycle_begin

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="1225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="9">
<![CDATA[
i_cycle_begin:2  %zext_ln46 = zext i9 %i_0_0 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="1227" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle_begin:3  %mul_ln46_60 = mul i17 %zext_ln46, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_60"/></StgValue>
</operation>

<operation id="1228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="31" op_0_bw="17">
<![CDATA[
i_cycle_begin:4  %zext_ln46_1 = zext i17 %mul_ln46_60 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_1"/></StgValue>
</operation>

<operation id="1229" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle_begin:5  %add_ln49 = add i31 %zext_ln46_1, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="1230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3933" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln54"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="1231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
i_cycle_begin:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln36"/></StgValue>
</operation>

<operation id="1232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="31">
<![CDATA[
i_cycle_begin:6  %zext_ln49 = zext i31 %add_ln49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="1233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle_begin:7  %gmem_addr = getelementptr i32* %gmem, i64 %zext_ln49

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="1234" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
i_cycle_begin:8  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req"/></StgValue>
</operation>

<operation id="1235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
i_cycle_begin:9  br label %2

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="1236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_0 = phi i9 [ 0, %i_cycle_begin ], [ %add_ln39, %j_cycle_end ]

]]></Node>
<StgValue><ssdm name="j_0_0"/></StgValue>
</operation>

<operation id="1237" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39 = icmp eq i9 %j_0_0, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="1238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="1239" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39 = add i9 %j_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="1240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39, label %i_cycle, label %j_cycle_begin

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="1241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="1242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin:2  %zext_ln46_4 = zext i9 %j_0_0 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_4"/></StgValue>
</operation>

<operation id="1244" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin:3  %add_ln46_60 = add i17 %mul_ln46_60, %zext_ln46_4

]]></Node>
<StgValue><ssdm name="add_ln46_60"/></StgValue>
</operation>

<operation id="1245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin:4  %zext_ln46_5 = zext i17 %add_ln46_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_5"/></StgValue>
</operation>

<operation id="1246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin:5  %c_t_addr = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_5

]]></Node>
<StgValue><ssdm name="c_t_addr"/></StgValue>
</operation>

<operation id="1247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin:6  br label %3

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1248" st_id="4" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
i_cycle:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>

<operation id="1249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle:4  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="1250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_0 = phi i9 [ 0, %j_cycle_begin ], [ %add_ln41, %k_cycle ]

]]></Node>
<StgValue><ssdm name="k_0_0"/></StgValue>
</operation>

<operation id="1251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul = phi i17 [ 0, %j_cycle_begin ], [ %add_ln44_120, %k_cycle ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="1252" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41 = icmp eq i9 %k_0_0, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="1253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="1254" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41 = add i9 %k_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="1255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41, label %j_cycle_end, label %k_cycle

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="17" op_0_bw="9">
<![CDATA[
k_cycle:3  %zext_ln43 = zext i9 %k_0_0 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="1257" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle:4  %add_ln43 = add i17 %mul_ln46_60, %zext_ln43

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="1258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="31" op_0_bw="17">
<![CDATA[
k_cycle:5  %zext_ln43_1 = zext i17 %add_ln43 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_1"/></StgValue>
</operation>

<operation id="1259" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle:6  %add_ln43_1 = add i31 %zext_ln43_1, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_1"/></StgValue>
</operation>

<operation id="1260" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle:10  %add_ln44 = add i17 %phi_mul, %zext_ln46_4

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="1261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="31">
<![CDATA[
k_cycle:7  %zext_ln43_2 = zext i31 %add_ln43_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_2"/></StgValue>
</operation>

<operation id="1262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle:8  %gmem_addr_2 = getelementptr i32* %gmem, i64 %zext_ln43_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="1263" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle:9  %add_ln44_120 = add i17 %phi_mul, 300

]]></Node>
<StgValue><ssdm name="add_ln44_120"/></StgValue>
</operation>

<operation id="1264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="31" op_0_bw="17">
<![CDATA[
k_cycle:11  %zext_ln44 = zext i17 %add_ln44 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="1265" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle:12  %add_ln44_1 = add i31 %zext_ln44, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_1"/></StgValue>
</operation>

<operation id="1266" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
k_cycle:15  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="31">
<![CDATA[
k_cycle:13  %zext_ln44_1 = zext i31 %add_ln44_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_1"/></StgValue>
</operation>

<operation id="1268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle:14  %gmem_addr_3 = getelementptr i32* %gmem, i64 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>

<operation id="1269" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
k_cycle:15  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="1270" st_id="7" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
k_cycle:17  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1271" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
k_cycle:15  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="1272" st_id="8" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
k_cycle:17  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="1273" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
k_cycle:15  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="1274" st_id="9" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
k_cycle:17  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="1275" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
k_cycle:15  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="1276" st_id="10" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
k_cycle:17  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1277" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
k_cycle:15  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="1278" st_id="11" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
k_cycle:17  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1279" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
k_cycle:15  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="1280" st_id="12" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
k_cycle:17  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1281" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle:16  %gmem_addr_2_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_2)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read"/></StgValue>
</operation>

<operation id="1282" st_id="13" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
k_cycle:17  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1283" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle:18  %gmem_addr_3_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_3)

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1284" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle:19  %mul_ln46 = mul nsw i32 %gmem_addr_3_read, %gmem_addr_2_read

]]></Node>
<StgValue><ssdm name="mul_ln46"/></StgValue>
</operation>

<operation id="1285" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="17">
<![CDATA[
k_cycle:20  %c_t_load_1 = load i32* %c_t_addr, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1286" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="1287" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1288" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="1289" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="17">
<![CDATA[
k_cycle:20  %c_t_load_1 = load i32* %c_t_addr, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_1"/></StgValue>
</operation>

<operation id="1290" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle:21  %add_ln46 = add nsw i32 %mul_ln46, %c_t_load_1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="1291" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle:22  store i32 %add_ln46, i32* %c_t_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="1292" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle:23  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_5) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="1293" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
k_cycle:24  br label %3

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1294" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end:0  %c_t_load = load i32* %c_t_addr, align 4

]]></Node>
<StgValue><ssdm name="c_t_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1295" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end:0  %c_t_load = load i32* %c_t_addr, align 4

]]></Node>
<StgValue><ssdm name="c_t_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1296" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1">
<![CDATA[
j_cycle_end:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr, i32 %c_t_load, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="1297" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_2) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="1298" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end:3  br label %2

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1299" st_id="20" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
i_cycle:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1300" st_id="21" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
i_cycle:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1301" st_id="22" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
i_cycle:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>

<operation id="1302" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="9">
<![CDATA[
i_cycle:2  %empty_5 = trunc i9 %i_0_0 to i8

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="1303" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
i_cycle:3  %or_ln36 = or i8 %empty_5, 1

]]></Node>
<StgValue><ssdm name="or_ln36"/></StgValue>
</operation>

<operation id="1304" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="17" op_0_bw="8">
<![CDATA[
i_cycle:5  %zext_ln46_2 = zext i8 %or_ln36 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_2"/></StgValue>
</operation>

<operation id="1305" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle:6  %mul_ln46_61 = mul i17 300, %zext_ln46_2

]]></Node>
<StgValue><ssdm name="mul_ln46_61"/></StgValue>
</operation>

<operation id="1306" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="31" op_0_bw="17">
<![CDATA[
i_cycle:7  %zext_ln46_3 = zext i17 %mul_ln46_61 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_3"/></StgValue>
</operation>

<operation id="1307" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle:8  %add_ln49_1 = add i31 %p_cast366, %zext_ln46_3

]]></Node>
<StgValue><ssdm name="add_ln49_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1308" st_id="23" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
i_cycle:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>

<operation id="1309" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle:1  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="1310" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="31">
<![CDATA[
i_cycle:9  %zext_ln49_1 = zext i31 %add_ln49_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_1"/></StgValue>
</operation>

<operation id="1311" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle:10  %gmem_addr_1 = getelementptr i32* %gmem, i64 %zext_ln49_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="1312" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
i_cycle:11  %p_wr_req367 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_1, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req367"/></StgValue>
</operation>

<operation id="1313" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
i_cycle:12  br label %4

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1314" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_1 = phi i9 [ 0, %i_cycle ], [ %add_ln39_1, %j_cycle_end1 ]

]]></Node>
<StgValue><ssdm name="j_0_1"/></StgValue>
</operation>

<operation id="1315" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_1 = icmp eq i9 %j_0_1, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_1"/></StgValue>
</operation>

<operation id="1316" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="1317" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_1 = add i9 %j_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln39_1"/></StgValue>
</operation>

<operation id="1318" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_1, label %i_cycle1, label %j_cycle_begin1

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="1319" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin1:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="1320" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin1:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1321" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin1:2  %zext_ln46_8 = zext i9 %j_0_1 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_8"/></StgValue>
</operation>

<operation id="1322" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin1:3  %add_ln46_61 = add i17 %mul_ln46_61, %zext_ln46_8

]]></Node>
<StgValue><ssdm name="add_ln46_61"/></StgValue>
</operation>

<operation id="1323" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin1:4  %zext_ln46_9 = zext i17 %add_ln46_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_9"/></StgValue>
</operation>

<operation id="1324" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin1:5  %c_t_addr_1 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_9

]]></Node>
<StgValue><ssdm name="c_t_addr_1"/></StgValue>
</operation>

<operation id="1325" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin1:6  br label %5

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1326" st_id="24" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1">
<![CDATA[
i_cycle1:0  %p_wr_resp368 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)

]]></Node>
<StgValue><ssdm name="p_wr_resp368"/></StgValue>
</operation>

<operation id="1327" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle1:3  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1328" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_1 = phi i9 [ 0, %j_cycle_begin1 ], [ %add_ln41_1, %k_cycle1 ]

]]></Node>
<StgValue><ssdm name="k_0_1"/></StgValue>
</operation>

<operation id="1329" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul184 = phi i17 [ 0, %j_cycle_begin1 ], [ %add_ln44_121, %k_cycle1 ]

]]></Node>
<StgValue><ssdm name="phi_mul184"/></StgValue>
</operation>

<operation id="1330" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_1 = icmp eq i9 %k_0_1, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_1"/></StgValue>
</operation>

<operation id="1331" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="1332" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_1 = add i9 %k_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln41_1"/></StgValue>
</operation>

<operation id="1333" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_1, label %j_cycle_end1, label %k_cycle1

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1334" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="17" op_0_bw="9">
<![CDATA[
k_cycle1:3  %zext_ln43_3 = zext i9 %k_0_1 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_3"/></StgValue>
</operation>

<operation id="1335" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle1:4  %add_ln43_2 = add i17 %mul_ln46_61, %zext_ln43_3

]]></Node>
<StgValue><ssdm name="add_ln43_2"/></StgValue>
</operation>

<operation id="1336" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="31" op_0_bw="17">
<![CDATA[
k_cycle1:5  %zext_ln43_4 = zext i17 %add_ln43_2 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_4"/></StgValue>
</operation>

<operation id="1337" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle1:6  %add_ln43_3 = add i31 %zext_ln43_4, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_3"/></StgValue>
</operation>

<operation id="1338" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle1:10  %add_ln44_2 = add i17 %phi_mul184, %zext_ln46_8

]]></Node>
<StgValue><ssdm name="add_ln44_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1339" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="31">
<![CDATA[
k_cycle1:7  %zext_ln43_5 = zext i31 %add_ln43_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_5"/></StgValue>
</operation>

<operation id="1340" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle1:8  %gmem_addr_5 = getelementptr i32* %gmem, i64 %zext_ln43_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5"/></StgValue>
</operation>

<operation id="1341" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle1:9  %add_ln44_121 = add i17 %phi_mul184, 300

]]></Node>
<StgValue><ssdm name="add_ln44_121"/></StgValue>
</operation>

<operation id="1342" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="31" op_0_bw="17">
<![CDATA[
k_cycle1:11  %zext_ln44_2 = zext i17 %add_ln44_2 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_2"/></StgValue>
</operation>

<operation id="1343" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle1:12  %add_ln44_3 = add i31 %zext_ln44_2, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_3"/></StgValue>
</operation>

<operation id="1344" st_id="26" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
k_cycle1:15  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1345" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="31">
<![CDATA[
k_cycle1:13  %zext_ln44_3 = zext i31 %add_ln44_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_3"/></StgValue>
</operation>

<operation id="1346" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle1:14  %gmem_addr_6 = getelementptr i32* %gmem, i64 %zext_ln44_3

]]></Node>
<StgValue><ssdm name="gmem_addr_6"/></StgValue>
</operation>

<operation id="1347" st_id="27" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
k_cycle1:15  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="1348" st_id="27" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
k_cycle1:17  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1349" st_id="28" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
k_cycle1:15  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="1350" st_id="28" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
k_cycle1:17  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1351" st_id="29" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
k_cycle1:15  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="1352" st_id="29" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
k_cycle1:17  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1353" st_id="30" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
k_cycle1:15  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="1354" st_id="30" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
k_cycle1:17  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1355" st_id="31" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
k_cycle1:15  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="1356" st_id="31" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
k_cycle1:17  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1357" st_id="32" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
k_cycle1:15  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="1358" st_id="32" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
k_cycle1:17  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1359" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle1:16  %gmem_addr_5_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_5)

]]></Node>
<StgValue><ssdm name="gmem_addr_5_read"/></StgValue>
</operation>

<operation id="1360" st_id="33" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
k_cycle1:17  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1361" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle1:18  %gmem_addr_6_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_6)

]]></Node>
<StgValue><ssdm name="gmem_addr_6_read"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1362" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle1:19  %mul_ln46_1 = mul nsw i32 %gmem_addr_6_read, %gmem_addr_5_read

]]></Node>
<StgValue><ssdm name="mul_ln46_1"/></StgValue>
</operation>

<operation id="1363" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="17">
<![CDATA[
k_cycle1:20  %c_t_load_61 = load i32* %c_t_addr_1, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_61"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1364" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle1:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="1365" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle1:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1366" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle1:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="1367" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="17">
<![CDATA[
k_cycle1:20  %c_t_load_61 = load i32* %c_t_addr_1, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_61"/></StgValue>
</operation>

<operation id="1368" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle1:21  %add_ln46_1 = add nsw i32 %mul_ln46_1, %c_t_load_61

]]></Node>
<StgValue><ssdm name="add_ln46_1"/></StgValue>
</operation>

<operation id="1369" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle1:22  store i32 %add_ln46_1, i32* %c_t_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="1370" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle1:23  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_8) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="1371" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
k_cycle1:24  br label %5

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1372" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end1:0  %c_t_load_60 = load i32* %c_t_addr_1, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_60"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1373" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end1:0  %c_t_load_60 = load i32* %c_t_addr_1, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_60"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1374" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle_end1:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_1, i32 %c_t_load_60, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="1375" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end1:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="1376" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end1:3  br label %4

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1377" st_id="40" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1">
<![CDATA[
i_cycle1:0  %p_wr_resp368 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)

]]></Node>
<StgValue><ssdm name="p_wr_resp368"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1378" st_id="41" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1">
<![CDATA[
i_cycle1:0  %p_wr_resp368 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)

]]></Node>
<StgValue><ssdm name="p_wr_resp368"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1379" st_id="42" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1">
<![CDATA[
i_cycle1:0  %p_wr_resp368 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)

]]></Node>
<StgValue><ssdm name="p_wr_resp368"/></StgValue>
</operation>

<operation id="1380" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
i_cycle1:2  %or_ln36_1 = or i8 %empty_5, 2

]]></Node>
<StgValue><ssdm name="or_ln36_1"/></StgValue>
</operation>

<operation id="1381" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="17" op_0_bw="8">
<![CDATA[
i_cycle1:4  %zext_ln46_6 = zext i8 %or_ln36_1 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_6"/></StgValue>
</operation>

<operation id="1382" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle1:5  %mul_ln46_62 = mul i17 %zext_ln46_6, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_62"/></StgValue>
</operation>

<operation id="1383" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="31" op_0_bw="17">
<![CDATA[
i_cycle1:6  %zext_ln46_7 = zext i17 %mul_ln46_62 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_7"/></StgValue>
</operation>

<operation id="1384" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle1:7  %add_ln49_2 = add i31 %zext_ln46_7, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_2"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1385" st_id="43" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1">
<![CDATA[
i_cycle1:0  %p_wr_resp368 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_1)

]]></Node>
<StgValue><ssdm name="p_wr_resp368"/></StgValue>
</operation>

<operation id="1386" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle1:1  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="1387" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="31">
<![CDATA[
i_cycle1:8  %zext_ln49_2 = zext i31 %add_ln49_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_2"/></StgValue>
</operation>

<operation id="1388" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle1:9  %gmem_addr_4 = getelementptr i32* %gmem, i64 %zext_ln49_2

]]></Node>
<StgValue><ssdm name="gmem_addr_4"/></StgValue>
</operation>

<operation id="1389" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
i_cycle1:10  %p_wr_req369 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_4, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req369"/></StgValue>
</operation>

<operation id="1390" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
i_cycle1:11  br label %6

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1391" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_2 = phi i9 [ 0, %i_cycle1 ], [ %add_ln39_2, %j_cycle_end2 ]

]]></Node>
<StgValue><ssdm name="j_0_2"/></StgValue>
</operation>

<operation id="1392" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_2 = icmp eq i9 %j_0_2, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_2"/></StgValue>
</operation>

<operation id="1393" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="1394" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_2 = add i9 %j_0_2, 1

]]></Node>
<StgValue><ssdm name="add_ln39_2"/></StgValue>
</operation>

<operation id="1395" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_2, label %i_cycle2, label %j_cycle_begin2

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="1396" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin2:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="1397" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin2:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1398" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin2:2  %zext_ln46_12 = zext i9 %j_0_2 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_12"/></StgValue>
</operation>

<operation id="1399" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin2:3  %add_ln46_62 = add i17 %mul_ln46_62, %zext_ln46_12

]]></Node>
<StgValue><ssdm name="add_ln46_62"/></StgValue>
</operation>

<operation id="1400" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin2:4  %zext_ln46_13 = zext i17 %add_ln46_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_13"/></StgValue>
</operation>

<operation id="1401" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin2:5  %c_t_addr_2 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_13

]]></Node>
<StgValue><ssdm name="c_t_addr_2"/></StgValue>
</operation>

<operation id="1402" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin2:6  br label %7

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1403" st_id="44" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1">
<![CDATA[
i_cycle2:0  %p_wr_resp370 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_4)

]]></Node>
<StgValue><ssdm name="p_wr_resp370"/></StgValue>
</operation>

<operation id="1404" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle2:3  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1405" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_2 = phi i9 [ 0, %j_cycle_begin2 ], [ %add_ln41_2, %k_cycle2 ]

]]></Node>
<StgValue><ssdm name="k_0_2"/></StgValue>
</operation>

<operation id="1406" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul186 = phi i17 [ 0, %j_cycle_begin2 ], [ %add_ln44_122, %k_cycle2 ]

]]></Node>
<StgValue><ssdm name="phi_mul186"/></StgValue>
</operation>

<operation id="1407" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_2 = icmp eq i9 %k_0_2, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_2"/></StgValue>
</operation>

<operation id="1408" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="1409" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_2 = add i9 %k_0_2, 1

]]></Node>
<StgValue><ssdm name="add_ln41_2"/></StgValue>
</operation>

<operation id="1410" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_2, label %j_cycle_end2, label %k_cycle2

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1411" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="17" op_0_bw="9">
<![CDATA[
k_cycle2:3  %zext_ln43_6 = zext i9 %k_0_2 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_6"/></StgValue>
</operation>

<operation id="1412" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle2:4  %add_ln43_4 = add i17 %mul_ln46_62, %zext_ln43_6

]]></Node>
<StgValue><ssdm name="add_ln43_4"/></StgValue>
</operation>

<operation id="1413" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="31" op_0_bw="17">
<![CDATA[
k_cycle2:5  %zext_ln43_7 = zext i17 %add_ln43_4 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_7"/></StgValue>
</operation>

<operation id="1414" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle2:6  %add_ln43_5 = add i31 %zext_ln43_7, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_5"/></StgValue>
</operation>

<operation id="1415" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle2:10  %add_ln44_4 = add i17 %phi_mul186, %zext_ln46_12

]]></Node>
<StgValue><ssdm name="add_ln44_4"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1416" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="31">
<![CDATA[
k_cycle2:7  %zext_ln43_8 = zext i31 %add_ln43_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_8"/></StgValue>
</operation>

<operation id="1417" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle2:8  %gmem_addr_8 = getelementptr i32* %gmem, i64 %zext_ln43_8

]]></Node>
<StgValue><ssdm name="gmem_addr_8"/></StgValue>
</operation>

<operation id="1418" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle2:9  %add_ln44_122 = add i17 %phi_mul186, 300

]]></Node>
<StgValue><ssdm name="add_ln44_122"/></StgValue>
</operation>

<operation id="1419" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="31" op_0_bw="17">
<![CDATA[
k_cycle2:11  %zext_ln44_4 = zext i17 %add_ln44_4 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_4"/></StgValue>
</operation>

<operation id="1420" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle2:12  %add_ln44_5 = add i31 %zext_ln44_4, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_5"/></StgValue>
</operation>

<operation id="1421" st_id="46" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
k_cycle2:15  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1422" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="31">
<![CDATA[
k_cycle2:13  %zext_ln44_5 = zext i31 %add_ln44_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_5"/></StgValue>
</operation>

<operation id="1423" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle2:14  %gmem_addr_9 = getelementptr i32* %gmem, i64 %zext_ln44_5

]]></Node>
<StgValue><ssdm name="gmem_addr_9"/></StgValue>
</operation>

<operation id="1424" st_id="47" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
k_cycle2:15  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1425" st_id="47" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
k_cycle2:17  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1426" st_id="48" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
k_cycle2:15  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1427" st_id="48" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
k_cycle2:17  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1428" st_id="49" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
k_cycle2:15  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1429" st_id="49" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
k_cycle2:17  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1430" st_id="50" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
k_cycle2:15  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1431" st_id="50" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
k_cycle2:17  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1432" st_id="51" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
k_cycle2:15  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1433" st_id="51" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
k_cycle2:17  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1434" st_id="52" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
k_cycle2:15  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1435" st_id="52" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
k_cycle2:17  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1436" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle2:16  %gmem_addr_8_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_8)

]]></Node>
<StgValue><ssdm name="gmem_addr_8_read"/></StgValue>
</operation>

<operation id="1437" st_id="53" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
k_cycle2:17  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1438" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle2:18  %gmem_addr_9_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_9)

]]></Node>
<StgValue><ssdm name="gmem_addr_9_read"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1439" st_id="55" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle2:19  %mul_ln46_2 = mul nsw i32 %gmem_addr_9_read, %gmem_addr_8_read

]]></Node>
<StgValue><ssdm name="mul_ln46_2"/></StgValue>
</operation>

<operation id="1440" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="17">
<![CDATA[
k_cycle2:20  %c_t_load_62 = load i32* %c_t_addr_2, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_62"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1441" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle2:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="1442" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle2:1  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1443" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle2:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="1444" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="17">
<![CDATA[
k_cycle2:20  %c_t_load_62 = load i32* %c_t_addr_2, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_62"/></StgValue>
</operation>

<operation id="1445" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle2:21  %add_ln46_2 = add nsw i32 %mul_ln46_2, %c_t_load_62

]]></Node>
<StgValue><ssdm name="add_ln46_2"/></StgValue>
</operation>

<operation id="1446" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle2:22  store i32 %add_ln46_2, i32* %c_t_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="1447" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle2:23  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_10) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="1448" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
k_cycle2:24  br label %7

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1449" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end2:0  %c_t_load_2 = load i32* %c_t_addr_2, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_2"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1450" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end2:0  %c_t_load_2 = load i32* %c_t_addr_2, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_2"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1451" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle_end2:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_4, i32 %c_t_load_2, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="1452" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end2:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_7) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="1453" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end2:3  br label %6

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1454" st_id="60" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1">
<![CDATA[
i_cycle2:0  %p_wr_resp370 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_4)

]]></Node>
<StgValue><ssdm name="p_wr_resp370"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1455" st_id="61" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1">
<![CDATA[
i_cycle2:0  %p_wr_resp370 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_4)

]]></Node>
<StgValue><ssdm name="p_wr_resp370"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1456" st_id="62" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1">
<![CDATA[
i_cycle2:0  %p_wr_resp370 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_4)

]]></Node>
<StgValue><ssdm name="p_wr_resp370"/></StgValue>
</operation>

<operation id="1457" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
i_cycle2:2  %or_ln36_2 = or i8 %empty_5, 3

]]></Node>
<StgValue><ssdm name="or_ln36_2"/></StgValue>
</operation>

<operation id="1458" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="17" op_0_bw="8">
<![CDATA[
i_cycle2:4  %zext_ln46_10 = zext i8 %or_ln36_2 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_10"/></StgValue>
</operation>

<operation id="1459" st_id="62" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle2:5  %mul_ln46_63 = mul i17 %zext_ln46_10, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_63"/></StgValue>
</operation>

<operation id="1460" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="31" op_0_bw="17">
<![CDATA[
i_cycle2:6  %zext_ln46_11 = zext i17 %mul_ln46_63 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_11"/></StgValue>
</operation>

<operation id="1461" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle2:7  %add_ln49_3 = add i31 %zext_ln46_11, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_3"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1462" st_id="63" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1">
<![CDATA[
i_cycle2:0  %p_wr_resp370 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_4)

]]></Node>
<StgValue><ssdm name="p_wr_resp370"/></StgValue>
</operation>

<operation id="1463" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle2:1  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_3) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="1464" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="31">
<![CDATA[
i_cycle2:8  %zext_ln49_3 = zext i31 %add_ln49_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_3"/></StgValue>
</operation>

<operation id="1465" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle2:9  %gmem_addr_7 = getelementptr i32* %gmem, i64 %zext_ln49_3

]]></Node>
<StgValue><ssdm name="gmem_addr_7"/></StgValue>
</operation>

<operation id="1466" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
i_cycle2:10  %p_wr_req371 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_7, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req371"/></StgValue>
</operation>

<operation id="1467" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
i_cycle2:11  br label %8

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1468" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_3 = phi i9 [ 0, %i_cycle2 ], [ %add_ln39_3, %j_cycle_end3 ]

]]></Node>
<StgValue><ssdm name="j_0_3"/></StgValue>
</operation>

<operation id="1469" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_3 = icmp eq i9 %j_0_3, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_3"/></StgValue>
</operation>

<operation id="1470" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="1471" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_3 = add i9 %j_0_3, 1

]]></Node>
<StgValue><ssdm name="add_ln39_3"/></StgValue>
</operation>

<operation id="1472" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_3, label %i_cycle3, label %j_cycle_begin3

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="1473" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin3:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="1474" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin3:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1475" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin3:2  %zext_ln46_16 = zext i9 %j_0_3 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_16"/></StgValue>
</operation>

<operation id="1476" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin3:3  %add_ln46_63 = add i17 %mul_ln46_63, %zext_ln46_16

]]></Node>
<StgValue><ssdm name="add_ln46_63"/></StgValue>
</operation>

<operation id="1477" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin3:4  %zext_ln46_17 = zext i17 %add_ln46_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_17"/></StgValue>
</operation>

<operation id="1478" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin3:5  %c_t_addr_3 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_17

]]></Node>
<StgValue><ssdm name="c_t_addr_3"/></StgValue>
</operation>

<operation id="1479" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin3:6  br label %9

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1480" st_id="64" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
i_cycle3:0  %p_wr_resp372 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_7)

]]></Node>
<StgValue><ssdm name="p_wr_resp372"/></StgValue>
</operation>

<operation id="1481" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle3:3  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1482" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_3 = phi i9 [ 0, %j_cycle_begin3 ], [ %add_ln41_3, %k_cycle3 ]

]]></Node>
<StgValue><ssdm name="k_0_3"/></StgValue>
</operation>

<operation id="1483" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul188 = phi i17 [ 0, %j_cycle_begin3 ], [ %add_ln44_123, %k_cycle3 ]

]]></Node>
<StgValue><ssdm name="phi_mul188"/></StgValue>
</operation>

<operation id="1484" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_3 = icmp eq i9 %k_0_3, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_3"/></StgValue>
</operation>

<operation id="1485" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="1486" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_3 = add i9 %k_0_3, 1

]]></Node>
<StgValue><ssdm name="add_ln41_3"/></StgValue>
</operation>

<operation id="1487" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_3, label %j_cycle_end3, label %k_cycle3

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1488" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="17" op_0_bw="9">
<![CDATA[
k_cycle3:3  %zext_ln43_9 = zext i9 %k_0_3 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_9"/></StgValue>
</operation>

<operation id="1489" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle3:4  %add_ln43_6 = add i17 %mul_ln46_63, %zext_ln43_9

]]></Node>
<StgValue><ssdm name="add_ln43_6"/></StgValue>
</operation>

<operation id="1490" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="31" op_0_bw="17">
<![CDATA[
k_cycle3:5  %zext_ln43_10 = zext i17 %add_ln43_6 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_10"/></StgValue>
</operation>

<operation id="1491" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle3:6  %add_ln43_7 = add i31 %zext_ln43_10, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_7"/></StgValue>
</operation>

<operation id="1492" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle3:10  %add_ln44_6 = add i17 %phi_mul188, %zext_ln46_16

]]></Node>
<StgValue><ssdm name="add_ln44_6"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1493" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="31">
<![CDATA[
k_cycle3:7  %zext_ln43_11 = zext i31 %add_ln43_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_11"/></StgValue>
</operation>

<operation id="1494" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle3:8  %gmem_addr_11 = getelementptr i32* %gmem, i64 %zext_ln43_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11"/></StgValue>
</operation>

<operation id="1495" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle3:9  %add_ln44_123 = add i17 %phi_mul188, 300

]]></Node>
<StgValue><ssdm name="add_ln44_123"/></StgValue>
</operation>

<operation id="1496" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="31" op_0_bw="17">
<![CDATA[
k_cycle3:11  %zext_ln44_6 = zext i17 %add_ln44_6 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_6"/></StgValue>
</operation>

<operation id="1497" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle3:12  %add_ln44_7 = add i31 %zext_ln44_6, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_7"/></StgValue>
</operation>

<operation id="1498" st_id="66" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
k_cycle3:15  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1499" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="31">
<![CDATA[
k_cycle3:13  %zext_ln44_7 = zext i31 %add_ln44_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_7"/></StgValue>
</operation>

<operation id="1500" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle3:14  %gmem_addr_12 = getelementptr i32* %gmem, i64 %zext_ln44_7

]]></Node>
<StgValue><ssdm name="gmem_addr_12"/></StgValue>
</operation>

<operation id="1501" st_id="67" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
k_cycle3:15  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1502" st_id="67" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
k_cycle3:17  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1503" st_id="68" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
k_cycle3:15  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1504" st_id="68" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
k_cycle3:17  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1505" st_id="69" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
k_cycle3:15  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1506" st_id="69" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
k_cycle3:17  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1507" st_id="70" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
k_cycle3:15  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1508" st_id="70" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
k_cycle3:17  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1509" st_id="71" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
k_cycle3:15  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1510" st_id="71" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
k_cycle3:17  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1511" st_id="72" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
k_cycle3:15  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1512" st_id="72" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
k_cycle3:17  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1513" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle3:16  %gmem_addr_11_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_11)

]]></Node>
<StgValue><ssdm name="gmem_addr_11_read"/></StgValue>
</operation>

<operation id="1514" st_id="73" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
k_cycle3:17  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1515" st_id="74" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle3:18  %gmem_addr_12_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_12)

]]></Node>
<StgValue><ssdm name="gmem_addr_12_read"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1516" st_id="75" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle3:19  %mul_ln46_3 = mul nsw i32 %gmem_addr_12_read, %gmem_addr_11_read

]]></Node>
<StgValue><ssdm name="mul_ln46_3"/></StgValue>
</operation>

<operation id="1517" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="17">
<![CDATA[
k_cycle3:20  %c_t_load_63 = load i32* %c_t_addr_3, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_63"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1518" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle3:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="1519" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle3:1  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1520" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle3:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="1521" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="17">
<![CDATA[
k_cycle3:20  %c_t_load_63 = load i32* %c_t_addr_3, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_63"/></StgValue>
</operation>

<operation id="1522" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle3:21  %add_ln46_3 = add nsw i32 %mul_ln46_3, %c_t_load_63

]]></Node>
<StgValue><ssdm name="add_ln46_3"/></StgValue>
</operation>

<operation id="1523" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle3:22  store i32 %add_ln46_3, i32* %c_t_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="1524" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle3:23  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_13) nounwind

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="1525" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
k_cycle3:24  br label %9

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1526" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end3:0  %c_t_load_3 = load i32* %c_t_addr_3, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_3"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1527" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end3:0  %c_t_load_3 = load i32* %c_t_addr_3, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_3"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1528" st_id="79" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle_end3:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_7, i32 %c_t_load_3, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="1529" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end3:2  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_s) nounwind

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="1530" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end3:3  br label %8

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1531" st_id="80" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
i_cycle3:0  %p_wr_resp372 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_7)

]]></Node>
<StgValue><ssdm name="p_wr_resp372"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1532" st_id="81" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
i_cycle3:0  %p_wr_resp372 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_7)

]]></Node>
<StgValue><ssdm name="p_wr_resp372"/></StgValue>
</operation>

<operation id="1533" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle3:2  %add_ln36 = add i9 %i_0_0, 4

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1534" st_id="82" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
i_cycle3:0  %p_wr_resp372 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_7)

]]></Node>
<StgValue><ssdm name="p_wr_resp372"/></StgValue>
</operation>

<operation id="1535" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="17" op_0_bw="9">
<![CDATA[
i_cycle3:4  %zext_ln46_14 = zext i9 %add_ln36 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_14"/></StgValue>
</operation>

<operation id="1536" st_id="82" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle3:5  %mul_ln46_64 = mul i17 %zext_ln46_14, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_64"/></StgValue>
</operation>

<operation id="1537" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="31" op_0_bw="17">
<![CDATA[
i_cycle3:6  %zext_ln46_15 = zext i17 %mul_ln46_64 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_15"/></StgValue>
</operation>

<operation id="1538" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle3:7  %add_ln49_4 = add i31 %zext_ln46_15, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_4"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1539" st_id="83" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
i_cycle3:0  %p_wr_resp372 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_7)

]]></Node>
<StgValue><ssdm name="p_wr_resp372"/></StgValue>
</operation>

<operation id="1540" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle3:1  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_6) nounwind

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="1541" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="31">
<![CDATA[
i_cycle3:8  %zext_ln49_4 = zext i31 %add_ln49_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_4"/></StgValue>
</operation>

<operation id="1542" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle3:9  %gmem_addr_10 = getelementptr i32* %gmem, i64 %zext_ln49_4

]]></Node>
<StgValue><ssdm name="gmem_addr_10"/></StgValue>
</operation>

<operation id="1543" st_id="83" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
i_cycle3:10  %p_wr_req373 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_10, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req373"/></StgValue>
</operation>

<operation id="1544" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
i_cycle3:11  br label %10

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1545" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_4 = phi i9 [ 0, %i_cycle3 ], [ %add_ln39_4, %j_cycle_end4 ]

]]></Node>
<StgValue><ssdm name="j_0_4"/></StgValue>
</operation>

<operation id="1546" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_4 = icmp eq i9 %j_0_4, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_4"/></StgValue>
</operation>

<operation id="1547" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="1548" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_4 = add i9 %j_0_4, 1

]]></Node>
<StgValue><ssdm name="add_ln39_4"/></StgValue>
</operation>

<operation id="1549" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_4, label %i_cycle4, label %j_cycle_begin4

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="1550" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin4:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="1551" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin4:1  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1552" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin4:2  %zext_ln46_20 = zext i9 %j_0_4 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_20"/></StgValue>
</operation>

<operation id="1553" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin4:3  %add_ln46_64 = add i17 %mul_ln46_64, %zext_ln46_20

]]></Node>
<StgValue><ssdm name="add_ln46_64"/></StgValue>
</operation>

<operation id="1554" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin4:4  %zext_ln46_21 = zext i17 %add_ln46_64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_21"/></StgValue>
</operation>

<operation id="1555" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin4:5  %c_t_addr_4 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_21

]]></Node>
<StgValue><ssdm name="c_t_addr_4"/></StgValue>
</operation>

<operation id="1556" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin4:6  br label %11

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1557" st_id="84" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
i_cycle4:0  %p_wr_resp374 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_10)

]]></Node>
<StgValue><ssdm name="p_wr_resp374"/></StgValue>
</operation>

<operation id="1558" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle4:3  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1559" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_4 = phi i9 [ 0, %j_cycle_begin4 ], [ %add_ln41_4, %k_cycle4 ]

]]></Node>
<StgValue><ssdm name="k_0_4"/></StgValue>
</operation>

<operation id="1560" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul190 = phi i17 [ 0, %j_cycle_begin4 ], [ %add_ln44_124, %k_cycle4 ]

]]></Node>
<StgValue><ssdm name="phi_mul190"/></StgValue>
</operation>

<operation id="1561" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_4 = icmp eq i9 %k_0_4, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_4"/></StgValue>
</operation>

<operation id="1562" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="1563" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_4 = add i9 %k_0_4, 1

]]></Node>
<StgValue><ssdm name="add_ln41_4"/></StgValue>
</operation>

<operation id="1564" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_4, label %j_cycle_end4, label %k_cycle4

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1565" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="17" op_0_bw="9">
<![CDATA[
k_cycle4:3  %zext_ln43_12 = zext i9 %k_0_4 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_12"/></StgValue>
</operation>

<operation id="1566" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle4:4  %add_ln43_8 = add i17 %mul_ln46_64, %zext_ln43_12

]]></Node>
<StgValue><ssdm name="add_ln43_8"/></StgValue>
</operation>

<operation id="1567" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="31" op_0_bw="17">
<![CDATA[
k_cycle4:5  %zext_ln43_13 = zext i17 %add_ln43_8 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_13"/></StgValue>
</operation>

<operation id="1568" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle4:6  %add_ln43_9 = add i31 %zext_ln43_13, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_9"/></StgValue>
</operation>

<operation id="1569" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle4:10  %add_ln44_8 = add i17 %phi_mul190, %zext_ln46_20

]]></Node>
<StgValue><ssdm name="add_ln44_8"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1570" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="31">
<![CDATA[
k_cycle4:7  %zext_ln43_14 = zext i31 %add_ln43_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_14"/></StgValue>
</operation>

<operation id="1571" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle4:8  %gmem_addr_14 = getelementptr i32* %gmem, i64 %zext_ln43_14

]]></Node>
<StgValue><ssdm name="gmem_addr_14"/></StgValue>
</operation>

<operation id="1572" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle4:9  %add_ln44_124 = add i17 %phi_mul190, 300

]]></Node>
<StgValue><ssdm name="add_ln44_124"/></StgValue>
</operation>

<operation id="1573" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="31" op_0_bw="17">
<![CDATA[
k_cycle4:11  %zext_ln44_8 = zext i17 %add_ln44_8 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_8"/></StgValue>
</operation>

<operation id="1574" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle4:12  %add_ln44_9 = add i31 %zext_ln44_8, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_9"/></StgValue>
</operation>

<operation id="1575" st_id="86" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
k_cycle4:15  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1576" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="31">
<![CDATA[
k_cycle4:13  %zext_ln44_9 = zext i31 %add_ln44_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_9"/></StgValue>
</operation>

<operation id="1577" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle4:14  %gmem_addr_15 = getelementptr i32* %gmem, i64 %zext_ln44_9

]]></Node>
<StgValue><ssdm name="gmem_addr_15"/></StgValue>
</operation>

<operation id="1578" st_id="87" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
k_cycle4:15  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1579" st_id="87" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
k_cycle4:17  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1580" st_id="88" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
k_cycle4:15  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1581" st_id="88" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
k_cycle4:17  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1582" st_id="89" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
k_cycle4:15  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1583" st_id="89" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
k_cycle4:17  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1584" st_id="90" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
k_cycle4:15  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1585" st_id="90" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
k_cycle4:17  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1586" st_id="91" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
k_cycle4:15  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1587" st_id="91" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
k_cycle4:17  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1588" st_id="92" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
k_cycle4:15  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1589" st_id="92" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
k_cycle4:17  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1590" st_id="93" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle4:16  %gmem_addr_14_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_14)

]]></Node>
<StgValue><ssdm name="gmem_addr_14_read"/></StgValue>
</operation>

<operation id="1591" st_id="93" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
k_cycle4:17  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1592" st_id="94" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle4:18  %gmem_addr_15_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_15)

]]></Node>
<StgValue><ssdm name="gmem_addr_15_read"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1593" st_id="95" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle4:19  %mul_ln46_4 = mul nsw i32 %gmem_addr_15_read, %gmem_addr_14_read

]]></Node>
<StgValue><ssdm name="mul_ln46_4"/></StgValue>
</operation>

<operation id="1594" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="17">
<![CDATA[
k_cycle4:20  %c_t_load_64 = load i32* %c_t_addr_4, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_64"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1595" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle4:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="1596" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle4:1  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1597" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle4:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="1598" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="17">
<![CDATA[
k_cycle4:20  %c_t_load_64 = load i32* %c_t_addr_4, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_64"/></StgValue>
</operation>

<operation id="1599" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle4:21  %add_ln46_4 = add nsw i32 %mul_ln46_4, %c_t_load_64

]]></Node>
<StgValue><ssdm name="add_ln46_4"/></StgValue>
</operation>

<operation id="1600" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle4:22  store i32 %add_ln46_4, i32* %c_t_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="1601" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle4:23  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_16) nounwind

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="1602" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
k_cycle4:24  br label %11

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1603" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end4:0  %c_t_load_4 = load i32* %c_t_addr_4, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_4"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1604" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end4:0  %c_t_load_4 = load i32* %c_t_addr_4, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_4"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1605" st_id="99" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle_end4:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_10, i32 %c_t_load_4, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="1606" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end4:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_12) nounwind

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="1607" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end4:3  br label %10

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1608" st_id="100" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
i_cycle4:0  %p_wr_resp374 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_10)

]]></Node>
<StgValue><ssdm name="p_wr_resp374"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1609" st_id="101" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
i_cycle4:0  %p_wr_resp374 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_10)

]]></Node>
<StgValue><ssdm name="p_wr_resp374"/></StgValue>
</operation>

<operation id="1610" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle4:2  %add_ln36_1 = add i9 %i_0_0, 5

]]></Node>
<StgValue><ssdm name="add_ln36_1"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1611" st_id="102" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
i_cycle4:0  %p_wr_resp374 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_10)

]]></Node>
<StgValue><ssdm name="p_wr_resp374"/></StgValue>
</operation>

<operation id="1612" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="17" op_0_bw="9">
<![CDATA[
i_cycle4:4  %zext_ln46_18 = zext i9 %add_ln36_1 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_18"/></StgValue>
</operation>

<operation id="1613" st_id="102" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle4:5  %mul_ln46_65 = mul i17 %zext_ln46_18, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_65"/></StgValue>
</operation>

<operation id="1614" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="31" op_0_bw="17">
<![CDATA[
i_cycle4:6  %zext_ln46_19 = zext i17 %mul_ln46_65 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_19"/></StgValue>
</operation>

<operation id="1615" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle4:7  %add_ln49_5 = add i31 %zext_ln46_19, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_5"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1616" st_id="103" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
i_cycle4:0  %p_wr_resp374 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_10)

]]></Node>
<StgValue><ssdm name="p_wr_resp374"/></StgValue>
</operation>

<operation id="1617" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle4:1  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_9) nounwind

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="1618" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="31">
<![CDATA[
i_cycle4:8  %zext_ln49_5 = zext i31 %add_ln49_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_5"/></StgValue>
</operation>

<operation id="1619" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle4:9  %gmem_addr_13 = getelementptr i32* %gmem, i64 %zext_ln49_5

]]></Node>
<StgValue><ssdm name="gmem_addr_13"/></StgValue>
</operation>

<operation id="1620" st_id="103" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
i_cycle4:10  %p_wr_req375 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_13, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req375"/></StgValue>
</operation>

<operation id="1621" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
i_cycle4:11  br label %12

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1622" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_5 = phi i9 [ 0, %i_cycle4 ], [ %add_ln39_5, %j_cycle_end5 ]

]]></Node>
<StgValue><ssdm name="j_0_5"/></StgValue>
</operation>

<operation id="1623" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_5 = icmp eq i9 %j_0_5, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_5"/></StgValue>
</operation>

<operation id="1624" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="1625" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_5 = add i9 %j_0_5, 1

]]></Node>
<StgValue><ssdm name="add_ln39_5"/></StgValue>
</operation>

<operation id="1626" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_5, label %i_cycle5, label %j_cycle_begin5

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="1627" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin5:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="1628" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin5:1  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1629" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin5:2  %zext_ln46_24 = zext i9 %j_0_5 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_24"/></StgValue>
</operation>

<operation id="1630" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin5:3  %add_ln46_65 = add i17 %mul_ln46_65, %zext_ln46_24

]]></Node>
<StgValue><ssdm name="add_ln46_65"/></StgValue>
</operation>

<operation id="1631" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin5:4  %zext_ln46_25 = zext i17 %add_ln46_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_25"/></StgValue>
</operation>

<operation id="1632" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin5:5  %c_t_addr_5 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_25

]]></Node>
<StgValue><ssdm name="c_t_addr_5"/></StgValue>
</operation>

<operation id="1633" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin5:6  br label %13

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1634" st_id="104" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
i_cycle5:0  %p_wr_resp376 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_13)

]]></Node>
<StgValue><ssdm name="p_wr_resp376"/></StgValue>
</operation>

<operation id="1635" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle5:3  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1636" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_5 = phi i9 [ 0, %j_cycle_begin5 ], [ %add_ln41_5, %k_cycle5 ]

]]></Node>
<StgValue><ssdm name="k_0_5"/></StgValue>
</operation>

<operation id="1637" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul192 = phi i17 [ 0, %j_cycle_begin5 ], [ %add_ln44_125, %k_cycle5 ]

]]></Node>
<StgValue><ssdm name="phi_mul192"/></StgValue>
</operation>

<operation id="1638" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_5 = icmp eq i9 %k_0_5, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_5"/></StgValue>
</operation>

<operation id="1639" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="1640" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_5 = add i9 %k_0_5, 1

]]></Node>
<StgValue><ssdm name="add_ln41_5"/></StgValue>
</operation>

<operation id="1641" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_5, label %j_cycle_end5, label %k_cycle5

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1642" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="17" op_0_bw="9">
<![CDATA[
k_cycle5:3  %zext_ln43_15 = zext i9 %k_0_5 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_15"/></StgValue>
</operation>

<operation id="1643" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle5:4  %add_ln43_10 = add i17 %mul_ln46_65, %zext_ln43_15

]]></Node>
<StgValue><ssdm name="add_ln43_10"/></StgValue>
</operation>

<operation id="1644" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="31" op_0_bw="17">
<![CDATA[
k_cycle5:5  %zext_ln43_16 = zext i17 %add_ln43_10 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_16"/></StgValue>
</operation>

<operation id="1645" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle5:6  %add_ln43_11 = add i31 %zext_ln43_16, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_11"/></StgValue>
</operation>

<operation id="1646" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle5:10  %add_ln44_10 = add i17 %phi_mul192, %zext_ln46_24

]]></Node>
<StgValue><ssdm name="add_ln44_10"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1647" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="31">
<![CDATA[
k_cycle5:7  %zext_ln43_17 = zext i31 %add_ln43_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_17"/></StgValue>
</operation>

<operation id="1648" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle5:8  %gmem_addr_17 = getelementptr i32* %gmem, i64 %zext_ln43_17

]]></Node>
<StgValue><ssdm name="gmem_addr_17"/></StgValue>
</operation>

<operation id="1649" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle5:9  %add_ln44_125 = add i17 %phi_mul192, 300

]]></Node>
<StgValue><ssdm name="add_ln44_125"/></StgValue>
</operation>

<operation id="1650" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="31" op_0_bw="17">
<![CDATA[
k_cycle5:11  %zext_ln44_10 = zext i17 %add_ln44_10 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_10"/></StgValue>
</operation>

<operation id="1651" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle5:12  %add_ln44_11 = add i31 %zext_ln44_10, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_11"/></StgValue>
</operation>

<operation id="1652" st_id="106" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
k_cycle5:15  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1653" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="31">
<![CDATA[
k_cycle5:13  %zext_ln44_11 = zext i31 %add_ln44_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_11"/></StgValue>
</operation>

<operation id="1654" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle5:14  %gmem_addr_18 = getelementptr i32* %gmem, i64 %zext_ln44_11

]]></Node>
<StgValue><ssdm name="gmem_addr_18"/></StgValue>
</operation>

<operation id="1655" st_id="107" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
k_cycle5:15  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1656" st_id="107" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
k_cycle5:17  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1657" st_id="108" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
k_cycle5:15  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1658" st_id="108" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
k_cycle5:17  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1659" st_id="109" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
k_cycle5:15  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1660" st_id="109" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
k_cycle5:17  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1661" st_id="110" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
k_cycle5:15  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1662" st_id="110" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
k_cycle5:17  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1663" st_id="111" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
k_cycle5:15  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1664" st_id="111" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
k_cycle5:17  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1665" st_id="112" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
k_cycle5:15  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1666" st_id="112" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
k_cycle5:17  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1667" st_id="113" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle5:16  %gmem_addr_17_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_17)

]]></Node>
<StgValue><ssdm name="gmem_addr_17_read"/></StgValue>
</operation>

<operation id="1668" st_id="113" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
k_cycle5:17  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1669" st_id="114" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle5:18  %gmem_addr_18_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_18)

]]></Node>
<StgValue><ssdm name="gmem_addr_18_read"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1670" st_id="115" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle5:19  %mul_ln46_5 = mul nsw i32 %gmem_addr_18_read, %gmem_addr_17_read

]]></Node>
<StgValue><ssdm name="mul_ln46_5"/></StgValue>
</operation>

<operation id="1671" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="17">
<![CDATA[
k_cycle5:20  %c_t_load_65 = load i32* %c_t_addr_5, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_65"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1672" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle5:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="1673" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle5:1  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1674" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle5:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="1675" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="17">
<![CDATA[
k_cycle5:20  %c_t_load_65 = load i32* %c_t_addr_5, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_65"/></StgValue>
</operation>

<operation id="1676" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle5:21  %add_ln46_5 = add nsw i32 %mul_ln46_5, %c_t_load_65

]]></Node>
<StgValue><ssdm name="add_ln46_5"/></StgValue>
</operation>

<operation id="1677" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle5:22  store i32 %add_ln46_5, i32* %c_t_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="1678" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle5:23  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_19) nounwind

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="1679" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
k_cycle5:24  br label %13

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1680" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end5:0  %c_t_load_5 = load i32* %c_t_addr_5, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_5"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1681" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end5:0  %c_t_load_5 = load i32* %c_t_addr_5, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_5"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1682" st_id="119" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle_end5:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_13, i32 %c_t_load_5, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="1683" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end5:2  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_15) nounwind

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="1684" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end5:3  br label %12

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1685" st_id="120" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
i_cycle5:0  %p_wr_resp376 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_13)

]]></Node>
<StgValue><ssdm name="p_wr_resp376"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1686" st_id="121" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
i_cycle5:0  %p_wr_resp376 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_13)

]]></Node>
<StgValue><ssdm name="p_wr_resp376"/></StgValue>
</operation>

<operation id="1687" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle5:2  %add_ln36_2 = add i9 %i_0_0, 6

]]></Node>
<StgValue><ssdm name="add_ln36_2"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1688" st_id="122" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
i_cycle5:0  %p_wr_resp376 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_13)

]]></Node>
<StgValue><ssdm name="p_wr_resp376"/></StgValue>
</operation>

<operation id="1689" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="17" op_0_bw="9">
<![CDATA[
i_cycle5:4  %zext_ln46_22 = zext i9 %add_ln36_2 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_22"/></StgValue>
</operation>

<operation id="1690" st_id="122" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle5:5  %mul_ln46_66 = mul i17 %zext_ln46_22, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_66"/></StgValue>
</operation>

<operation id="1691" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="31" op_0_bw="17">
<![CDATA[
i_cycle5:6  %zext_ln46_23 = zext i17 %mul_ln46_66 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_23"/></StgValue>
</operation>

<operation id="1692" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle5:7  %add_ln49_6 = add i31 %zext_ln46_23, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_6"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1693" st_id="123" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
i_cycle5:0  %p_wr_resp376 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_13)

]]></Node>
<StgValue><ssdm name="p_wr_resp376"/></StgValue>
</operation>

<operation id="1694" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle5:1  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_11) nounwind

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="1695" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="31">
<![CDATA[
i_cycle5:8  %zext_ln49_6 = zext i31 %add_ln49_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_6"/></StgValue>
</operation>

<operation id="1696" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle5:9  %gmem_addr_16 = getelementptr i32* %gmem, i64 %zext_ln49_6

]]></Node>
<StgValue><ssdm name="gmem_addr_16"/></StgValue>
</operation>

<operation id="1697" st_id="123" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
i_cycle5:10  %p_wr_req377 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_16, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req377"/></StgValue>
</operation>

<operation id="1698" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
i_cycle5:11  br label %14

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1699" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_6 = phi i9 [ 0, %i_cycle5 ], [ %add_ln39_6, %j_cycle_end6 ]

]]></Node>
<StgValue><ssdm name="j_0_6"/></StgValue>
</operation>

<operation id="1700" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_6 = icmp eq i9 %j_0_6, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_6"/></StgValue>
</operation>

<operation id="1701" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="1702" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_6 = add i9 %j_0_6, 1

]]></Node>
<StgValue><ssdm name="add_ln39_6"/></StgValue>
</operation>

<operation id="1703" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_6, label %i_cycle6, label %j_cycle_begin6

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="1704" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin6:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="1705" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin6:1  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1706" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin6:2  %zext_ln46_28 = zext i9 %j_0_6 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_28"/></StgValue>
</operation>

<operation id="1707" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin6:3  %add_ln46_66 = add i17 %mul_ln46_66, %zext_ln46_28

]]></Node>
<StgValue><ssdm name="add_ln46_66"/></StgValue>
</operation>

<operation id="1708" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin6:4  %zext_ln46_29 = zext i17 %add_ln46_66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_29"/></StgValue>
</operation>

<operation id="1709" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin6:5  %c_t_addr_6 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_29

]]></Node>
<StgValue><ssdm name="c_t_addr_6"/></StgValue>
</operation>

<operation id="1710" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin6:6  br label %15

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1711" st_id="124" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
i_cycle6:0  %p_wr_resp378 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_16)

]]></Node>
<StgValue><ssdm name="p_wr_resp378"/></StgValue>
</operation>

<operation id="1712" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle6:3  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1713" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_6 = phi i9 [ 0, %j_cycle_begin6 ], [ %add_ln41_6, %k_cycle6 ]

]]></Node>
<StgValue><ssdm name="k_0_6"/></StgValue>
</operation>

<operation id="1714" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul194 = phi i17 [ 0, %j_cycle_begin6 ], [ %add_ln44_126, %k_cycle6 ]

]]></Node>
<StgValue><ssdm name="phi_mul194"/></StgValue>
</operation>

<operation id="1715" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_6 = icmp eq i9 %k_0_6, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_6"/></StgValue>
</operation>

<operation id="1716" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="1717" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_6 = add i9 %k_0_6, 1

]]></Node>
<StgValue><ssdm name="add_ln41_6"/></StgValue>
</operation>

<operation id="1718" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_6, label %j_cycle_end6, label %k_cycle6

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1719" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="17" op_0_bw="9">
<![CDATA[
k_cycle6:3  %zext_ln43_18 = zext i9 %k_0_6 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_18"/></StgValue>
</operation>

<operation id="1720" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle6:4  %add_ln43_12 = add i17 %mul_ln46_66, %zext_ln43_18

]]></Node>
<StgValue><ssdm name="add_ln43_12"/></StgValue>
</operation>

<operation id="1721" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="31" op_0_bw="17">
<![CDATA[
k_cycle6:5  %zext_ln43_19 = zext i17 %add_ln43_12 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_19"/></StgValue>
</operation>

<operation id="1722" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle6:6  %add_ln43_13 = add i31 %zext_ln43_19, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_13"/></StgValue>
</operation>

<operation id="1723" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle6:10  %add_ln44_12 = add i17 %phi_mul194, %zext_ln46_28

]]></Node>
<StgValue><ssdm name="add_ln44_12"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1724" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="31">
<![CDATA[
k_cycle6:7  %zext_ln43_20 = zext i31 %add_ln43_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_20"/></StgValue>
</operation>

<operation id="1725" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle6:8  %gmem_addr_20 = getelementptr i32* %gmem, i64 %zext_ln43_20

]]></Node>
<StgValue><ssdm name="gmem_addr_20"/></StgValue>
</operation>

<operation id="1726" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle6:9  %add_ln44_126 = add i17 %phi_mul194, 300

]]></Node>
<StgValue><ssdm name="add_ln44_126"/></StgValue>
</operation>

<operation id="1727" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="31" op_0_bw="17">
<![CDATA[
k_cycle6:11  %zext_ln44_12 = zext i17 %add_ln44_12 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_12"/></StgValue>
</operation>

<operation id="1728" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle6:12  %add_ln44_13 = add i31 %zext_ln44_12, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_13"/></StgValue>
</operation>

<operation id="1729" st_id="126" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
k_cycle6:15  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1730" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="31">
<![CDATA[
k_cycle6:13  %zext_ln44_13 = zext i31 %add_ln44_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_13"/></StgValue>
</operation>

<operation id="1731" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle6:14  %gmem_addr_21 = getelementptr i32* %gmem, i64 %zext_ln44_13

]]></Node>
<StgValue><ssdm name="gmem_addr_21"/></StgValue>
</operation>

<operation id="1732" st_id="127" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
k_cycle6:15  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1733" st_id="127" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
k_cycle6:17  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1734" st_id="128" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
k_cycle6:15  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1735" st_id="128" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
k_cycle6:17  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1736" st_id="129" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
k_cycle6:15  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1737" st_id="129" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
k_cycle6:17  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1738" st_id="130" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
k_cycle6:15  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1739" st_id="130" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
k_cycle6:17  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1740" st_id="131" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
k_cycle6:15  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1741" st_id="131" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
k_cycle6:17  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1742" st_id="132" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
k_cycle6:15  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1743" st_id="132" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
k_cycle6:17  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1744" st_id="133" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle6:16  %gmem_addr_20_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_20)

]]></Node>
<StgValue><ssdm name="gmem_addr_20_read"/></StgValue>
</operation>

<operation id="1745" st_id="133" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
k_cycle6:17  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1746" st_id="134" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle6:18  %gmem_addr_21_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_21)

]]></Node>
<StgValue><ssdm name="gmem_addr_21_read"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1747" st_id="135" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle6:19  %mul_ln46_6 = mul nsw i32 %gmem_addr_21_read, %gmem_addr_20_read

]]></Node>
<StgValue><ssdm name="mul_ln46_6"/></StgValue>
</operation>

<operation id="1748" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="17">
<![CDATA[
k_cycle6:20  %c_t_load_66 = load i32* %c_t_addr_6, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_66"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1749" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle6:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="1750" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle6:1  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1751" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle6:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="1752" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="17">
<![CDATA[
k_cycle6:20  %c_t_load_66 = load i32* %c_t_addr_6, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_66"/></StgValue>
</operation>

<operation id="1753" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle6:21  %add_ln46_6 = add nsw i32 %mul_ln46_6, %c_t_load_66

]]></Node>
<StgValue><ssdm name="add_ln46_6"/></StgValue>
</operation>

<operation id="1754" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle6:22  store i32 %add_ln46_6, i32* %c_t_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="1755" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle6:23  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_22) nounwind

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="1756" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
k_cycle6:24  br label %15

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1757" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end6:0  %c_t_load_6 = load i32* %c_t_addr_6, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_6"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1758" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end6:0  %c_t_load_6 = load i32* %c_t_addr_6, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_6"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1759" st_id="139" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle_end6:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_16, i32 %c_t_load_6, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="1760" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end6:2  %empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_18) nounwind

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="1761" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end6:3  br label %14

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1762" st_id="140" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
i_cycle6:0  %p_wr_resp378 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_16)

]]></Node>
<StgValue><ssdm name="p_wr_resp378"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1763" st_id="141" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
i_cycle6:0  %p_wr_resp378 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_16)

]]></Node>
<StgValue><ssdm name="p_wr_resp378"/></StgValue>
</operation>

<operation id="1764" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle6:2  %add_ln36_3 = add i9 %i_0_0, 7

]]></Node>
<StgValue><ssdm name="add_ln36_3"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1765" st_id="142" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
i_cycle6:0  %p_wr_resp378 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_16)

]]></Node>
<StgValue><ssdm name="p_wr_resp378"/></StgValue>
</operation>

<operation id="1766" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="17" op_0_bw="9">
<![CDATA[
i_cycle6:4  %zext_ln46_26 = zext i9 %add_ln36_3 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_26"/></StgValue>
</operation>

<operation id="1767" st_id="142" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle6:5  %mul_ln46_67 = mul i17 %zext_ln46_26, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_67"/></StgValue>
</operation>

<operation id="1768" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="31" op_0_bw="17">
<![CDATA[
i_cycle6:6  %zext_ln46_27 = zext i17 %mul_ln46_67 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_27"/></StgValue>
</operation>

<operation id="1769" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle6:7  %add_ln49_7 = add i31 %zext_ln46_27, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_7"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1770" st_id="143" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
i_cycle6:0  %p_wr_resp378 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_16)

]]></Node>
<StgValue><ssdm name="p_wr_resp378"/></StgValue>
</operation>

<operation id="1771" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle6:1  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_14) nounwind

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="1772" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="31">
<![CDATA[
i_cycle6:8  %zext_ln49_7 = zext i31 %add_ln49_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_7"/></StgValue>
</operation>

<operation id="1773" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle6:9  %gmem_addr_19 = getelementptr i32* %gmem, i64 %zext_ln49_7

]]></Node>
<StgValue><ssdm name="gmem_addr_19"/></StgValue>
</operation>

<operation id="1774" st_id="143" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
i_cycle6:10  %p_wr_req379 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_19, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req379"/></StgValue>
</operation>

<operation id="1775" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
i_cycle6:11  br label %16

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1776" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_7 = phi i9 [ 0, %i_cycle6 ], [ %add_ln39_7, %j_cycle_end7 ]

]]></Node>
<StgValue><ssdm name="j_0_7"/></StgValue>
</operation>

<operation id="1777" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_7 = icmp eq i9 %j_0_7, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_7"/></StgValue>
</operation>

<operation id="1778" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="1779" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_7 = add i9 %j_0_7, 1

]]></Node>
<StgValue><ssdm name="add_ln39_7"/></StgValue>
</operation>

<operation id="1780" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_7, label %i_cycle7, label %j_cycle_begin7

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="1781" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin7:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="1782" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin7:1  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1783" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin7:2  %zext_ln46_32 = zext i9 %j_0_7 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_32"/></StgValue>
</operation>

<operation id="1784" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin7:3  %add_ln46_67 = add i17 %mul_ln46_67, %zext_ln46_32

]]></Node>
<StgValue><ssdm name="add_ln46_67"/></StgValue>
</operation>

<operation id="1785" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin7:4  %zext_ln46_33 = zext i17 %add_ln46_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_33"/></StgValue>
</operation>

<operation id="1786" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin7:5  %c_t_addr_7 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_33

]]></Node>
<StgValue><ssdm name="c_t_addr_7"/></StgValue>
</operation>

<operation id="1787" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin7:6  br label %17

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1788" st_id="144" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
i_cycle7:0  %p_wr_resp380 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_19)

]]></Node>
<StgValue><ssdm name="p_wr_resp380"/></StgValue>
</operation>

<operation id="1789" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle7:3  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1790" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_7 = phi i9 [ 0, %j_cycle_begin7 ], [ %add_ln41_7, %k_cycle7 ]

]]></Node>
<StgValue><ssdm name="k_0_7"/></StgValue>
</operation>

<operation id="1791" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul196 = phi i17 [ 0, %j_cycle_begin7 ], [ %add_ln44_127, %k_cycle7 ]

]]></Node>
<StgValue><ssdm name="phi_mul196"/></StgValue>
</operation>

<operation id="1792" st_id="145" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_7 = icmp eq i9 %k_0_7, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_7"/></StgValue>
</operation>

<operation id="1793" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="1794" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_7 = add i9 %k_0_7, 1

]]></Node>
<StgValue><ssdm name="add_ln41_7"/></StgValue>
</operation>

<operation id="1795" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_7, label %j_cycle_end7, label %k_cycle7

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1796" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="17" op_0_bw="9">
<![CDATA[
k_cycle7:3  %zext_ln43_21 = zext i9 %k_0_7 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_21"/></StgValue>
</operation>

<operation id="1797" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle7:4  %add_ln43_14 = add i17 %mul_ln46_67, %zext_ln43_21

]]></Node>
<StgValue><ssdm name="add_ln43_14"/></StgValue>
</operation>

<operation id="1798" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="31" op_0_bw="17">
<![CDATA[
k_cycle7:5  %zext_ln43_22 = zext i17 %add_ln43_14 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_22"/></StgValue>
</operation>

<operation id="1799" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle7:6  %add_ln43_15 = add i31 %zext_ln43_22, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_15"/></StgValue>
</operation>

<operation id="1800" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle7:10  %add_ln44_14 = add i17 %phi_mul196, %zext_ln46_32

]]></Node>
<StgValue><ssdm name="add_ln44_14"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1801" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="31">
<![CDATA[
k_cycle7:7  %zext_ln43_23 = zext i31 %add_ln43_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_23"/></StgValue>
</operation>

<operation id="1802" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle7:8  %gmem_addr_23 = getelementptr i32* %gmem, i64 %zext_ln43_23

]]></Node>
<StgValue><ssdm name="gmem_addr_23"/></StgValue>
</operation>

<operation id="1803" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle7:9  %add_ln44_127 = add i17 %phi_mul196, 300

]]></Node>
<StgValue><ssdm name="add_ln44_127"/></StgValue>
</operation>

<operation id="1804" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="31" op_0_bw="17">
<![CDATA[
k_cycle7:11  %zext_ln44_14 = zext i17 %add_ln44_14 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_14"/></StgValue>
</operation>

<operation id="1805" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle7:12  %add_ln44_15 = add i31 %zext_ln44_14, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_15"/></StgValue>
</operation>

<operation id="1806" st_id="146" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
k_cycle7:15  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1807" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="31">
<![CDATA[
k_cycle7:13  %zext_ln44_15 = zext i31 %add_ln44_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_15"/></StgValue>
</operation>

<operation id="1808" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle7:14  %gmem_addr_24 = getelementptr i32* %gmem, i64 %zext_ln44_15

]]></Node>
<StgValue><ssdm name="gmem_addr_24"/></StgValue>
</operation>

<operation id="1809" st_id="147" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
k_cycle7:15  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1810" st_id="147" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
k_cycle7:17  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1811" st_id="148" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
k_cycle7:15  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1812" st_id="148" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
k_cycle7:17  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1813" st_id="149" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
k_cycle7:15  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1814" st_id="149" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
k_cycle7:17  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1815" st_id="150" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
k_cycle7:15  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1816" st_id="150" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
k_cycle7:17  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1817" st_id="151" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
k_cycle7:15  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1818" st_id="151" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
k_cycle7:17  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1819" st_id="152" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
k_cycle7:15  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1820" st_id="152" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
k_cycle7:17  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1821" st_id="153" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle7:16  %gmem_addr_23_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_23)

]]></Node>
<StgValue><ssdm name="gmem_addr_23_read"/></StgValue>
</operation>

<operation id="1822" st_id="153" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
k_cycle7:17  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1823" st_id="154" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle7:18  %gmem_addr_24_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_24)

]]></Node>
<StgValue><ssdm name="gmem_addr_24_read"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1824" st_id="155" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle7:19  %mul_ln46_7 = mul nsw i32 %gmem_addr_24_read, %gmem_addr_23_read

]]></Node>
<StgValue><ssdm name="mul_ln46_7"/></StgValue>
</operation>

<operation id="1825" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="17">
<![CDATA[
k_cycle7:20  %c_t_load_67 = load i32* %c_t_addr_7, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_67"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1826" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle7:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="1827" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle7:1  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1828" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle7:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="1829" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="17">
<![CDATA[
k_cycle7:20  %c_t_load_67 = load i32* %c_t_addr_7, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_67"/></StgValue>
</operation>

<operation id="1830" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle7:21  %add_ln46_7 = add nsw i32 %mul_ln46_7, %c_t_load_67

]]></Node>
<StgValue><ssdm name="add_ln46_7"/></StgValue>
</operation>

<operation id="1831" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle7:22  store i32 %add_ln46_7, i32* %c_t_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="1832" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle7:23  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_25) nounwind

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="1833" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0">
<![CDATA[
k_cycle7:24  br label %17

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1834" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end7:0  %c_t_load_7 = load i32* %c_t_addr_7, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_7"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1835" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end7:0  %c_t_load_7 = load i32* %c_t_addr_7, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_7"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1836" st_id="159" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle_end7:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_19, i32 %c_t_load_7, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="1837" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end7:2  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_21) nounwind

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="1838" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end7:3  br label %16

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1839" st_id="160" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
i_cycle7:0  %p_wr_resp380 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_19)

]]></Node>
<StgValue><ssdm name="p_wr_resp380"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1840" st_id="161" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
i_cycle7:0  %p_wr_resp380 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_19)

]]></Node>
<StgValue><ssdm name="p_wr_resp380"/></StgValue>
</operation>

<operation id="1841" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle7:2  %add_ln36_4 = add i9 %i_0_0, 8

]]></Node>
<StgValue><ssdm name="add_ln36_4"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1842" st_id="162" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
i_cycle7:0  %p_wr_resp380 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_19)

]]></Node>
<StgValue><ssdm name="p_wr_resp380"/></StgValue>
</operation>

<operation id="1843" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="17" op_0_bw="9">
<![CDATA[
i_cycle7:4  %zext_ln46_30 = zext i9 %add_ln36_4 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_30"/></StgValue>
</operation>

<operation id="1844" st_id="162" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle7:5  %mul_ln46_68 = mul i17 %zext_ln46_30, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_68"/></StgValue>
</operation>

<operation id="1845" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="31" op_0_bw="17">
<![CDATA[
i_cycle7:6  %zext_ln46_31 = zext i17 %mul_ln46_68 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_31"/></StgValue>
</operation>

<operation id="1846" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle7:7  %add_ln49_8 = add i31 %zext_ln46_31, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_8"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1847" st_id="163" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
i_cycle7:0  %p_wr_resp380 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_19)

]]></Node>
<StgValue><ssdm name="p_wr_resp380"/></StgValue>
</operation>

<operation id="1848" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle7:1  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_17) nounwind

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="1849" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="31">
<![CDATA[
i_cycle7:8  %zext_ln49_8 = zext i31 %add_ln49_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_8"/></StgValue>
</operation>

<operation id="1850" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle7:9  %gmem_addr_22 = getelementptr i32* %gmem, i64 %zext_ln49_8

]]></Node>
<StgValue><ssdm name="gmem_addr_22"/></StgValue>
</operation>

<operation id="1851" st_id="163" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
i_cycle7:10  %p_wr_req381 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_22, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req381"/></StgValue>
</operation>

<operation id="1852" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
i_cycle7:11  br label %18

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1853" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_8 = phi i9 [ 0, %i_cycle7 ], [ %add_ln39_8, %j_cycle_end8 ]

]]></Node>
<StgValue><ssdm name="j_0_8"/></StgValue>
</operation>

<operation id="1854" st_id="164" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_8 = icmp eq i9 %j_0_8, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_8"/></StgValue>
</operation>

<operation id="1855" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="1856" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_8 = add i9 %j_0_8, 1

]]></Node>
<StgValue><ssdm name="add_ln39_8"/></StgValue>
</operation>

<operation id="1857" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_8, label %i_cycle8, label %j_cycle_begin8

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="1858" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin8:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="1859" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin8:1  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1860" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin8:2  %zext_ln46_36 = zext i9 %j_0_8 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_36"/></StgValue>
</operation>

<operation id="1861" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin8:3  %add_ln46_68 = add i17 %mul_ln46_68, %zext_ln46_36

]]></Node>
<StgValue><ssdm name="add_ln46_68"/></StgValue>
</operation>

<operation id="1862" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin8:4  %zext_ln46_37 = zext i17 %add_ln46_68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_37"/></StgValue>
</operation>

<operation id="1863" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin8:5  %c_t_addr_8 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_37

]]></Node>
<StgValue><ssdm name="c_t_addr_8"/></StgValue>
</operation>

<operation id="1864" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin8:6  br label %19

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1865" st_id="164" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
i_cycle8:0  %p_wr_resp382 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_22)

]]></Node>
<StgValue><ssdm name="p_wr_resp382"/></StgValue>
</operation>

<operation id="1866" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle8:3  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1867" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_8 = phi i9 [ 0, %j_cycle_begin8 ], [ %add_ln41_8, %k_cycle8 ]

]]></Node>
<StgValue><ssdm name="k_0_8"/></StgValue>
</operation>

<operation id="1868" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul198 = phi i17 [ 0, %j_cycle_begin8 ], [ %add_ln44_128, %k_cycle8 ]

]]></Node>
<StgValue><ssdm name="phi_mul198"/></StgValue>
</operation>

<operation id="1869" st_id="165" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_8 = icmp eq i9 %k_0_8, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_8"/></StgValue>
</operation>

<operation id="1870" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="1871" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_8 = add i9 %k_0_8, 1

]]></Node>
<StgValue><ssdm name="add_ln41_8"/></StgValue>
</operation>

<operation id="1872" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_8, label %j_cycle_end8, label %k_cycle8

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1873" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="17" op_0_bw="9">
<![CDATA[
k_cycle8:3  %zext_ln43_24 = zext i9 %k_0_8 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_24"/></StgValue>
</operation>

<operation id="1874" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle8:4  %add_ln43_16 = add i17 %mul_ln46_68, %zext_ln43_24

]]></Node>
<StgValue><ssdm name="add_ln43_16"/></StgValue>
</operation>

<operation id="1875" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="31" op_0_bw="17">
<![CDATA[
k_cycle8:5  %zext_ln43_25 = zext i17 %add_ln43_16 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_25"/></StgValue>
</operation>

<operation id="1876" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle8:6  %add_ln43_17 = add i31 %zext_ln43_25, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_17"/></StgValue>
</operation>

<operation id="1877" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle8:10  %add_ln44_16 = add i17 %phi_mul198, %zext_ln46_36

]]></Node>
<StgValue><ssdm name="add_ln44_16"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1878" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="31">
<![CDATA[
k_cycle8:7  %zext_ln43_26 = zext i31 %add_ln43_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_26"/></StgValue>
</operation>

<operation id="1879" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle8:8  %gmem_addr_26 = getelementptr i32* %gmem, i64 %zext_ln43_26

]]></Node>
<StgValue><ssdm name="gmem_addr_26"/></StgValue>
</operation>

<operation id="1880" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle8:9  %add_ln44_128 = add i17 %phi_mul198, 300

]]></Node>
<StgValue><ssdm name="add_ln44_128"/></StgValue>
</operation>

<operation id="1881" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="31" op_0_bw="17">
<![CDATA[
k_cycle8:11  %zext_ln44_16 = zext i17 %add_ln44_16 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_16"/></StgValue>
</operation>

<operation id="1882" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle8:12  %add_ln44_17 = add i31 %zext_ln44_16, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_17"/></StgValue>
</operation>

<operation id="1883" st_id="166" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
k_cycle8:15  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1884" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="31">
<![CDATA[
k_cycle8:13  %zext_ln44_17 = zext i31 %add_ln44_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_17"/></StgValue>
</operation>

<operation id="1885" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle8:14  %gmem_addr_27 = getelementptr i32* %gmem, i64 %zext_ln44_17

]]></Node>
<StgValue><ssdm name="gmem_addr_27"/></StgValue>
</operation>

<operation id="1886" st_id="167" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
k_cycle8:15  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1887" st_id="167" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
k_cycle8:17  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1888" st_id="168" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
k_cycle8:15  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1889" st_id="168" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
k_cycle8:17  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1890" st_id="169" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
k_cycle8:15  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1891" st_id="169" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
k_cycle8:17  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1892" st_id="170" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
k_cycle8:15  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1893" st_id="170" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
k_cycle8:17  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1894" st_id="171" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
k_cycle8:15  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1895" st_id="171" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
k_cycle8:17  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1896" st_id="172" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
k_cycle8:15  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1897" st_id="172" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
k_cycle8:17  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1898" st_id="173" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle8:16  %gmem_addr_26_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_26)

]]></Node>
<StgValue><ssdm name="gmem_addr_26_read"/></StgValue>
</operation>

<operation id="1899" st_id="173" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
k_cycle8:17  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1900" st_id="174" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle8:18  %gmem_addr_27_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_27)

]]></Node>
<StgValue><ssdm name="gmem_addr_27_read"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1901" st_id="175" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle8:19  %mul_ln46_8 = mul nsw i32 %gmem_addr_27_read, %gmem_addr_26_read

]]></Node>
<StgValue><ssdm name="mul_ln46_8"/></StgValue>
</operation>

<operation id="1902" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="17">
<![CDATA[
k_cycle8:20  %c_t_load_68 = load i32* %c_t_addr_8, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_68"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1903" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle8:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="1904" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle8:1  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1905" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle8:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="1906" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="17">
<![CDATA[
k_cycle8:20  %c_t_load_68 = load i32* %c_t_addr_8, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_68"/></StgValue>
</operation>

<operation id="1907" st_id="176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle8:21  %add_ln46_8 = add nsw i32 %mul_ln46_8, %c_t_load_68

]]></Node>
<StgValue><ssdm name="add_ln46_8"/></StgValue>
</operation>

<operation id="1908" st_id="176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle8:22  store i32 %add_ln46_8, i32* %c_t_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="1909" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle8:23  %empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_28) nounwind

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="1910" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
k_cycle8:24  br label %19

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1911" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end8:0  %c_t_load_8 = load i32* %c_t_addr_8, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_8"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1912" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end8:0  %c_t_load_8 = load i32* %c_t_addr_8, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_8"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1913" st_id="179" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle_end8:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_22, i32 %c_t_load_8, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="1914" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end8:2  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_24) nounwind

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="1915" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end8:3  br label %18

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1916" st_id="180" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
i_cycle8:0  %p_wr_resp382 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_22)

]]></Node>
<StgValue><ssdm name="p_wr_resp382"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1917" st_id="181" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
i_cycle8:0  %p_wr_resp382 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_22)

]]></Node>
<StgValue><ssdm name="p_wr_resp382"/></StgValue>
</operation>

<operation id="1918" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle8:2  %add_ln36_5 = add i9 %i_0_0, 9

]]></Node>
<StgValue><ssdm name="add_ln36_5"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1919" st_id="182" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
i_cycle8:0  %p_wr_resp382 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_22)

]]></Node>
<StgValue><ssdm name="p_wr_resp382"/></StgValue>
</operation>

<operation id="1920" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="17" op_0_bw="9">
<![CDATA[
i_cycle8:4  %zext_ln46_34 = zext i9 %add_ln36_5 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_34"/></StgValue>
</operation>

<operation id="1921" st_id="182" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle8:5  %mul_ln46_69 = mul i17 %zext_ln46_34, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_69"/></StgValue>
</operation>

<operation id="1922" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="31" op_0_bw="17">
<![CDATA[
i_cycle8:6  %zext_ln46_35 = zext i17 %mul_ln46_69 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_35"/></StgValue>
</operation>

<operation id="1923" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle8:7  %add_ln49_9 = add i31 %zext_ln46_35, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_9"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1924" st_id="183" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
i_cycle8:0  %p_wr_resp382 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_22)

]]></Node>
<StgValue><ssdm name="p_wr_resp382"/></StgValue>
</operation>

<operation id="1925" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle8:1  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_20) nounwind

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="1926" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="31">
<![CDATA[
i_cycle8:8  %zext_ln49_9 = zext i31 %add_ln49_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_9"/></StgValue>
</operation>

<operation id="1927" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle8:9  %gmem_addr_25 = getelementptr i32* %gmem, i64 %zext_ln49_9

]]></Node>
<StgValue><ssdm name="gmem_addr_25"/></StgValue>
</operation>

<operation id="1928" st_id="183" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
i_cycle8:10  %p_wr_req383 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_25, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req383"/></StgValue>
</operation>

<operation id="1929" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0">
<![CDATA[
i_cycle8:11  br label %20

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1930" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_9 = phi i9 [ 0, %i_cycle8 ], [ %add_ln39_9, %j_cycle_end9 ]

]]></Node>
<StgValue><ssdm name="j_0_9"/></StgValue>
</operation>

<operation id="1931" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_9 = icmp eq i9 %j_0_9, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_9"/></StgValue>
</operation>

<operation id="1932" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="1933" st_id="184" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_9 = add i9 %j_0_9, 1

]]></Node>
<StgValue><ssdm name="add_ln39_9"/></StgValue>
</operation>

<operation id="1934" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_9, label %i_cycle9, label %j_cycle_begin9

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="1935" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin9:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="1936" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin9:1  %tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1937" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin9:2  %zext_ln46_40 = zext i9 %j_0_9 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_40"/></StgValue>
</operation>

<operation id="1938" st_id="184" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin9:3  %add_ln46_69 = add i17 %mul_ln46_69, %zext_ln46_40

]]></Node>
<StgValue><ssdm name="add_ln46_69"/></StgValue>
</operation>

<operation id="1939" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin9:4  %zext_ln46_41 = zext i17 %add_ln46_69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_41"/></StgValue>
</operation>

<operation id="1940" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin9:5  %c_t_addr_9 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_41

]]></Node>
<StgValue><ssdm name="c_t_addr_9"/></StgValue>
</operation>

<operation id="1941" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin9:6  br label %21

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1942" st_id="184" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
i_cycle9:0  %p_wr_resp384 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_25)

]]></Node>
<StgValue><ssdm name="p_wr_resp384"/></StgValue>
</operation>

<operation id="1943" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle9:3  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1944" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_9 = phi i9 [ 0, %j_cycle_begin9 ], [ %add_ln41_9, %k_cycle9 ]

]]></Node>
<StgValue><ssdm name="k_0_9"/></StgValue>
</operation>

<operation id="1945" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul200 = phi i17 [ 0, %j_cycle_begin9 ], [ %add_ln44_129, %k_cycle9 ]

]]></Node>
<StgValue><ssdm name="phi_mul200"/></StgValue>
</operation>

<operation id="1946" st_id="185" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_9 = icmp eq i9 %k_0_9, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_9"/></StgValue>
</operation>

<operation id="1947" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="1948" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_9 = add i9 %k_0_9, 1

]]></Node>
<StgValue><ssdm name="add_ln41_9"/></StgValue>
</operation>

<operation id="1949" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_9, label %j_cycle_end9, label %k_cycle9

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1950" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="17" op_0_bw="9">
<![CDATA[
k_cycle9:3  %zext_ln43_27 = zext i9 %k_0_9 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_27"/></StgValue>
</operation>

<operation id="1951" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle9:4  %add_ln43_18 = add i17 %mul_ln46_69, %zext_ln43_27

]]></Node>
<StgValue><ssdm name="add_ln43_18"/></StgValue>
</operation>

<operation id="1952" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="31" op_0_bw="17">
<![CDATA[
k_cycle9:5  %zext_ln43_28 = zext i17 %add_ln43_18 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_28"/></StgValue>
</operation>

<operation id="1953" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle9:6  %add_ln43_19 = add i31 %zext_ln43_28, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_19"/></StgValue>
</operation>

<operation id="1954" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle9:10  %add_ln44_18 = add i17 %phi_mul200, %zext_ln46_40

]]></Node>
<StgValue><ssdm name="add_ln44_18"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1955" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="31">
<![CDATA[
k_cycle9:7  %zext_ln43_29 = zext i31 %add_ln43_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_29"/></StgValue>
</operation>

<operation id="1956" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle9:8  %gmem_addr_29 = getelementptr i32* %gmem, i64 %zext_ln43_29

]]></Node>
<StgValue><ssdm name="gmem_addr_29"/></StgValue>
</operation>

<operation id="1957" st_id="186" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle9:9  %add_ln44_129 = add i17 %phi_mul200, 300

]]></Node>
<StgValue><ssdm name="add_ln44_129"/></StgValue>
</operation>

<operation id="1958" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="31" op_0_bw="17">
<![CDATA[
k_cycle9:11  %zext_ln44_18 = zext i17 %add_ln44_18 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_18"/></StgValue>
</operation>

<operation id="1959" st_id="186" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle9:12  %add_ln44_19 = add i31 %zext_ln44_18, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_19"/></StgValue>
</operation>

<operation id="1960" st_id="186" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
k_cycle9:15  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1961" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="31">
<![CDATA[
k_cycle9:13  %zext_ln44_19 = zext i31 %add_ln44_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_19"/></StgValue>
</operation>

<operation id="1962" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle9:14  %gmem_addr_30 = getelementptr i32* %gmem, i64 %zext_ln44_19

]]></Node>
<StgValue><ssdm name="gmem_addr_30"/></StgValue>
</operation>

<operation id="1963" st_id="187" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
k_cycle9:15  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1964" st_id="187" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
k_cycle9:17  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1965" st_id="188" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
k_cycle9:15  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1966" st_id="188" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
k_cycle9:17  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1967" st_id="189" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
k_cycle9:15  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1968" st_id="189" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
k_cycle9:17  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1969" st_id="190" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
k_cycle9:15  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1970" st_id="190" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
k_cycle9:17  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1971" st_id="191" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
k_cycle9:15  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1972" st_id="191" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
k_cycle9:17  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1973" st_id="192" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
k_cycle9:15  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1974" st_id="192" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
k_cycle9:17  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1975" st_id="193" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle9:16  %gmem_addr_29_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_29)

]]></Node>
<StgValue><ssdm name="gmem_addr_29_read"/></StgValue>
</operation>

<operation id="1976" st_id="193" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
k_cycle9:17  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1977" st_id="194" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle9:18  %gmem_addr_30_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_30)

]]></Node>
<StgValue><ssdm name="gmem_addr_30_read"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1978" st_id="195" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle9:19  %mul_ln46_9 = mul nsw i32 %gmem_addr_30_read, %gmem_addr_29_read

]]></Node>
<StgValue><ssdm name="mul_ln46_9"/></StgValue>
</operation>

<operation id="1979" st_id="195" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="17">
<![CDATA[
k_cycle9:20  %c_t_load_69 = load i32* %c_t_addr_9, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_69"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1980" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle9:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="1981" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle9:1  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1982" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle9:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="1983" st_id="196" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="17">
<![CDATA[
k_cycle9:20  %c_t_load_69 = load i32* %c_t_addr_9, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_69"/></StgValue>
</operation>

<operation id="1984" st_id="196" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle9:21  %add_ln46_9 = add nsw i32 %mul_ln46_9, %c_t_load_69

]]></Node>
<StgValue><ssdm name="add_ln46_9"/></StgValue>
</operation>

<operation id="1985" st_id="196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle9:22  store i32 %add_ln46_9, i32* %c_t_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="1986" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle9:23  %empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_31) nounwind

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="1987" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0">
<![CDATA[
k_cycle9:24  br label %21

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1988" st_id="197" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end9:0  %c_t_load_9 = load i32* %c_t_addr_9, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_9"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1989" st_id="198" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end9:0  %c_t_load_9 = load i32* %c_t_addr_9, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_9"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1990" st_id="199" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle_end9:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_25, i32 %c_t_load_9, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="1991" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end9:2  %empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_27) nounwind

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="1992" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end9:3  br label %20

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1993" st_id="200" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
i_cycle9:0  %p_wr_resp384 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_25)

]]></Node>
<StgValue><ssdm name="p_wr_resp384"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1994" st_id="201" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
i_cycle9:0  %p_wr_resp384 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_25)

]]></Node>
<StgValue><ssdm name="p_wr_resp384"/></StgValue>
</operation>

<operation id="1995" st_id="201" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle9:2  %add_ln36_6 = add i9 %i_0_0, 10

]]></Node>
<StgValue><ssdm name="add_ln36_6"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1996" st_id="202" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
i_cycle9:0  %p_wr_resp384 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_25)

]]></Node>
<StgValue><ssdm name="p_wr_resp384"/></StgValue>
</operation>

<operation id="1997" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="17" op_0_bw="9">
<![CDATA[
i_cycle9:4  %zext_ln46_38 = zext i9 %add_ln36_6 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_38"/></StgValue>
</operation>

<operation id="1998" st_id="202" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle9:5  %mul_ln46_70 = mul i17 %zext_ln46_38, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_70"/></StgValue>
</operation>

<operation id="1999" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="31" op_0_bw="17">
<![CDATA[
i_cycle9:6  %zext_ln46_39 = zext i17 %mul_ln46_70 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_39"/></StgValue>
</operation>

<operation id="2000" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle9:7  %add_ln49_10 = add i31 %zext_ln46_39, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_10"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="2001" st_id="203" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
i_cycle9:0  %p_wr_resp384 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_25)

]]></Node>
<StgValue><ssdm name="p_wr_resp384"/></StgValue>
</operation>

<operation id="2002" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle9:1  %empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_23) nounwind

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="2003" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="31">
<![CDATA[
i_cycle9:8  %zext_ln49_10 = zext i31 %add_ln49_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_10"/></StgValue>
</operation>

<operation id="2004" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle9:9  %gmem_addr_28 = getelementptr i32* %gmem, i64 %zext_ln49_10

]]></Node>
<StgValue><ssdm name="gmem_addr_28"/></StgValue>
</operation>

<operation id="2005" st_id="203" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
i_cycle9:10  %p_wr_req385 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_28, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req385"/></StgValue>
</operation>

<operation id="2006" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="0">
<![CDATA[
i_cycle9:11  br label %22

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="2007" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_10 = phi i9 [ 0, %i_cycle9 ], [ %add_ln39_10, %j_cycle_end10 ]

]]></Node>
<StgValue><ssdm name="j_0_10"/></StgValue>
</operation>

<operation id="2008" st_id="204" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_10 = icmp eq i9 %j_0_10, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_10"/></StgValue>
</operation>

<operation id="2009" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="2010" st_id="204" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_10 = add i9 %j_0_10, 1

]]></Node>
<StgValue><ssdm name="add_ln39_10"/></StgValue>
</operation>

<operation id="2011" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_10, label %i_cycle10, label %j_cycle_begin10

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="2012" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin10:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="2013" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin10:1  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="2014" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin10:2  %zext_ln46_44 = zext i9 %j_0_10 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_44"/></StgValue>
</operation>

<operation id="2015" st_id="204" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin10:3  %add_ln46_70 = add i17 %mul_ln46_70, %zext_ln46_44

]]></Node>
<StgValue><ssdm name="add_ln46_70"/></StgValue>
</operation>

<operation id="2016" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin10:4  %zext_ln46_45 = zext i17 %add_ln46_70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_45"/></StgValue>
</operation>

<operation id="2017" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin10:5  %c_t_addr_10 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_45

]]></Node>
<StgValue><ssdm name="c_t_addr_10"/></StgValue>
</operation>

<operation id="2018" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin10:6  br label %23

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="2019" st_id="204" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
i_cycle10:0  %p_wr_resp386 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_28)

]]></Node>
<StgValue><ssdm name="p_wr_resp386"/></StgValue>
</operation>

<operation id="2020" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle10:3  %tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="2021" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_10 = phi i9 [ 0, %j_cycle_begin10 ], [ %add_ln41_10, %k_cycle10 ]

]]></Node>
<StgValue><ssdm name="k_0_10"/></StgValue>
</operation>

<operation id="2022" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul202 = phi i17 [ 0, %j_cycle_begin10 ], [ %add_ln44_130, %k_cycle10 ]

]]></Node>
<StgValue><ssdm name="phi_mul202"/></StgValue>
</operation>

<operation id="2023" st_id="205" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_10 = icmp eq i9 %k_0_10, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_10"/></StgValue>
</operation>

<operation id="2024" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="2025" st_id="205" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_10 = add i9 %k_0_10, 1

]]></Node>
<StgValue><ssdm name="add_ln41_10"/></StgValue>
</operation>

<operation id="2026" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_10, label %j_cycle_end10, label %k_cycle10

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="2027" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="17" op_0_bw="9">
<![CDATA[
k_cycle10:3  %zext_ln43_30 = zext i9 %k_0_10 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_30"/></StgValue>
</operation>

<operation id="2028" st_id="205" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle10:4  %add_ln43_20 = add i17 %mul_ln46_70, %zext_ln43_30

]]></Node>
<StgValue><ssdm name="add_ln43_20"/></StgValue>
</operation>

<operation id="2029" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="31" op_0_bw="17">
<![CDATA[
k_cycle10:5  %zext_ln43_31 = zext i17 %add_ln43_20 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_31"/></StgValue>
</operation>

<operation id="2030" st_id="205" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle10:6  %add_ln43_21 = add i31 %zext_ln43_31, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_21"/></StgValue>
</operation>

<operation id="2031" st_id="205" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle10:10  %add_ln44_20 = add i17 %phi_mul202, %zext_ln46_44

]]></Node>
<StgValue><ssdm name="add_ln44_20"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="2032" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="31">
<![CDATA[
k_cycle10:7  %zext_ln43_32 = zext i31 %add_ln43_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_32"/></StgValue>
</operation>

<operation id="2033" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle10:8  %gmem_addr_32 = getelementptr i32* %gmem, i64 %zext_ln43_32

]]></Node>
<StgValue><ssdm name="gmem_addr_32"/></StgValue>
</operation>

<operation id="2034" st_id="206" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle10:9  %add_ln44_130 = add i17 %phi_mul202, 300

]]></Node>
<StgValue><ssdm name="add_ln44_130"/></StgValue>
</operation>

<operation id="2035" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="31" op_0_bw="17">
<![CDATA[
k_cycle10:11  %zext_ln44_20 = zext i17 %add_ln44_20 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_20"/></StgValue>
</operation>

<operation id="2036" st_id="206" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle10:12  %add_ln44_21 = add i31 %zext_ln44_20, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_21"/></StgValue>
</operation>

<operation id="2037" st_id="206" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
k_cycle10:15  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="2038" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="31">
<![CDATA[
k_cycle10:13  %zext_ln44_21 = zext i31 %add_ln44_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_21"/></StgValue>
</operation>

<operation id="2039" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle10:14  %gmem_addr_33 = getelementptr i32* %gmem, i64 %zext_ln44_21

]]></Node>
<StgValue><ssdm name="gmem_addr_33"/></StgValue>
</operation>

<operation id="2040" st_id="207" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
k_cycle10:15  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2041" st_id="207" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
k_cycle10:17  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="2042" st_id="208" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
k_cycle10:15  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2043" st_id="208" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
k_cycle10:17  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="2044" st_id="209" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
k_cycle10:15  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2045" st_id="209" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
k_cycle10:17  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="2046" st_id="210" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
k_cycle10:15  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2047" st_id="210" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
k_cycle10:17  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="2048" st_id="211" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
k_cycle10:15  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2049" st_id="211" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
k_cycle10:17  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="2050" st_id="212" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
k_cycle10:15  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2051" st_id="212" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
k_cycle10:17  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="2052" st_id="213" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle10:16  %gmem_addr_32_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_32)

]]></Node>
<StgValue><ssdm name="gmem_addr_32_read"/></StgValue>
</operation>

<operation id="2053" st_id="213" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
k_cycle10:17  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="2054" st_id="214" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle10:18  %gmem_addr_33_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_33)

]]></Node>
<StgValue><ssdm name="gmem_addr_33_read"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="2055" st_id="215" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle10:19  %mul_ln46_10 = mul nsw i32 %gmem_addr_33_read, %gmem_addr_32_read

]]></Node>
<StgValue><ssdm name="mul_ln46_10"/></StgValue>
</operation>

<operation id="2056" st_id="215" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="17">
<![CDATA[
k_cycle10:20  %c_t_load_70 = load i32* %c_t_addr_10, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_70"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="2057" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle10:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="2058" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle10:1  %tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="2059" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle10:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="2060" st_id="216" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="17">
<![CDATA[
k_cycle10:20  %c_t_load_70 = load i32* %c_t_addr_10, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_70"/></StgValue>
</operation>

<operation id="2061" st_id="216" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle10:21  %add_ln46_10 = add nsw i32 %mul_ln46_10, %c_t_load_70

]]></Node>
<StgValue><ssdm name="add_ln46_10"/></StgValue>
</operation>

<operation id="2062" st_id="216" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle10:22  store i32 %add_ln46_10, i32* %c_t_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="2063" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle10:23  %empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_34) nounwind

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="2064" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0">
<![CDATA[
k_cycle10:24  br label %23

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="2065" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end10:0  %c_t_load_10 = load i32* %c_t_addr_10, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_10"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="2066" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end10:0  %c_t_load_10 = load i32* %c_t_addr_10, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_10"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="2067" st_id="219" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle_end10:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_28, i32 %c_t_load_10, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="2068" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end10:2  %empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_30) nounwind

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="2069" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end10:3  br label %22

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="2070" st_id="220" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
i_cycle10:0  %p_wr_resp386 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_28)

]]></Node>
<StgValue><ssdm name="p_wr_resp386"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="2071" st_id="221" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
i_cycle10:0  %p_wr_resp386 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_28)

]]></Node>
<StgValue><ssdm name="p_wr_resp386"/></StgValue>
</operation>

<operation id="2072" st_id="221" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle10:2  %add_ln36_7 = add i9 %i_0_0, 11

]]></Node>
<StgValue><ssdm name="add_ln36_7"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="2073" st_id="222" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
i_cycle10:0  %p_wr_resp386 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_28)

]]></Node>
<StgValue><ssdm name="p_wr_resp386"/></StgValue>
</operation>

<operation id="2074" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="17" op_0_bw="9">
<![CDATA[
i_cycle10:4  %zext_ln46_42 = zext i9 %add_ln36_7 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_42"/></StgValue>
</operation>

<operation id="2075" st_id="222" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle10:5  %mul_ln46_71 = mul i17 %zext_ln46_42, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_71"/></StgValue>
</operation>

<operation id="2076" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="31" op_0_bw="17">
<![CDATA[
i_cycle10:6  %zext_ln46_43 = zext i17 %mul_ln46_71 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_43"/></StgValue>
</operation>

<operation id="2077" st_id="222" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle10:7  %add_ln49_11 = add i31 %zext_ln46_43, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_11"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="2078" st_id="223" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
i_cycle10:0  %p_wr_resp386 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_28)

]]></Node>
<StgValue><ssdm name="p_wr_resp386"/></StgValue>
</operation>

<operation id="2079" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle10:1  %empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_26) nounwind

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="2080" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="31">
<![CDATA[
i_cycle10:8  %zext_ln49_11 = zext i31 %add_ln49_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_11"/></StgValue>
</operation>

<operation id="2081" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle10:9  %gmem_addr_31 = getelementptr i32* %gmem, i64 %zext_ln49_11

]]></Node>
<StgValue><ssdm name="gmem_addr_31"/></StgValue>
</operation>

<operation id="2082" st_id="223" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
i_cycle10:10  %p_wr_req387 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_31, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req387"/></StgValue>
</operation>

<operation id="2083" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0">
<![CDATA[
i_cycle10:11  br label %24

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="2084" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_11 = phi i9 [ 0, %i_cycle10 ], [ %add_ln39_11, %j_cycle_end11 ]

]]></Node>
<StgValue><ssdm name="j_0_11"/></StgValue>
</operation>

<operation id="2085" st_id="224" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_11 = icmp eq i9 %j_0_11, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_11"/></StgValue>
</operation>

<operation id="2086" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="2087" st_id="224" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_11 = add i9 %j_0_11, 1

]]></Node>
<StgValue><ssdm name="add_ln39_11"/></StgValue>
</operation>

<operation id="2088" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_11, label %i_cycle11, label %j_cycle_begin11

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="2089" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin11:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="2090" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin11:1  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="2091" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin11:2  %zext_ln46_48 = zext i9 %j_0_11 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_48"/></StgValue>
</operation>

<operation id="2092" st_id="224" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin11:3  %add_ln46_71 = add i17 %mul_ln46_71, %zext_ln46_48

]]></Node>
<StgValue><ssdm name="add_ln46_71"/></StgValue>
</operation>

<operation id="2093" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin11:4  %zext_ln46_49 = zext i17 %add_ln46_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_49"/></StgValue>
</operation>

<operation id="2094" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin11:5  %c_t_addr_11 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_49

]]></Node>
<StgValue><ssdm name="c_t_addr_11"/></StgValue>
</operation>

<operation id="2095" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin11:6  br label %25

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="2096" st_id="224" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
i_cycle11:0  %p_wr_resp388 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_31)

]]></Node>
<StgValue><ssdm name="p_wr_resp388"/></StgValue>
</operation>

<operation id="2097" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle11:3  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="2098" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_11 = phi i9 [ 0, %j_cycle_begin11 ], [ %add_ln41_11, %k_cycle11 ]

]]></Node>
<StgValue><ssdm name="k_0_11"/></StgValue>
</operation>

<operation id="2099" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul204 = phi i17 [ 0, %j_cycle_begin11 ], [ %add_ln44_131, %k_cycle11 ]

]]></Node>
<StgValue><ssdm name="phi_mul204"/></StgValue>
</operation>

<operation id="2100" st_id="225" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_11 = icmp eq i9 %k_0_11, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_11"/></StgValue>
</operation>

<operation id="2101" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="2102" st_id="225" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_11 = add i9 %k_0_11, 1

]]></Node>
<StgValue><ssdm name="add_ln41_11"/></StgValue>
</operation>

<operation id="2103" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_11, label %j_cycle_end11, label %k_cycle11

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="2104" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="17" op_0_bw="9">
<![CDATA[
k_cycle11:3  %zext_ln43_33 = zext i9 %k_0_11 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_33"/></StgValue>
</operation>

<operation id="2105" st_id="225" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle11:4  %add_ln43_22 = add i17 %mul_ln46_71, %zext_ln43_33

]]></Node>
<StgValue><ssdm name="add_ln43_22"/></StgValue>
</operation>

<operation id="2106" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="31" op_0_bw="17">
<![CDATA[
k_cycle11:5  %zext_ln43_34 = zext i17 %add_ln43_22 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_34"/></StgValue>
</operation>

<operation id="2107" st_id="225" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle11:6  %add_ln43_23 = add i31 %zext_ln43_34, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_23"/></StgValue>
</operation>

<operation id="2108" st_id="225" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle11:10  %add_ln44_22 = add i17 %phi_mul204, %zext_ln46_48

]]></Node>
<StgValue><ssdm name="add_ln44_22"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="2109" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="64" op_0_bw="31">
<![CDATA[
k_cycle11:7  %zext_ln43_35 = zext i31 %add_ln43_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_35"/></StgValue>
</operation>

<operation id="2110" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle11:8  %gmem_addr_35 = getelementptr i32* %gmem, i64 %zext_ln43_35

]]></Node>
<StgValue><ssdm name="gmem_addr_35"/></StgValue>
</operation>

<operation id="2111" st_id="226" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle11:9  %add_ln44_131 = add i17 %phi_mul204, 300

]]></Node>
<StgValue><ssdm name="add_ln44_131"/></StgValue>
</operation>

<operation id="2112" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="31" op_0_bw="17">
<![CDATA[
k_cycle11:11  %zext_ln44_22 = zext i17 %add_ln44_22 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_22"/></StgValue>
</operation>

<operation id="2113" st_id="226" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle11:12  %add_ln44_23 = add i31 %zext_ln44_22, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_23"/></StgValue>
</operation>

<operation id="2114" st_id="226" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
k_cycle11:15  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="2115" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="31">
<![CDATA[
k_cycle11:13  %zext_ln44_23 = zext i31 %add_ln44_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_23"/></StgValue>
</operation>

<operation id="2116" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle11:14  %gmem_addr_36 = getelementptr i32* %gmem, i64 %zext_ln44_23

]]></Node>
<StgValue><ssdm name="gmem_addr_36"/></StgValue>
</operation>

<operation id="2117" st_id="227" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
k_cycle11:15  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2118" st_id="227" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
k_cycle11:17  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="2119" st_id="228" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
k_cycle11:15  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2120" st_id="228" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
k_cycle11:17  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="2121" st_id="229" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
k_cycle11:15  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2122" st_id="229" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
k_cycle11:17  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="2123" st_id="230" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
k_cycle11:15  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2124" st_id="230" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
k_cycle11:17  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="2125" st_id="231" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
k_cycle11:15  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2126" st_id="231" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
k_cycle11:17  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="2127" st_id="232" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
k_cycle11:15  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2128" st_id="232" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
k_cycle11:17  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="2129" st_id="233" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle11:16  %gmem_addr_35_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_35)

]]></Node>
<StgValue><ssdm name="gmem_addr_35_read"/></StgValue>
</operation>

<operation id="2130" st_id="233" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
k_cycle11:17  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="2131" st_id="234" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle11:18  %gmem_addr_36_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_36)

]]></Node>
<StgValue><ssdm name="gmem_addr_36_read"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="2132" st_id="235" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle11:19  %mul_ln46_11 = mul nsw i32 %gmem_addr_36_read, %gmem_addr_35_read

]]></Node>
<StgValue><ssdm name="mul_ln46_11"/></StgValue>
</operation>

<operation id="2133" st_id="235" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="17">
<![CDATA[
k_cycle11:20  %c_t_load_71 = load i32* %c_t_addr_11, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_71"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="2134" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle11:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="2135" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle11:1  %tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="2136" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle11:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="2137" st_id="236" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="17">
<![CDATA[
k_cycle11:20  %c_t_load_71 = load i32* %c_t_addr_11, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_71"/></StgValue>
</operation>

<operation id="2138" st_id="236" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle11:21  %add_ln46_11 = add nsw i32 %mul_ln46_11, %c_t_load_71

]]></Node>
<StgValue><ssdm name="add_ln46_11"/></StgValue>
</operation>

<operation id="2139" st_id="236" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle11:22  store i32 %add_ln46_11, i32* %c_t_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="2140" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle11:23  %empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_37) nounwind

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="2141" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0">
<![CDATA[
k_cycle11:24  br label %25

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="2142" st_id="237" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end11:0  %c_t_load_11 = load i32* %c_t_addr_11, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_11"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="2143" st_id="238" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end11:0  %c_t_load_11 = load i32* %c_t_addr_11, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_11"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="2144" st_id="239" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle_end11:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_31, i32 %c_t_load_11, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="2145" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end11:2  %empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_33) nounwind

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="2146" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end11:3  br label %24

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="2147" st_id="240" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
i_cycle11:0  %p_wr_resp388 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_31)

]]></Node>
<StgValue><ssdm name="p_wr_resp388"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="2148" st_id="241" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
i_cycle11:0  %p_wr_resp388 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_31)

]]></Node>
<StgValue><ssdm name="p_wr_resp388"/></StgValue>
</operation>

<operation id="2149" st_id="241" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle11:2  %add_ln36_8 = add i9 %i_0_0, 12

]]></Node>
<StgValue><ssdm name="add_ln36_8"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="2150" st_id="242" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
i_cycle11:0  %p_wr_resp388 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_31)

]]></Node>
<StgValue><ssdm name="p_wr_resp388"/></StgValue>
</operation>

<operation id="2151" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="17" op_0_bw="9">
<![CDATA[
i_cycle11:4  %zext_ln46_46 = zext i9 %add_ln36_8 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_46"/></StgValue>
</operation>

<operation id="2152" st_id="242" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle11:5  %mul_ln46_72 = mul i17 %zext_ln46_46, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_72"/></StgValue>
</operation>

<operation id="2153" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="31" op_0_bw="17">
<![CDATA[
i_cycle11:6  %zext_ln46_47 = zext i17 %mul_ln46_72 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_47"/></StgValue>
</operation>

<operation id="2154" st_id="242" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle11:7  %add_ln49_12 = add i31 %zext_ln46_47, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_12"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="2155" st_id="243" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
i_cycle11:0  %p_wr_resp388 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_31)

]]></Node>
<StgValue><ssdm name="p_wr_resp388"/></StgValue>
</operation>

<operation id="2156" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle11:1  %empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_29) nounwind

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="2157" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="31">
<![CDATA[
i_cycle11:8  %zext_ln49_12 = zext i31 %add_ln49_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_12"/></StgValue>
</operation>

<operation id="2158" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle11:9  %gmem_addr_34 = getelementptr i32* %gmem, i64 %zext_ln49_12

]]></Node>
<StgValue><ssdm name="gmem_addr_34"/></StgValue>
</operation>

<operation id="2159" st_id="243" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
i_cycle11:10  %p_wr_req389 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_34, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req389"/></StgValue>
</operation>

<operation id="2160" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0">
<![CDATA[
i_cycle11:11  br label %26

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="2161" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_12 = phi i9 [ 0, %i_cycle11 ], [ %add_ln39_12, %j_cycle_end12 ]

]]></Node>
<StgValue><ssdm name="j_0_12"/></StgValue>
</operation>

<operation id="2162" st_id="244" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_12 = icmp eq i9 %j_0_12, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_12"/></StgValue>
</operation>

<operation id="2163" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="2164" st_id="244" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_12 = add i9 %j_0_12, 1

]]></Node>
<StgValue><ssdm name="add_ln39_12"/></StgValue>
</operation>

<operation id="2165" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_12, label %i_cycle12, label %j_cycle_begin12

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="2166" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin12:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="2167" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin12:1  %tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="2168" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin12:2  %zext_ln46_52 = zext i9 %j_0_12 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_52"/></StgValue>
</operation>

<operation id="2169" st_id="244" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin12:3  %add_ln46_72 = add i17 %mul_ln46_72, %zext_ln46_52

]]></Node>
<StgValue><ssdm name="add_ln46_72"/></StgValue>
</operation>

<operation id="2170" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin12:4  %zext_ln46_53 = zext i17 %add_ln46_72 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_53"/></StgValue>
</operation>

<operation id="2171" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin12:5  %c_t_addr_12 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_53

]]></Node>
<StgValue><ssdm name="c_t_addr_12"/></StgValue>
</operation>

<operation id="2172" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin12:6  br label %27

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="2173" st_id="244" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
i_cycle12:0  %p_wr_resp390 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_34)

]]></Node>
<StgValue><ssdm name="p_wr_resp390"/></StgValue>
</operation>

<operation id="2174" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle12:3  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="2175" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_12 = phi i9 [ 0, %j_cycle_begin12 ], [ %add_ln41_12, %k_cycle12 ]

]]></Node>
<StgValue><ssdm name="k_0_12"/></StgValue>
</operation>

<operation id="2176" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul206 = phi i17 [ 0, %j_cycle_begin12 ], [ %add_ln44_132, %k_cycle12 ]

]]></Node>
<StgValue><ssdm name="phi_mul206"/></StgValue>
</operation>

<operation id="2177" st_id="245" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_12 = icmp eq i9 %k_0_12, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_12"/></StgValue>
</operation>

<operation id="2178" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="2179" st_id="245" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_12 = add i9 %k_0_12, 1

]]></Node>
<StgValue><ssdm name="add_ln41_12"/></StgValue>
</operation>

<operation id="2180" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_12, label %j_cycle_end12, label %k_cycle12

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="2181" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="17" op_0_bw="9">
<![CDATA[
k_cycle12:3  %zext_ln43_36 = zext i9 %k_0_12 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_36"/></StgValue>
</operation>

<operation id="2182" st_id="245" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle12:4  %add_ln43_24 = add i17 %mul_ln46_72, %zext_ln43_36

]]></Node>
<StgValue><ssdm name="add_ln43_24"/></StgValue>
</operation>

<operation id="2183" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="31" op_0_bw="17">
<![CDATA[
k_cycle12:5  %zext_ln43_37 = zext i17 %add_ln43_24 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_37"/></StgValue>
</operation>

<operation id="2184" st_id="245" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle12:6  %add_ln43_25 = add i31 %zext_ln43_37, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_25"/></StgValue>
</operation>

<operation id="2185" st_id="245" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle12:10  %add_ln44_24 = add i17 %phi_mul206, %zext_ln46_52

]]></Node>
<StgValue><ssdm name="add_ln44_24"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="2186" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="31">
<![CDATA[
k_cycle12:7  %zext_ln43_38 = zext i31 %add_ln43_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_38"/></StgValue>
</operation>

<operation id="2187" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle12:8  %gmem_addr_38 = getelementptr i32* %gmem, i64 %zext_ln43_38

]]></Node>
<StgValue><ssdm name="gmem_addr_38"/></StgValue>
</operation>

<operation id="2188" st_id="246" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle12:9  %add_ln44_132 = add i17 %phi_mul206, 300

]]></Node>
<StgValue><ssdm name="add_ln44_132"/></StgValue>
</operation>

<operation id="2189" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="31" op_0_bw="17">
<![CDATA[
k_cycle12:11  %zext_ln44_24 = zext i17 %add_ln44_24 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_24"/></StgValue>
</operation>

<operation id="2190" st_id="246" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle12:12  %add_ln44_25 = add i31 %zext_ln44_24, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_25"/></StgValue>
</operation>

<operation id="2191" st_id="246" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
k_cycle12:15  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="2192" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="31">
<![CDATA[
k_cycle12:13  %zext_ln44_25 = zext i31 %add_ln44_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_25"/></StgValue>
</operation>

<operation id="2193" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle12:14  %gmem_addr_39 = getelementptr i32* %gmem, i64 %zext_ln44_25

]]></Node>
<StgValue><ssdm name="gmem_addr_39"/></StgValue>
</operation>

<operation id="2194" st_id="247" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
k_cycle12:15  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="2195" st_id="247" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
k_cycle12:17  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="2196" st_id="248" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
k_cycle12:15  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="2197" st_id="248" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
k_cycle12:17  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="2198" st_id="249" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
k_cycle12:15  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="2199" st_id="249" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
k_cycle12:17  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="2200" st_id="250" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
k_cycle12:15  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="2201" st_id="250" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
k_cycle12:17  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="2202" st_id="251" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
k_cycle12:15  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="2203" st_id="251" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
k_cycle12:17  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="2204" st_id="252" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
k_cycle12:15  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="2205" st_id="252" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
k_cycle12:17  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="2206" st_id="253" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle12:16  %gmem_addr_38_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_38)

]]></Node>
<StgValue><ssdm name="gmem_addr_38_read"/></StgValue>
</operation>

<operation id="2207" st_id="253" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
k_cycle12:17  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="2208" st_id="254" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle12:18  %gmem_addr_39_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_39)

]]></Node>
<StgValue><ssdm name="gmem_addr_39_read"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="2209" st_id="255" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle12:19  %mul_ln46_12 = mul nsw i32 %gmem_addr_39_read, %gmem_addr_38_read

]]></Node>
<StgValue><ssdm name="mul_ln46_12"/></StgValue>
</operation>

<operation id="2210" st_id="255" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="17">
<![CDATA[
k_cycle12:20  %c_t_load_72 = load i32* %c_t_addr_12, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_72"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="2211" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle12:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="2212" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle12:1  %tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="2213" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle12:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="2214" st_id="256" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="17">
<![CDATA[
k_cycle12:20  %c_t_load_72 = load i32* %c_t_addr_12, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_72"/></StgValue>
</operation>

<operation id="2215" st_id="256" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle12:21  %add_ln46_12 = add nsw i32 %mul_ln46_12, %c_t_load_72

]]></Node>
<StgValue><ssdm name="add_ln46_12"/></StgValue>
</operation>

<operation id="2216" st_id="256" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle12:22  store i32 %add_ln46_12, i32* %c_t_addr_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="2217" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle12:23  %empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_40) nounwind

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="2218" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0">
<![CDATA[
k_cycle12:24  br label %27

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="2219" st_id="257" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end12:0  %c_t_load_12 = load i32* %c_t_addr_12, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_12"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="2220" st_id="258" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end12:0  %c_t_load_12 = load i32* %c_t_addr_12, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_12"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="2221" st_id="259" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle_end12:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_34, i32 %c_t_load_12, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="2222" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end12:2  %empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="2223" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end12:3  br label %26

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="2224" st_id="260" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
i_cycle12:0  %p_wr_resp390 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_34)

]]></Node>
<StgValue><ssdm name="p_wr_resp390"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="2225" st_id="261" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
i_cycle12:0  %p_wr_resp390 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_34)

]]></Node>
<StgValue><ssdm name="p_wr_resp390"/></StgValue>
</operation>

<operation id="2226" st_id="261" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle12:2  %add_ln36_9 = add i9 %i_0_0, 13

]]></Node>
<StgValue><ssdm name="add_ln36_9"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="2227" st_id="262" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
i_cycle12:0  %p_wr_resp390 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_34)

]]></Node>
<StgValue><ssdm name="p_wr_resp390"/></StgValue>
</operation>

<operation id="2228" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="17" op_0_bw="9">
<![CDATA[
i_cycle12:4  %zext_ln46_50 = zext i9 %add_ln36_9 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_50"/></StgValue>
</operation>

<operation id="2229" st_id="262" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle12:5  %mul_ln46_73 = mul i17 %zext_ln46_50, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_73"/></StgValue>
</operation>

<operation id="2230" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="31" op_0_bw="17">
<![CDATA[
i_cycle12:6  %zext_ln46_51 = zext i17 %mul_ln46_73 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_51"/></StgValue>
</operation>

<operation id="2231" st_id="262" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle12:7  %add_ln49_13 = add i31 %zext_ln46_51, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_13"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="2232" st_id="263" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
i_cycle12:0  %p_wr_resp390 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_34)

]]></Node>
<StgValue><ssdm name="p_wr_resp390"/></StgValue>
</operation>

<operation id="2233" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle12:1  %empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_32) nounwind

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="2234" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="31">
<![CDATA[
i_cycle12:8  %zext_ln49_13 = zext i31 %add_ln49_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_13"/></StgValue>
</operation>

<operation id="2235" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle12:9  %gmem_addr_37 = getelementptr i32* %gmem, i64 %zext_ln49_13

]]></Node>
<StgValue><ssdm name="gmem_addr_37"/></StgValue>
</operation>

<operation id="2236" st_id="263" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
i_cycle12:10  %p_wr_req391 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_37, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req391"/></StgValue>
</operation>

<operation id="2237" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="0">
<![CDATA[
i_cycle12:11  br label %28

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="2238" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_13 = phi i9 [ 0, %i_cycle12 ], [ %add_ln39_13, %j_cycle_end13 ]

]]></Node>
<StgValue><ssdm name="j_0_13"/></StgValue>
</operation>

<operation id="2239" st_id="264" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_13 = icmp eq i9 %j_0_13, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_13"/></StgValue>
</operation>

<operation id="2240" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="2241" st_id="264" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_13 = add i9 %j_0_13, 1

]]></Node>
<StgValue><ssdm name="add_ln39_13"/></StgValue>
</operation>

<operation id="2242" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_13, label %i_cycle13, label %j_cycle_begin13

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="2243" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin13:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="2244" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin13:1  %tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="2245" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin13:2  %zext_ln46_56 = zext i9 %j_0_13 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_56"/></StgValue>
</operation>

<operation id="2246" st_id="264" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin13:3  %add_ln46_73 = add i17 %mul_ln46_73, %zext_ln46_56

]]></Node>
<StgValue><ssdm name="add_ln46_73"/></StgValue>
</operation>

<operation id="2247" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin13:4  %zext_ln46_57 = zext i17 %add_ln46_73 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_57"/></StgValue>
</operation>

<operation id="2248" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin13:5  %c_t_addr_13 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_57

]]></Node>
<StgValue><ssdm name="c_t_addr_13"/></StgValue>
</operation>

<operation id="2249" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin13:6  br label %29

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="2250" st_id="264" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
i_cycle13:0  %p_wr_resp392 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_37)

]]></Node>
<StgValue><ssdm name="p_wr_resp392"/></StgValue>
</operation>

<operation id="2251" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle13:3  %tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="2252" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_13 = phi i9 [ 0, %j_cycle_begin13 ], [ %add_ln41_13, %k_cycle13 ]

]]></Node>
<StgValue><ssdm name="k_0_13"/></StgValue>
</operation>

<operation id="2253" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul208 = phi i17 [ 0, %j_cycle_begin13 ], [ %add_ln44_133, %k_cycle13 ]

]]></Node>
<StgValue><ssdm name="phi_mul208"/></StgValue>
</operation>

<operation id="2254" st_id="265" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_13 = icmp eq i9 %k_0_13, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_13"/></StgValue>
</operation>

<operation id="2255" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="2256" st_id="265" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_13 = add i9 %k_0_13, 1

]]></Node>
<StgValue><ssdm name="add_ln41_13"/></StgValue>
</operation>

<operation id="2257" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_13, label %j_cycle_end13, label %k_cycle13

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="2258" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="17" op_0_bw="9">
<![CDATA[
k_cycle13:3  %zext_ln43_39 = zext i9 %k_0_13 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_39"/></StgValue>
</operation>

<operation id="2259" st_id="265" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle13:4  %add_ln43_26 = add i17 %mul_ln46_73, %zext_ln43_39

]]></Node>
<StgValue><ssdm name="add_ln43_26"/></StgValue>
</operation>

<operation id="2260" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="31" op_0_bw="17">
<![CDATA[
k_cycle13:5  %zext_ln43_40 = zext i17 %add_ln43_26 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_40"/></StgValue>
</operation>

<operation id="2261" st_id="265" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle13:6  %add_ln43_27 = add i31 %zext_ln43_40, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_27"/></StgValue>
</operation>

<operation id="2262" st_id="265" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle13:10  %add_ln44_26 = add i17 %phi_mul208, %zext_ln46_56

]]></Node>
<StgValue><ssdm name="add_ln44_26"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="2263" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="31">
<![CDATA[
k_cycle13:7  %zext_ln43_41 = zext i31 %add_ln43_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_41"/></StgValue>
</operation>

<operation id="2264" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle13:8  %gmem_addr_41 = getelementptr i32* %gmem, i64 %zext_ln43_41

]]></Node>
<StgValue><ssdm name="gmem_addr_41"/></StgValue>
</operation>

<operation id="2265" st_id="266" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle13:9  %add_ln44_133 = add i17 %phi_mul208, 300

]]></Node>
<StgValue><ssdm name="add_ln44_133"/></StgValue>
</operation>

<operation id="2266" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="31" op_0_bw="17">
<![CDATA[
k_cycle13:11  %zext_ln44_26 = zext i17 %add_ln44_26 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_26"/></StgValue>
</operation>

<operation id="2267" st_id="266" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle13:12  %add_ln44_27 = add i31 %zext_ln44_26, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_27"/></StgValue>
</operation>

<operation id="2268" st_id="266" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
k_cycle13:15  %gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="2269" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="64" op_0_bw="31">
<![CDATA[
k_cycle13:13  %zext_ln44_27 = zext i31 %add_ln44_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_27"/></StgValue>
</operation>

<operation id="2270" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle13:14  %gmem_addr_42 = getelementptr i32* %gmem, i64 %zext_ln44_27

]]></Node>
<StgValue><ssdm name="gmem_addr_42"/></StgValue>
</operation>

<operation id="2271" st_id="267" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
k_cycle13:15  %gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="2272" st_id="267" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
k_cycle13:17  %gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="2273" st_id="268" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
k_cycle13:15  %gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="2274" st_id="268" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
k_cycle13:17  %gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="2275" st_id="269" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
k_cycle13:15  %gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="2276" st_id="269" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
k_cycle13:17  %gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="2277" st_id="270" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
k_cycle13:15  %gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="2278" st_id="270" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
k_cycle13:17  %gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="2279" st_id="271" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
k_cycle13:15  %gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="2280" st_id="271" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
k_cycle13:17  %gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="2281" st_id="272" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
k_cycle13:15  %gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="2282" st_id="272" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
k_cycle13:17  %gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="2283" st_id="273" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle13:16  %gmem_addr_41_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_41)

]]></Node>
<StgValue><ssdm name="gmem_addr_41_read"/></StgValue>
</operation>

<operation id="2284" st_id="273" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
k_cycle13:17  %gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="2285" st_id="274" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle13:18  %gmem_addr_42_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_42)

]]></Node>
<StgValue><ssdm name="gmem_addr_42_read"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="2286" st_id="275" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle13:19  %mul_ln46_13 = mul nsw i32 %gmem_addr_42_read, %gmem_addr_41_read

]]></Node>
<StgValue><ssdm name="mul_ln46_13"/></StgValue>
</operation>

<operation id="2287" st_id="275" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="17">
<![CDATA[
k_cycle13:20  %c_t_load_73 = load i32* %c_t_addr_13, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_73"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="2288" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle13:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="2289" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle13:1  %tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="2290" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle13:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="2291" st_id="276" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="17">
<![CDATA[
k_cycle13:20  %c_t_load_73 = load i32* %c_t_addr_13, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_73"/></StgValue>
</operation>

<operation id="2292" st_id="276" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle13:21  %add_ln46_13 = add nsw i32 %mul_ln46_13, %c_t_load_73

]]></Node>
<StgValue><ssdm name="add_ln46_13"/></StgValue>
</operation>

<operation id="2293" st_id="276" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle13:22  store i32 %add_ln46_13, i32* %c_t_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="2294" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle13:23  %empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_43) nounwind

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="2295" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0">
<![CDATA[
k_cycle13:24  br label %29

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="2296" st_id="277" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end13:0  %c_t_load_13 = load i32* %c_t_addr_13, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_13"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="2297" st_id="278" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end13:0  %c_t_load_13 = load i32* %c_t_addr_13, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_13"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="2298" st_id="279" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle_end13:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_37, i32 %c_t_load_13, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="2299" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end13:2  %empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_39) nounwind

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="2300" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end13:3  br label %28

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="2301" st_id="280" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
i_cycle13:0  %p_wr_resp392 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_37)

]]></Node>
<StgValue><ssdm name="p_wr_resp392"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="2302" st_id="281" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
i_cycle13:0  %p_wr_resp392 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_37)

]]></Node>
<StgValue><ssdm name="p_wr_resp392"/></StgValue>
</operation>

<operation id="2303" st_id="281" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle13:2  %add_ln36_10 = add i9 %i_0_0, 14

]]></Node>
<StgValue><ssdm name="add_ln36_10"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="2304" st_id="282" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
i_cycle13:0  %p_wr_resp392 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_37)

]]></Node>
<StgValue><ssdm name="p_wr_resp392"/></StgValue>
</operation>

<operation id="2305" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="17" op_0_bw="9">
<![CDATA[
i_cycle13:4  %zext_ln46_54 = zext i9 %add_ln36_10 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_54"/></StgValue>
</operation>

<operation id="2306" st_id="282" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle13:5  %mul_ln46_74 = mul i17 %zext_ln46_54, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_74"/></StgValue>
</operation>

<operation id="2307" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="31" op_0_bw="17">
<![CDATA[
i_cycle13:6  %zext_ln46_55 = zext i17 %mul_ln46_74 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_55"/></StgValue>
</operation>

<operation id="2308" st_id="282" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle13:7  %add_ln49_14 = add i31 %zext_ln46_55, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_14"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="2309" st_id="283" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
i_cycle13:0  %p_wr_resp392 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_37)

]]></Node>
<StgValue><ssdm name="p_wr_resp392"/></StgValue>
</operation>

<operation id="2310" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle13:1  %empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_35) nounwind

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="2311" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="31">
<![CDATA[
i_cycle13:8  %zext_ln49_14 = zext i31 %add_ln49_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_14"/></StgValue>
</operation>

<operation id="2312" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle13:9  %gmem_addr_40 = getelementptr i32* %gmem, i64 %zext_ln49_14

]]></Node>
<StgValue><ssdm name="gmem_addr_40"/></StgValue>
</operation>

<operation id="2313" st_id="283" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
i_cycle13:10  %p_wr_req393 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_40, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req393"/></StgValue>
</operation>

<operation id="2314" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="0">
<![CDATA[
i_cycle13:11  br label %30

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="2315" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_14 = phi i9 [ 0, %i_cycle13 ], [ %add_ln39_14, %j_cycle_end14 ]

]]></Node>
<StgValue><ssdm name="j_0_14"/></StgValue>
</operation>

<operation id="2316" st_id="284" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_14 = icmp eq i9 %j_0_14, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_14"/></StgValue>
</operation>

<operation id="2317" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="2318" st_id="284" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_14 = add i9 %j_0_14, 1

]]></Node>
<StgValue><ssdm name="add_ln39_14"/></StgValue>
</operation>

<operation id="2319" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_14, label %i_cycle14, label %j_cycle_begin14

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="2320" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin14:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="2321" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin14:1  %tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="2322" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin14:2  %zext_ln46_60 = zext i9 %j_0_14 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_60"/></StgValue>
</operation>

<operation id="2323" st_id="284" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin14:3  %add_ln46_74 = add i17 %mul_ln46_74, %zext_ln46_60

]]></Node>
<StgValue><ssdm name="add_ln46_74"/></StgValue>
</operation>

<operation id="2324" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin14:4  %zext_ln46_61 = zext i17 %add_ln46_74 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_61"/></StgValue>
</operation>

<operation id="2325" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin14:5  %c_t_addr_14 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_61

]]></Node>
<StgValue><ssdm name="c_t_addr_14"/></StgValue>
</operation>

<operation id="2326" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin14:6  br label %31

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="2327" st_id="284" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
i_cycle14:0  %p_wr_resp394 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_40)

]]></Node>
<StgValue><ssdm name="p_wr_resp394"/></StgValue>
</operation>

<operation id="2328" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle14:3  %tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="2329" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_14 = phi i9 [ 0, %j_cycle_begin14 ], [ %add_ln41_14, %k_cycle14 ]

]]></Node>
<StgValue><ssdm name="k_0_14"/></StgValue>
</operation>

<operation id="2330" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul210 = phi i17 [ 0, %j_cycle_begin14 ], [ %add_ln44_134, %k_cycle14 ]

]]></Node>
<StgValue><ssdm name="phi_mul210"/></StgValue>
</operation>

<operation id="2331" st_id="285" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_14 = icmp eq i9 %k_0_14, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_14"/></StgValue>
</operation>

<operation id="2332" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="2333" st_id="285" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_14 = add i9 %k_0_14, 1

]]></Node>
<StgValue><ssdm name="add_ln41_14"/></StgValue>
</operation>

<operation id="2334" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_14, label %j_cycle_end14, label %k_cycle14

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="2335" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="17" op_0_bw="9">
<![CDATA[
k_cycle14:3  %zext_ln43_42 = zext i9 %k_0_14 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_42"/></StgValue>
</operation>

<operation id="2336" st_id="285" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle14:4  %add_ln43_28 = add i17 %mul_ln46_74, %zext_ln43_42

]]></Node>
<StgValue><ssdm name="add_ln43_28"/></StgValue>
</operation>

<operation id="2337" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="31" op_0_bw="17">
<![CDATA[
k_cycle14:5  %zext_ln43_43 = zext i17 %add_ln43_28 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_43"/></StgValue>
</operation>

<operation id="2338" st_id="285" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle14:6  %add_ln43_29 = add i31 %zext_ln43_43, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_29"/></StgValue>
</operation>

<operation id="2339" st_id="285" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle14:10  %add_ln44_28 = add i17 %phi_mul210, %zext_ln46_60

]]></Node>
<StgValue><ssdm name="add_ln44_28"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="2340" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="64" op_0_bw="31">
<![CDATA[
k_cycle14:7  %zext_ln43_44 = zext i31 %add_ln43_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_44"/></StgValue>
</operation>

<operation id="2341" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle14:8  %gmem_addr_44 = getelementptr i32* %gmem, i64 %zext_ln43_44

]]></Node>
<StgValue><ssdm name="gmem_addr_44"/></StgValue>
</operation>

<operation id="2342" st_id="286" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle14:9  %add_ln44_134 = add i17 %phi_mul210, 300

]]></Node>
<StgValue><ssdm name="add_ln44_134"/></StgValue>
</operation>

<operation id="2343" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="31" op_0_bw="17">
<![CDATA[
k_cycle14:11  %zext_ln44_28 = zext i17 %add_ln44_28 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_28"/></StgValue>
</operation>

<operation id="2344" st_id="286" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle14:12  %add_ln44_29 = add i31 %zext_ln44_28, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_29"/></StgValue>
</operation>

<operation id="2345" st_id="286" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
k_cycle14:15  %gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="2346" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="31">
<![CDATA[
k_cycle14:13  %zext_ln44_29 = zext i31 %add_ln44_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_29"/></StgValue>
</operation>

<operation id="2347" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle14:14  %gmem_addr_45 = getelementptr i32* %gmem, i64 %zext_ln44_29

]]></Node>
<StgValue><ssdm name="gmem_addr_45"/></StgValue>
</operation>

<operation id="2348" st_id="287" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
k_cycle14:15  %gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="2349" st_id="287" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
k_cycle14:17  %gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="2350" st_id="288" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
k_cycle14:15  %gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="2351" st_id="288" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
k_cycle14:17  %gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="2352" st_id="289" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
k_cycle14:15  %gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="2353" st_id="289" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
k_cycle14:17  %gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="2354" st_id="290" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
k_cycle14:15  %gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="2355" st_id="290" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
k_cycle14:17  %gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="2356" st_id="291" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
k_cycle14:15  %gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="2357" st_id="291" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
k_cycle14:17  %gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="2358" st_id="292" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
k_cycle14:15  %gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="2359" st_id="292" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
k_cycle14:17  %gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="2360" st_id="293" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle14:16  %gmem_addr_44_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_44)

]]></Node>
<StgValue><ssdm name="gmem_addr_44_read"/></StgValue>
</operation>

<operation id="2361" st_id="293" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
k_cycle14:17  %gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="2362" st_id="294" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle14:18  %gmem_addr_45_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_45)

]]></Node>
<StgValue><ssdm name="gmem_addr_45_read"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="2363" st_id="295" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle14:19  %mul_ln46_14 = mul nsw i32 %gmem_addr_45_read, %gmem_addr_44_read

]]></Node>
<StgValue><ssdm name="mul_ln46_14"/></StgValue>
</operation>

<operation id="2364" st_id="295" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="17">
<![CDATA[
k_cycle14:20  %c_t_load_74 = load i32* %c_t_addr_14, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_74"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="2365" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle14:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="2366" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle14:1  %tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="2367" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle14:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="2368" st_id="296" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="17">
<![CDATA[
k_cycle14:20  %c_t_load_74 = load i32* %c_t_addr_14, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_74"/></StgValue>
</operation>

<operation id="2369" st_id="296" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle14:21  %add_ln46_14 = add nsw i32 %mul_ln46_14, %c_t_load_74

]]></Node>
<StgValue><ssdm name="add_ln46_14"/></StgValue>
</operation>

<operation id="2370" st_id="296" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle14:22  store i32 %add_ln46_14, i32* %c_t_addr_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="2371" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle14:23  %empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_46) nounwind

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="2372" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="0">
<![CDATA[
k_cycle14:24  br label %31

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="2373" st_id="297" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end14:0  %c_t_load_14 = load i32* %c_t_addr_14, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_14"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="2374" st_id="298" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end14:0  %c_t_load_14 = load i32* %c_t_addr_14, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_14"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="2375" st_id="299" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle_end14:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_40, i32 %c_t_load_14, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="2376" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end14:2  %empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_42) nounwind

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="2377" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end14:3  br label %30

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="2378" st_id="300" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
i_cycle14:0  %p_wr_resp394 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_40)

]]></Node>
<StgValue><ssdm name="p_wr_resp394"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="2379" st_id="301" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
i_cycle14:0  %p_wr_resp394 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_40)

]]></Node>
<StgValue><ssdm name="p_wr_resp394"/></StgValue>
</operation>

<operation id="2380" st_id="301" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle14:2  %add_ln36_11 = add i9 %i_0_0, 15

]]></Node>
<StgValue><ssdm name="add_ln36_11"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="2381" st_id="302" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
i_cycle14:0  %p_wr_resp394 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_40)

]]></Node>
<StgValue><ssdm name="p_wr_resp394"/></StgValue>
</operation>

<operation id="2382" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="17" op_0_bw="9">
<![CDATA[
i_cycle14:4  %zext_ln46_58 = zext i9 %add_ln36_11 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_58"/></StgValue>
</operation>

<operation id="2383" st_id="302" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle14:5  %mul_ln46_75 = mul i17 %zext_ln46_58, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_75"/></StgValue>
</operation>

<operation id="2384" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="31" op_0_bw="17">
<![CDATA[
i_cycle14:6  %zext_ln46_59 = zext i17 %mul_ln46_75 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_59"/></StgValue>
</operation>

<operation id="2385" st_id="302" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle14:7  %add_ln49_15 = add i31 %zext_ln46_59, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_15"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="2386" st_id="303" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
i_cycle14:0  %p_wr_resp394 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_40)

]]></Node>
<StgValue><ssdm name="p_wr_resp394"/></StgValue>
</operation>

<operation id="2387" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle14:1  %empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_38) nounwind

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="2388" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="31">
<![CDATA[
i_cycle14:8  %zext_ln49_15 = zext i31 %add_ln49_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_15"/></StgValue>
</operation>

<operation id="2389" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle14:9  %gmem_addr_43 = getelementptr i32* %gmem, i64 %zext_ln49_15

]]></Node>
<StgValue><ssdm name="gmem_addr_43"/></StgValue>
</operation>

<operation id="2390" st_id="303" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
i_cycle14:10  %p_wr_req395 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_43, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req395"/></StgValue>
</operation>

<operation id="2391" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0">
<![CDATA[
i_cycle14:11  br label %32

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="2392" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_15 = phi i9 [ 0, %i_cycle14 ], [ %add_ln39_15, %j_cycle_end15 ]

]]></Node>
<StgValue><ssdm name="j_0_15"/></StgValue>
</operation>

<operation id="2393" st_id="304" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_15 = icmp eq i9 %j_0_15, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_15"/></StgValue>
</operation>

<operation id="2394" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="2395" st_id="304" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_15 = add i9 %j_0_15, 1

]]></Node>
<StgValue><ssdm name="add_ln39_15"/></StgValue>
</operation>

<operation id="2396" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_15, label %i_cycle15, label %j_cycle_begin15

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="2397" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin15:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="2398" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin15:1  %tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="2399" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin15:2  %zext_ln46_64 = zext i9 %j_0_15 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_64"/></StgValue>
</operation>

<operation id="2400" st_id="304" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin15:3  %add_ln46_75 = add i17 %mul_ln46_75, %zext_ln46_64

]]></Node>
<StgValue><ssdm name="add_ln46_75"/></StgValue>
</operation>

<operation id="2401" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin15:4  %zext_ln46_65 = zext i17 %add_ln46_75 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_65"/></StgValue>
</operation>

<operation id="2402" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin15:5  %c_t_addr_15 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_65

]]></Node>
<StgValue><ssdm name="c_t_addr_15"/></StgValue>
</operation>

<operation id="2403" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin15:6  br label %33

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="2404" st_id="304" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
i_cycle15:0  %p_wr_resp396 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_43)

]]></Node>
<StgValue><ssdm name="p_wr_resp396"/></StgValue>
</operation>

<operation id="2405" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle15:3  %tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="2406" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_15 = phi i9 [ 0, %j_cycle_begin15 ], [ %add_ln41_15, %k_cycle15 ]

]]></Node>
<StgValue><ssdm name="k_0_15"/></StgValue>
</operation>

<operation id="2407" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul212 = phi i17 [ 0, %j_cycle_begin15 ], [ %add_ln44_135, %k_cycle15 ]

]]></Node>
<StgValue><ssdm name="phi_mul212"/></StgValue>
</operation>

<operation id="2408" st_id="305" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_15 = icmp eq i9 %k_0_15, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_15"/></StgValue>
</operation>

<operation id="2409" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="2410" st_id="305" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_15 = add i9 %k_0_15, 1

]]></Node>
<StgValue><ssdm name="add_ln41_15"/></StgValue>
</operation>

<operation id="2411" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_15, label %j_cycle_end15, label %k_cycle15

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="2412" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="17" op_0_bw="9">
<![CDATA[
k_cycle15:3  %zext_ln43_45 = zext i9 %k_0_15 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_45"/></StgValue>
</operation>

<operation id="2413" st_id="305" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle15:4  %add_ln43_30 = add i17 %mul_ln46_75, %zext_ln43_45

]]></Node>
<StgValue><ssdm name="add_ln43_30"/></StgValue>
</operation>

<operation id="2414" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="31" op_0_bw="17">
<![CDATA[
k_cycle15:5  %zext_ln43_46 = zext i17 %add_ln43_30 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_46"/></StgValue>
</operation>

<operation id="2415" st_id="305" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle15:6  %add_ln43_31 = add i31 %zext_ln43_46, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_31"/></StgValue>
</operation>

<operation id="2416" st_id="305" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle15:10  %add_ln44_30 = add i17 %phi_mul212, %zext_ln46_64

]]></Node>
<StgValue><ssdm name="add_ln44_30"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="2417" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="64" op_0_bw="31">
<![CDATA[
k_cycle15:7  %zext_ln43_47 = zext i31 %add_ln43_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_47"/></StgValue>
</operation>

<operation id="2418" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle15:8  %gmem_addr_47 = getelementptr i32* %gmem, i64 %zext_ln43_47

]]></Node>
<StgValue><ssdm name="gmem_addr_47"/></StgValue>
</operation>

<operation id="2419" st_id="306" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle15:9  %add_ln44_135 = add i17 %phi_mul212, 300

]]></Node>
<StgValue><ssdm name="add_ln44_135"/></StgValue>
</operation>

<operation id="2420" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="31" op_0_bw="17">
<![CDATA[
k_cycle15:11  %zext_ln44_30 = zext i17 %add_ln44_30 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_30"/></StgValue>
</operation>

<operation id="2421" st_id="306" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle15:12  %add_ln44_31 = add i31 %zext_ln44_30, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_31"/></StgValue>
</operation>

<operation id="2422" st_id="306" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
k_cycle15:15  %gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="2423" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="31">
<![CDATA[
k_cycle15:13  %zext_ln44_31 = zext i31 %add_ln44_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_31"/></StgValue>
</operation>

<operation id="2424" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle15:14  %gmem_addr_48 = getelementptr i32* %gmem, i64 %zext_ln44_31

]]></Node>
<StgValue><ssdm name="gmem_addr_48"/></StgValue>
</operation>

<operation id="2425" st_id="307" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
k_cycle15:15  %gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="2426" st_id="307" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
k_cycle15:17  %gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="2427" st_id="308" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
k_cycle15:15  %gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="2428" st_id="308" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
k_cycle15:17  %gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="2429" st_id="309" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
k_cycle15:15  %gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="2430" st_id="309" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
k_cycle15:17  %gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="2431" st_id="310" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
k_cycle15:15  %gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="2432" st_id="310" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
k_cycle15:17  %gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="2433" st_id="311" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
k_cycle15:15  %gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="2434" st_id="311" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
k_cycle15:17  %gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="2435" st_id="312" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
k_cycle15:15  %gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="2436" st_id="312" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
k_cycle15:17  %gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="2437" st_id="313" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle15:16  %gmem_addr_47_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_47)

]]></Node>
<StgValue><ssdm name="gmem_addr_47_read"/></StgValue>
</operation>

<operation id="2438" st_id="313" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
k_cycle15:17  %gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="2439" st_id="314" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle15:18  %gmem_addr_48_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_48)

]]></Node>
<StgValue><ssdm name="gmem_addr_48_read"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="2440" st_id="315" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle15:19  %mul_ln46_15 = mul nsw i32 %gmem_addr_48_read, %gmem_addr_47_read

]]></Node>
<StgValue><ssdm name="mul_ln46_15"/></StgValue>
</operation>

<operation id="2441" st_id="315" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="17">
<![CDATA[
k_cycle15:20  %c_t_load_75 = load i32* %c_t_addr_15, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_75"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="2442" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle15:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="2443" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle15:1  %tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="2444" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle15:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="2445" st_id="316" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="17">
<![CDATA[
k_cycle15:20  %c_t_load_75 = load i32* %c_t_addr_15, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_75"/></StgValue>
</operation>

<operation id="2446" st_id="316" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle15:21  %add_ln46_15 = add nsw i32 %mul_ln46_15, %c_t_load_75

]]></Node>
<StgValue><ssdm name="add_ln46_15"/></StgValue>
</operation>

<operation id="2447" st_id="316" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle15:22  store i32 %add_ln46_15, i32* %c_t_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="2448" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle15:23  %empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_49) nounwind

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="2449" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="0">
<![CDATA[
k_cycle15:24  br label %33

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="2450" st_id="317" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end15:0  %c_t_load_15 = load i32* %c_t_addr_15, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_15"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="2451" st_id="318" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end15:0  %c_t_load_15 = load i32* %c_t_addr_15, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_15"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="2452" st_id="319" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle_end15:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_43, i32 %c_t_load_15, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="2453" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end15:2  %empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_45) nounwind

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="2454" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end15:3  br label %32

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="2455" st_id="320" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
i_cycle15:0  %p_wr_resp396 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_43)

]]></Node>
<StgValue><ssdm name="p_wr_resp396"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="2456" st_id="321" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
i_cycle15:0  %p_wr_resp396 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_43)

]]></Node>
<StgValue><ssdm name="p_wr_resp396"/></StgValue>
</operation>

<operation id="2457" st_id="321" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle15:2  %add_ln36_12 = add i9 %i_0_0, 16

]]></Node>
<StgValue><ssdm name="add_ln36_12"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="2458" st_id="322" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
i_cycle15:0  %p_wr_resp396 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_43)

]]></Node>
<StgValue><ssdm name="p_wr_resp396"/></StgValue>
</operation>

<operation id="2459" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="17" op_0_bw="9">
<![CDATA[
i_cycle15:4  %zext_ln46_62 = zext i9 %add_ln36_12 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_62"/></StgValue>
</operation>

<operation id="2460" st_id="322" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle15:5  %mul_ln46_76 = mul i17 %zext_ln46_62, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_76"/></StgValue>
</operation>

<operation id="2461" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="31" op_0_bw="17">
<![CDATA[
i_cycle15:6  %zext_ln46_63 = zext i17 %mul_ln46_76 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_63"/></StgValue>
</operation>

<operation id="2462" st_id="322" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle15:7  %add_ln49_16 = add i31 %zext_ln46_63, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_16"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="2463" st_id="323" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
i_cycle15:0  %p_wr_resp396 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_43)

]]></Node>
<StgValue><ssdm name="p_wr_resp396"/></StgValue>
</operation>

<operation id="2464" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle15:1  %empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_41) nounwind

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="2465" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="31">
<![CDATA[
i_cycle15:8  %zext_ln49_16 = zext i31 %add_ln49_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_16"/></StgValue>
</operation>

<operation id="2466" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle15:9  %gmem_addr_46 = getelementptr i32* %gmem, i64 %zext_ln49_16

]]></Node>
<StgValue><ssdm name="gmem_addr_46"/></StgValue>
</operation>

<operation id="2467" st_id="323" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
i_cycle15:10  %p_wr_req397 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_46, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req397"/></StgValue>
</operation>

<operation id="2468" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="0">
<![CDATA[
i_cycle15:11  br label %34

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="2469" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_16 = phi i9 [ 0, %i_cycle15 ], [ %add_ln39_16, %j_cycle_end16 ]

]]></Node>
<StgValue><ssdm name="j_0_16"/></StgValue>
</operation>

<operation id="2470" st_id="324" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_16 = icmp eq i9 %j_0_16, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_16"/></StgValue>
</operation>

<operation id="2471" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="2472" st_id="324" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_16 = add i9 %j_0_16, 1

]]></Node>
<StgValue><ssdm name="add_ln39_16"/></StgValue>
</operation>

<operation id="2473" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_16, label %i_cycle16, label %j_cycle_begin16

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="2474" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin16:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="2475" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin16:1  %tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="2476" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin16:2  %zext_ln46_68 = zext i9 %j_0_16 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_68"/></StgValue>
</operation>

<operation id="2477" st_id="324" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin16:3  %add_ln46_76 = add i17 %mul_ln46_76, %zext_ln46_68

]]></Node>
<StgValue><ssdm name="add_ln46_76"/></StgValue>
</operation>

<operation id="2478" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin16:4  %zext_ln46_69 = zext i17 %add_ln46_76 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_69"/></StgValue>
</operation>

<operation id="2479" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin16:5  %c_t_addr_16 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_69

]]></Node>
<StgValue><ssdm name="c_t_addr_16"/></StgValue>
</operation>

<operation id="2480" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin16:6  br label %35

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="2481" st_id="324" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
i_cycle16:0  %p_wr_resp398 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_46)

]]></Node>
<StgValue><ssdm name="p_wr_resp398"/></StgValue>
</operation>

<operation id="2482" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle16:3  %tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="2483" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_16 = phi i9 [ 0, %j_cycle_begin16 ], [ %add_ln41_16, %k_cycle16 ]

]]></Node>
<StgValue><ssdm name="k_0_16"/></StgValue>
</operation>

<operation id="2484" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul214 = phi i17 [ 0, %j_cycle_begin16 ], [ %add_ln44_136, %k_cycle16 ]

]]></Node>
<StgValue><ssdm name="phi_mul214"/></StgValue>
</operation>

<operation id="2485" st_id="325" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_16 = icmp eq i9 %k_0_16, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_16"/></StgValue>
</operation>

<operation id="2486" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="2487" st_id="325" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_16 = add i9 %k_0_16, 1

]]></Node>
<StgValue><ssdm name="add_ln41_16"/></StgValue>
</operation>

<operation id="2488" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_16, label %j_cycle_end16, label %k_cycle16

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="2489" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="17" op_0_bw="9">
<![CDATA[
k_cycle16:3  %zext_ln43_48 = zext i9 %k_0_16 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_48"/></StgValue>
</operation>

<operation id="2490" st_id="325" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle16:4  %add_ln43_32 = add i17 %mul_ln46_76, %zext_ln43_48

]]></Node>
<StgValue><ssdm name="add_ln43_32"/></StgValue>
</operation>

<operation id="2491" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="31" op_0_bw="17">
<![CDATA[
k_cycle16:5  %zext_ln43_49 = zext i17 %add_ln43_32 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_49"/></StgValue>
</operation>

<operation id="2492" st_id="325" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle16:6  %add_ln43_33 = add i31 %zext_ln43_49, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_33"/></StgValue>
</operation>

<operation id="2493" st_id="325" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle16:10  %add_ln44_32 = add i17 %phi_mul214, %zext_ln46_68

]]></Node>
<StgValue><ssdm name="add_ln44_32"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="2494" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="64" op_0_bw="31">
<![CDATA[
k_cycle16:7  %zext_ln43_50 = zext i31 %add_ln43_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_50"/></StgValue>
</operation>

<operation id="2495" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle16:8  %gmem_addr_50 = getelementptr i32* %gmem, i64 %zext_ln43_50

]]></Node>
<StgValue><ssdm name="gmem_addr_50"/></StgValue>
</operation>

<operation id="2496" st_id="326" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle16:9  %add_ln44_136 = add i17 %phi_mul214, 300

]]></Node>
<StgValue><ssdm name="add_ln44_136"/></StgValue>
</operation>

<operation id="2497" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="31" op_0_bw="17">
<![CDATA[
k_cycle16:11  %zext_ln44_32 = zext i17 %add_ln44_32 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_32"/></StgValue>
</operation>

<operation id="2498" st_id="326" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle16:12  %add_ln44_33 = add i31 %zext_ln44_32, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_33"/></StgValue>
</operation>

<operation id="2499" st_id="326" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
k_cycle16:15  %gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="2500" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="64" op_0_bw="31">
<![CDATA[
k_cycle16:13  %zext_ln44_33 = zext i31 %add_ln44_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_33"/></StgValue>
</operation>

<operation id="2501" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle16:14  %gmem_addr_51 = getelementptr i32* %gmem, i64 %zext_ln44_33

]]></Node>
<StgValue><ssdm name="gmem_addr_51"/></StgValue>
</operation>

<operation id="2502" st_id="327" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
k_cycle16:15  %gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="2503" st_id="327" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
k_cycle16:17  %gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="2504" st_id="328" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
k_cycle16:15  %gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="2505" st_id="328" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
k_cycle16:17  %gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="2506" st_id="329" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
k_cycle16:15  %gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="2507" st_id="329" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
k_cycle16:17  %gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="2508" st_id="330" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
k_cycle16:15  %gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="2509" st_id="330" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
k_cycle16:17  %gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="2510" st_id="331" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
k_cycle16:15  %gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="2511" st_id="331" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
k_cycle16:17  %gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="2512" st_id="332" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
k_cycle16:15  %gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="2513" st_id="332" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
k_cycle16:17  %gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="2514" st_id="333" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle16:16  %gmem_addr_50_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_50)

]]></Node>
<StgValue><ssdm name="gmem_addr_50_read"/></StgValue>
</operation>

<operation id="2515" st_id="333" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
k_cycle16:17  %gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="2516" st_id="334" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle16:18  %gmem_addr_51_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_51)

]]></Node>
<StgValue><ssdm name="gmem_addr_51_read"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="2517" st_id="335" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle16:19  %mul_ln46_16 = mul nsw i32 %gmem_addr_51_read, %gmem_addr_50_read

]]></Node>
<StgValue><ssdm name="mul_ln46_16"/></StgValue>
</operation>

<operation id="2518" st_id="335" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="17">
<![CDATA[
k_cycle16:20  %c_t_load_76 = load i32* %c_t_addr_16, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_76"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="2519" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle16:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="2520" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle16:1  %tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="2521" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle16:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="2522" st_id="336" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="17">
<![CDATA[
k_cycle16:20  %c_t_load_76 = load i32* %c_t_addr_16, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_76"/></StgValue>
</operation>

<operation id="2523" st_id="336" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle16:21  %add_ln46_16 = add nsw i32 %mul_ln46_16, %c_t_load_76

]]></Node>
<StgValue><ssdm name="add_ln46_16"/></StgValue>
</operation>

<operation id="2524" st_id="336" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle16:22  store i32 %add_ln46_16, i32* %c_t_addr_16, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="2525" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle16:23  %empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_52) nounwind

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="2526" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="0">
<![CDATA[
k_cycle16:24  br label %35

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="2527" st_id="337" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end16:0  %c_t_load_16 = load i32* %c_t_addr_16, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_16"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="2528" st_id="338" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end16:0  %c_t_load_16 = load i32* %c_t_addr_16, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_16"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="2529" st_id="339" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle_end16:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_46, i32 %c_t_load_16, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="2530" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end16:2  %empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_48) nounwind

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="2531" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end16:3  br label %34

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="2532" st_id="340" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
i_cycle16:0  %p_wr_resp398 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_46)

]]></Node>
<StgValue><ssdm name="p_wr_resp398"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="2533" st_id="341" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
i_cycle16:0  %p_wr_resp398 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_46)

]]></Node>
<StgValue><ssdm name="p_wr_resp398"/></StgValue>
</operation>

<operation id="2534" st_id="341" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle16:2  %add_ln36_13 = add i9 %i_0_0, 17

]]></Node>
<StgValue><ssdm name="add_ln36_13"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="2535" st_id="342" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
i_cycle16:0  %p_wr_resp398 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_46)

]]></Node>
<StgValue><ssdm name="p_wr_resp398"/></StgValue>
</operation>

<operation id="2536" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="17" op_0_bw="9">
<![CDATA[
i_cycle16:4  %zext_ln46_66 = zext i9 %add_ln36_13 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_66"/></StgValue>
</operation>

<operation id="2537" st_id="342" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle16:5  %mul_ln46_77 = mul i17 %zext_ln46_66, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_77"/></StgValue>
</operation>

<operation id="2538" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="31" op_0_bw="17">
<![CDATA[
i_cycle16:6  %zext_ln46_67 = zext i17 %mul_ln46_77 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_67"/></StgValue>
</operation>

<operation id="2539" st_id="342" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle16:7  %add_ln49_17 = add i31 %zext_ln46_67, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_17"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="2540" st_id="343" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
i_cycle16:0  %p_wr_resp398 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_46)

]]></Node>
<StgValue><ssdm name="p_wr_resp398"/></StgValue>
</operation>

<operation id="2541" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle16:1  %empty_85 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_44) nounwind

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="2542" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="64" op_0_bw="31">
<![CDATA[
i_cycle16:8  %zext_ln49_17 = zext i31 %add_ln49_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_17"/></StgValue>
</operation>

<operation id="2543" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle16:9  %gmem_addr_49 = getelementptr i32* %gmem, i64 %zext_ln49_17

]]></Node>
<StgValue><ssdm name="gmem_addr_49"/></StgValue>
</operation>

<operation id="2544" st_id="343" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
i_cycle16:10  %p_wr_req399 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_49, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req399"/></StgValue>
</operation>

<operation id="2545" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="0">
<![CDATA[
i_cycle16:11  br label %36

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="2546" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_17 = phi i9 [ 0, %i_cycle16 ], [ %add_ln39_17, %j_cycle_end17 ]

]]></Node>
<StgValue><ssdm name="j_0_17"/></StgValue>
</operation>

<operation id="2547" st_id="344" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_17 = icmp eq i9 %j_0_17, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_17"/></StgValue>
</operation>

<operation id="2548" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="2549" st_id="344" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_17 = add i9 %j_0_17, 1

]]></Node>
<StgValue><ssdm name="add_ln39_17"/></StgValue>
</operation>

<operation id="2550" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_17, label %i_cycle17, label %j_cycle_begin17

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="2551" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin17:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="2552" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin17:1  %tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="2553" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin17:2  %zext_ln46_72 = zext i9 %j_0_17 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_72"/></StgValue>
</operation>

<operation id="2554" st_id="344" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin17:3  %add_ln46_77 = add i17 %mul_ln46_77, %zext_ln46_72

]]></Node>
<StgValue><ssdm name="add_ln46_77"/></StgValue>
</operation>

<operation id="2555" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin17:4  %zext_ln46_73 = zext i17 %add_ln46_77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_73"/></StgValue>
</operation>

<operation id="2556" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin17:5  %c_t_addr_17 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_73

]]></Node>
<StgValue><ssdm name="c_t_addr_17"/></StgValue>
</operation>

<operation id="2557" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin17:6  br label %37

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="2558" st_id="344" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
i_cycle17:0  %p_wr_resp400 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_49)

]]></Node>
<StgValue><ssdm name="p_wr_resp400"/></StgValue>
</operation>

<operation id="2559" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle17:3  %tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="2560" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_17 = phi i9 [ 0, %j_cycle_begin17 ], [ %add_ln41_17, %k_cycle17 ]

]]></Node>
<StgValue><ssdm name="k_0_17"/></StgValue>
</operation>

<operation id="2561" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul216 = phi i17 [ 0, %j_cycle_begin17 ], [ %add_ln44_137, %k_cycle17 ]

]]></Node>
<StgValue><ssdm name="phi_mul216"/></StgValue>
</operation>

<operation id="2562" st_id="345" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_17 = icmp eq i9 %k_0_17, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_17"/></StgValue>
</operation>

<operation id="2563" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="2564" st_id="345" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_17 = add i9 %k_0_17, 1

]]></Node>
<StgValue><ssdm name="add_ln41_17"/></StgValue>
</operation>

<operation id="2565" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_17, label %j_cycle_end17, label %k_cycle17

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="2566" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="17" op_0_bw="9">
<![CDATA[
k_cycle17:3  %zext_ln43_51 = zext i9 %k_0_17 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_51"/></StgValue>
</operation>

<operation id="2567" st_id="345" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle17:4  %add_ln43_34 = add i17 %mul_ln46_77, %zext_ln43_51

]]></Node>
<StgValue><ssdm name="add_ln43_34"/></StgValue>
</operation>

<operation id="2568" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="31" op_0_bw="17">
<![CDATA[
k_cycle17:5  %zext_ln43_52 = zext i17 %add_ln43_34 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_52"/></StgValue>
</operation>

<operation id="2569" st_id="345" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle17:6  %add_ln43_35 = add i31 %zext_ln43_52, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_35"/></StgValue>
</operation>

<operation id="2570" st_id="345" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle17:10  %add_ln44_34 = add i17 %phi_mul216, %zext_ln46_72

]]></Node>
<StgValue><ssdm name="add_ln44_34"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="2571" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="31">
<![CDATA[
k_cycle17:7  %zext_ln43_53 = zext i31 %add_ln43_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_53"/></StgValue>
</operation>

<operation id="2572" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle17:8  %gmem_addr_53 = getelementptr i32* %gmem, i64 %zext_ln43_53

]]></Node>
<StgValue><ssdm name="gmem_addr_53"/></StgValue>
</operation>

<operation id="2573" st_id="346" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle17:9  %add_ln44_137 = add i17 %phi_mul216, 300

]]></Node>
<StgValue><ssdm name="add_ln44_137"/></StgValue>
</operation>

<operation id="2574" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="31" op_0_bw="17">
<![CDATA[
k_cycle17:11  %zext_ln44_34 = zext i17 %add_ln44_34 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_34"/></StgValue>
</operation>

<operation id="2575" st_id="346" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle17:12  %add_ln44_35 = add i31 %zext_ln44_34, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_35"/></StgValue>
</operation>

<operation id="2576" st_id="346" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
k_cycle17:15  %gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="2577" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="64" op_0_bw="31">
<![CDATA[
k_cycle17:13  %zext_ln44_35 = zext i31 %add_ln44_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_35"/></StgValue>
</operation>

<operation id="2578" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle17:14  %gmem_addr_54 = getelementptr i32* %gmem, i64 %zext_ln44_35

]]></Node>
<StgValue><ssdm name="gmem_addr_54"/></StgValue>
</operation>

<operation id="2579" st_id="347" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
k_cycle17:15  %gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="2580" st_id="347" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
k_cycle17:17  %gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="2581" st_id="348" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
k_cycle17:15  %gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="2582" st_id="348" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
k_cycle17:17  %gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="2583" st_id="349" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
k_cycle17:15  %gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="2584" st_id="349" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
k_cycle17:17  %gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="2585" st_id="350" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
k_cycle17:15  %gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="2586" st_id="350" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
k_cycle17:17  %gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="2587" st_id="351" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
k_cycle17:15  %gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="2588" st_id="351" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
k_cycle17:17  %gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="2589" st_id="352" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
k_cycle17:15  %gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="2590" st_id="352" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
k_cycle17:17  %gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="2591" st_id="353" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle17:16  %gmem_addr_53_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_53)

]]></Node>
<StgValue><ssdm name="gmem_addr_53_read"/></StgValue>
</operation>

<operation id="2592" st_id="353" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
k_cycle17:17  %gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="2593" st_id="354" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle17:18  %gmem_addr_54_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_54)

]]></Node>
<StgValue><ssdm name="gmem_addr_54_read"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="2594" st_id="355" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle17:19  %mul_ln46_17 = mul nsw i32 %gmem_addr_54_read, %gmem_addr_53_read

]]></Node>
<StgValue><ssdm name="mul_ln46_17"/></StgValue>
</operation>

<operation id="2595" st_id="355" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="17">
<![CDATA[
k_cycle17:20  %c_t_load_77 = load i32* %c_t_addr_17, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_77"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="2596" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle17:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="2597" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle17:1  %tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="2598" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle17:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="2599" st_id="356" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="17">
<![CDATA[
k_cycle17:20  %c_t_load_77 = load i32* %c_t_addr_17, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_77"/></StgValue>
</operation>

<operation id="2600" st_id="356" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle17:21  %add_ln46_17 = add nsw i32 %mul_ln46_17, %c_t_load_77

]]></Node>
<StgValue><ssdm name="add_ln46_17"/></StgValue>
</operation>

<operation id="2601" st_id="356" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle17:22  store i32 %add_ln46_17, i32* %c_t_addr_17, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="2602" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle17:23  %empty_94 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_55) nounwind

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="2603" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="0">
<![CDATA[
k_cycle17:24  br label %37

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="2604" st_id="357" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end17:0  %c_t_load_17 = load i32* %c_t_addr_17, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_17"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="2605" st_id="358" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end17:0  %c_t_load_17 = load i32* %c_t_addr_17, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_17"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="2606" st_id="359" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle_end17:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_49, i32 %c_t_load_17, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="2607" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end17:2  %empty_92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_51) nounwind

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="2608" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end17:3  br label %36

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="2609" st_id="360" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
i_cycle17:0  %p_wr_resp400 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_49)

]]></Node>
<StgValue><ssdm name="p_wr_resp400"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="2610" st_id="361" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
i_cycle17:0  %p_wr_resp400 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_49)

]]></Node>
<StgValue><ssdm name="p_wr_resp400"/></StgValue>
</operation>

<operation id="2611" st_id="361" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle17:2  %add_ln36_14 = add i9 %i_0_0, 18

]]></Node>
<StgValue><ssdm name="add_ln36_14"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="2612" st_id="362" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
i_cycle17:0  %p_wr_resp400 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_49)

]]></Node>
<StgValue><ssdm name="p_wr_resp400"/></StgValue>
</operation>

<operation id="2613" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="17" op_0_bw="9">
<![CDATA[
i_cycle17:4  %zext_ln46_70 = zext i9 %add_ln36_14 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_70"/></StgValue>
</operation>

<operation id="2614" st_id="362" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle17:5  %mul_ln46_78 = mul i17 %zext_ln46_70, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_78"/></StgValue>
</operation>

<operation id="2615" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="31" op_0_bw="17">
<![CDATA[
i_cycle17:6  %zext_ln46_71 = zext i17 %mul_ln46_78 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_71"/></StgValue>
</operation>

<operation id="2616" st_id="362" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle17:7  %add_ln49_18 = add i31 %zext_ln46_71, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_18"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="2617" st_id="363" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
i_cycle17:0  %p_wr_resp400 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_49)

]]></Node>
<StgValue><ssdm name="p_wr_resp400"/></StgValue>
</operation>

<operation id="2618" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle17:1  %empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_47) nounwind

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="2619" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="64" op_0_bw="31">
<![CDATA[
i_cycle17:8  %zext_ln49_18 = zext i31 %add_ln49_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_18"/></StgValue>
</operation>

<operation id="2620" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle17:9  %gmem_addr_52 = getelementptr i32* %gmem, i64 %zext_ln49_18

]]></Node>
<StgValue><ssdm name="gmem_addr_52"/></StgValue>
</operation>

<operation id="2621" st_id="363" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
i_cycle17:10  %p_wr_req401 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_52, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req401"/></StgValue>
</operation>

<operation id="2622" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="0">
<![CDATA[
i_cycle17:11  br label %38

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="2623" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_18 = phi i9 [ 0, %i_cycle17 ], [ %add_ln39_18, %j_cycle_end18 ]

]]></Node>
<StgValue><ssdm name="j_0_18"/></StgValue>
</operation>

<operation id="2624" st_id="364" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_18 = icmp eq i9 %j_0_18, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_18"/></StgValue>
</operation>

<operation id="2625" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="2626" st_id="364" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_18 = add i9 %j_0_18, 1

]]></Node>
<StgValue><ssdm name="add_ln39_18"/></StgValue>
</operation>

<operation id="2627" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_18, label %i_cycle18, label %j_cycle_begin18

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="2628" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin18:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="2629" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin18:1  %tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="2630" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin18:2  %zext_ln46_76 = zext i9 %j_0_18 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_76"/></StgValue>
</operation>

<operation id="2631" st_id="364" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin18:3  %add_ln46_78 = add i17 %mul_ln46_78, %zext_ln46_76

]]></Node>
<StgValue><ssdm name="add_ln46_78"/></StgValue>
</operation>

<operation id="2632" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin18:4  %zext_ln46_77 = zext i17 %add_ln46_78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_77"/></StgValue>
</operation>

<operation id="2633" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin18:5  %c_t_addr_18 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_77

]]></Node>
<StgValue><ssdm name="c_t_addr_18"/></StgValue>
</operation>

<operation id="2634" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin18:6  br label %39

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="2635" st_id="364" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
i_cycle18:0  %p_wr_resp402 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_52)

]]></Node>
<StgValue><ssdm name="p_wr_resp402"/></StgValue>
</operation>

<operation id="2636" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle18:3  %tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="2637" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_18 = phi i9 [ 0, %j_cycle_begin18 ], [ %add_ln41_18, %k_cycle18 ]

]]></Node>
<StgValue><ssdm name="k_0_18"/></StgValue>
</operation>

<operation id="2638" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul218 = phi i17 [ 0, %j_cycle_begin18 ], [ %add_ln44_138, %k_cycle18 ]

]]></Node>
<StgValue><ssdm name="phi_mul218"/></StgValue>
</operation>

<operation id="2639" st_id="365" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_18 = icmp eq i9 %k_0_18, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_18"/></StgValue>
</operation>

<operation id="2640" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="2641" st_id="365" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_18 = add i9 %k_0_18, 1

]]></Node>
<StgValue><ssdm name="add_ln41_18"/></StgValue>
</operation>

<operation id="2642" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_18, label %j_cycle_end18, label %k_cycle18

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="2643" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="17" op_0_bw="9">
<![CDATA[
k_cycle18:3  %zext_ln43_54 = zext i9 %k_0_18 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_54"/></StgValue>
</operation>

<operation id="2644" st_id="365" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle18:4  %add_ln43_36 = add i17 %mul_ln46_78, %zext_ln43_54

]]></Node>
<StgValue><ssdm name="add_ln43_36"/></StgValue>
</operation>

<operation id="2645" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="31" op_0_bw="17">
<![CDATA[
k_cycle18:5  %zext_ln43_55 = zext i17 %add_ln43_36 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_55"/></StgValue>
</operation>

<operation id="2646" st_id="365" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle18:6  %add_ln43_37 = add i31 %zext_ln43_55, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_37"/></StgValue>
</operation>

<operation id="2647" st_id="365" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle18:10  %add_ln44_36 = add i17 %phi_mul218, %zext_ln46_76

]]></Node>
<StgValue><ssdm name="add_ln44_36"/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="2648" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="64" op_0_bw="31">
<![CDATA[
k_cycle18:7  %zext_ln43_56 = zext i31 %add_ln43_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_56"/></StgValue>
</operation>

<operation id="2649" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle18:8  %gmem_addr_56 = getelementptr i32* %gmem, i64 %zext_ln43_56

]]></Node>
<StgValue><ssdm name="gmem_addr_56"/></StgValue>
</operation>

<operation id="2650" st_id="366" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle18:9  %add_ln44_138 = add i17 %phi_mul218, 300

]]></Node>
<StgValue><ssdm name="add_ln44_138"/></StgValue>
</operation>

<operation id="2651" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="31" op_0_bw="17">
<![CDATA[
k_cycle18:11  %zext_ln44_36 = zext i17 %add_ln44_36 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_36"/></StgValue>
</operation>

<operation id="2652" st_id="366" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle18:12  %add_ln44_37 = add i31 %zext_ln44_36, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_37"/></StgValue>
</operation>

<operation id="2653" st_id="366" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
k_cycle18:15  %gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="2654" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="31">
<![CDATA[
k_cycle18:13  %zext_ln44_37 = zext i31 %add_ln44_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_37"/></StgValue>
</operation>

<operation id="2655" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle18:14  %gmem_addr_57 = getelementptr i32* %gmem, i64 %zext_ln44_37

]]></Node>
<StgValue><ssdm name="gmem_addr_57"/></StgValue>
</operation>

<operation id="2656" st_id="367" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
k_cycle18:15  %gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="2657" st_id="367" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
k_cycle18:17  %gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="2658" st_id="368" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
k_cycle18:15  %gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="2659" st_id="368" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
k_cycle18:17  %gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="2660" st_id="369" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
k_cycle18:15  %gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="2661" st_id="369" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
k_cycle18:17  %gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="2662" st_id="370" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
k_cycle18:15  %gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="2663" st_id="370" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
k_cycle18:17  %gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="2664" st_id="371" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
k_cycle18:15  %gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="2665" st_id="371" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
k_cycle18:17  %gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="2666" st_id="372" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
k_cycle18:15  %gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="2667" st_id="372" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
k_cycle18:17  %gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="2668" st_id="373" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle18:16  %gmem_addr_56_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_56)

]]></Node>
<StgValue><ssdm name="gmem_addr_56_read"/></StgValue>
</operation>

<operation id="2669" st_id="373" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
k_cycle18:17  %gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="2670" st_id="374" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle18:18  %gmem_addr_57_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_57)

]]></Node>
<StgValue><ssdm name="gmem_addr_57_read"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="2671" st_id="375" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle18:19  %mul_ln46_18 = mul nsw i32 %gmem_addr_57_read, %gmem_addr_56_read

]]></Node>
<StgValue><ssdm name="mul_ln46_18"/></StgValue>
</operation>

<operation id="2672" st_id="375" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="17">
<![CDATA[
k_cycle18:20  %c_t_load_78 = load i32* %c_t_addr_18, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_78"/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="2673" st_id="376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle18:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="2674" st_id="376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle18:1  %tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="2675" st_id="376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle18:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="2676" st_id="376" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="17">
<![CDATA[
k_cycle18:20  %c_t_load_78 = load i32* %c_t_addr_18, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_78"/></StgValue>
</operation>

<operation id="2677" st_id="376" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle18:21  %add_ln46_18 = add nsw i32 %mul_ln46_18, %c_t_load_78

]]></Node>
<StgValue><ssdm name="add_ln46_18"/></StgValue>
</operation>

<operation id="2678" st_id="376" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle18:22  store i32 %add_ln46_18, i32* %c_t_addr_18, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="2679" st_id="376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle18:23  %empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_58) nounwind

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="2680" st_id="376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="0">
<![CDATA[
k_cycle18:24  br label %39

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="2681" st_id="377" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end18:0  %c_t_load_18 = load i32* %c_t_addr_18, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_18"/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="2682" st_id="378" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end18:0  %c_t_load_18 = load i32* %c_t_addr_18, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_18"/></StgValue>
</operation>
</state>

<state id="379" st_id="379">

<operation id="2683" st_id="379" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle_end18:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_52, i32 %c_t_load_18, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="2684" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end18:2  %empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_54) nounwind

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="2685" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end18:3  br label %38

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="380" st_id="380">

<operation id="2686" st_id="380" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
i_cycle18:0  %p_wr_resp402 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_52)

]]></Node>
<StgValue><ssdm name="p_wr_resp402"/></StgValue>
</operation>
</state>

<state id="381" st_id="381">

<operation id="2687" st_id="381" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
i_cycle18:0  %p_wr_resp402 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_52)

]]></Node>
<StgValue><ssdm name="p_wr_resp402"/></StgValue>
</operation>

<operation id="2688" st_id="381" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle18:2  %add_ln36_15 = add i9 %i_0_0, 19

]]></Node>
<StgValue><ssdm name="add_ln36_15"/></StgValue>
</operation>
</state>

<state id="382" st_id="382">

<operation id="2689" st_id="382" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
i_cycle18:0  %p_wr_resp402 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_52)

]]></Node>
<StgValue><ssdm name="p_wr_resp402"/></StgValue>
</operation>

<operation id="2690" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="17" op_0_bw="9">
<![CDATA[
i_cycle18:4  %zext_ln46_74 = zext i9 %add_ln36_15 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_74"/></StgValue>
</operation>

<operation id="2691" st_id="382" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle18:5  %mul_ln46_79 = mul i17 %zext_ln46_74, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_79"/></StgValue>
</operation>

<operation id="2692" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="31" op_0_bw="17">
<![CDATA[
i_cycle18:6  %zext_ln46_75 = zext i17 %mul_ln46_79 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_75"/></StgValue>
</operation>

<operation id="2693" st_id="382" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle18:7  %add_ln49_19 = add i31 %zext_ln46_75, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_19"/></StgValue>
</operation>
</state>

<state id="383" st_id="383">

<operation id="2694" st_id="383" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
i_cycle18:0  %p_wr_resp402 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_52)

]]></Node>
<StgValue><ssdm name="p_wr_resp402"/></StgValue>
</operation>

<operation id="2695" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle18:1  %empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_50) nounwind

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="2696" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="64" op_0_bw="31">
<![CDATA[
i_cycle18:8  %zext_ln49_19 = zext i31 %add_ln49_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_19"/></StgValue>
</operation>

<operation id="2697" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle18:9  %gmem_addr_55 = getelementptr i32* %gmem, i64 %zext_ln49_19

]]></Node>
<StgValue><ssdm name="gmem_addr_55"/></StgValue>
</operation>

<operation id="2698" st_id="383" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
i_cycle18:10  %p_wr_req403 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_55, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req403"/></StgValue>
</operation>

<operation id="2699" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="0" op_0_bw="0">
<![CDATA[
i_cycle18:11  br label %40

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="384" st_id="384">

<operation id="2700" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_19 = phi i9 [ 0, %i_cycle18 ], [ %add_ln39_19, %j_cycle_end19 ]

]]></Node>
<StgValue><ssdm name="j_0_19"/></StgValue>
</operation>

<operation id="2701" st_id="384" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_19 = icmp eq i9 %j_0_19, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_19"/></StgValue>
</operation>

<operation id="2702" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_101 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="2703" st_id="384" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_19 = add i9 %j_0_19, 1

]]></Node>
<StgValue><ssdm name="add_ln39_19"/></StgValue>
</operation>

<operation id="2704" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_19, label %i_cycle19, label %j_cycle_begin19

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="2705" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin19:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="2706" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin19:1  %tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="2707" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin19:2  %zext_ln46_80 = zext i9 %j_0_19 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_80"/></StgValue>
</operation>

<operation id="2708" st_id="384" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin19:3  %add_ln46_79 = add i17 %mul_ln46_79, %zext_ln46_80

]]></Node>
<StgValue><ssdm name="add_ln46_79"/></StgValue>
</operation>

<operation id="2709" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin19:4  %zext_ln46_81 = zext i17 %add_ln46_79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_81"/></StgValue>
</operation>

<operation id="2710" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin19:5  %c_t_addr_19 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_81

]]></Node>
<StgValue><ssdm name="c_t_addr_19"/></StgValue>
</operation>

<operation id="2711" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin19:6  br label %41

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="2712" st_id="384" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
i_cycle19:0  %p_wr_resp404 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_55)

]]></Node>
<StgValue><ssdm name="p_wr_resp404"/></StgValue>
</operation>

<operation id="2713" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle19:3  %tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>
</state>

<state id="385" st_id="385">

<operation id="2714" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_19 = phi i9 [ 0, %j_cycle_begin19 ], [ %add_ln41_19, %k_cycle19 ]

]]></Node>
<StgValue><ssdm name="k_0_19"/></StgValue>
</operation>

<operation id="2715" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul220 = phi i17 [ 0, %j_cycle_begin19 ], [ %add_ln44_139, %k_cycle19 ]

]]></Node>
<StgValue><ssdm name="phi_mul220"/></StgValue>
</operation>

<operation id="2716" st_id="385" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_19 = icmp eq i9 %k_0_19, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_19"/></StgValue>
</operation>

<operation id="2717" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_103 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="2718" st_id="385" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_19 = add i9 %k_0_19, 1

]]></Node>
<StgValue><ssdm name="add_ln41_19"/></StgValue>
</operation>

<operation id="2719" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_19, label %j_cycle_end19, label %k_cycle19

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="2720" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="17" op_0_bw="9">
<![CDATA[
k_cycle19:3  %zext_ln43_57 = zext i9 %k_0_19 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_57"/></StgValue>
</operation>

<operation id="2721" st_id="385" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle19:4  %add_ln43_38 = add i17 %mul_ln46_79, %zext_ln43_57

]]></Node>
<StgValue><ssdm name="add_ln43_38"/></StgValue>
</operation>

<operation id="2722" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="31" op_0_bw="17">
<![CDATA[
k_cycle19:5  %zext_ln43_58 = zext i17 %add_ln43_38 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_58"/></StgValue>
</operation>

<operation id="2723" st_id="385" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle19:6  %add_ln43_39 = add i31 %zext_ln43_58, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_39"/></StgValue>
</operation>

<operation id="2724" st_id="385" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle19:10  %add_ln44_38 = add i17 %phi_mul220, %zext_ln46_80

]]></Node>
<StgValue><ssdm name="add_ln44_38"/></StgValue>
</operation>
</state>

<state id="386" st_id="386">

<operation id="2725" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="64" op_0_bw="31">
<![CDATA[
k_cycle19:7  %zext_ln43_59 = zext i31 %add_ln43_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_59"/></StgValue>
</operation>

<operation id="2726" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle19:8  %gmem_addr_59 = getelementptr i32* %gmem, i64 %zext_ln43_59

]]></Node>
<StgValue><ssdm name="gmem_addr_59"/></StgValue>
</operation>

<operation id="2727" st_id="386" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle19:9  %add_ln44_139 = add i17 %phi_mul220, 300

]]></Node>
<StgValue><ssdm name="add_ln44_139"/></StgValue>
</operation>

<operation id="2728" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="31" op_0_bw="17">
<![CDATA[
k_cycle19:11  %zext_ln44_38 = zext i17 %add_ln44_38 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_38"/></StgValue>
</operation>

<operation id="2729" st_id="386" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle19:12  %add_ln44_39 = add i31 %zext_ln44_38, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_39"/></StgValue>
</operation>

<operation id="2730" st_id="386" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
k_cycle19:15  %gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>
</state>

<state id="387" st_id="387">

<operation id="2731" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="64" op_0_bw="31">
<![CDATA[
k_cycle19:13  %zext_ln44_39 = zext i31 %add_ln44_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_39"/></StgValue>
</operation>

<operation id="2732" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle19:14  %gmem_addr_60 = getelementptr i32* %gmem, i64 %zext_ln44_39

]]></Node>
<StgValue><ssdm name="gmem_addr_60"/></StgValue>
</operation>

<operation id="2733" st_id="387" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
k_cycle19:15  %gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="2734" st_id="387" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
k_cycle19:17  %gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>
</state>

<state id="388" st_id="388">

<operation id="2735" st_id="388" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
k_cycle19:15  %gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="2736" st_id="388" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
k_cycle19:17  %gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>
</state>

<state id="389" st_id="389">

<operation id="2737" st_id="389" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
k_cycle19:15  %gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="2738" st_id="389" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
k_cycle19:17  %gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>
</state>

<state id="390" st_id="390">

<operation id="2739" st_id="390" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
k_cycle19:15  %gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="2740" st_id="390" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
k_cycle19:17  %gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>
</state>

<state id="391" st_id="391">

<operation id="2741" st_id="391" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
k_cycle19:15  %gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="2742" st_id="391" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
k_cycle19:17  %gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>
</state>

<state id="392" st_id="392">

<operation id="2743" st_id="392" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
k_cycle19:15  %gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="2744" st_id="392" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
k_cycle19:17  %gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>
</state>

<state id="393" st_id="393">

<operation id="2745" st_id="393" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle19:16  %gmem_addr_59_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_59)

]]></Node>
<StgValue><ssdm name="gmem_addr_59_read"/></StgValue>
</operation>

<operation id="2746" st_id="393" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
k_cycle19:17  %gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>
</state>

<state id="394" st_id="394">

<operation id="2747" st_id="394" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle19:18  %gmem_addr_60_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_60)

]]></Node>
<StgValue><ssdm name="gmem_addr_60_read"/></StgValue>
</operation>
</state>

<state id="395" st_id="395">

<operation id="2748" st_id="395" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle19:19  %mul_ln46_19 = mul nsw i32 %gmem_addr_60_read, %gmem_addr_59_read

]]></Node>
<StgValue><ssdm name="mul_ln46_19"/></StgValue>
</operation>

<operation id="2749" st_id="395" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="17">
<![CDATA[
k_cycle19:20  %c_t_load_79 = load i32* %c_t_addr_19, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_79"/></StgValue>
</operation>
</state>

<state id="396" st_id="396">

<operation id="2750" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle19:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="2751" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle19:1  %tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="2752" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle19:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="2753" st_id="396" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="17">
<![CDATA[
k_cycle19:20  %c_t_load_79 = load i32* %c_t_addr_19, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_79"/></StgValue>
</operation>

<operation id="2754" st_id="396" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle19:21  %add_ln46_19 = add nsw i32 %mul_ln46_19, %c_t_load_79

]]></Node>
<StgValue><ssdm name="add_ln46_19"/></StgValue>
</operation>

<operation id="2755" st_id="396" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle19:22  store i32 %add_ln46_19, i32* %c_t_addr_19, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="2756" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle19:23  %empty_104 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_61) nounwind

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="2757" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="0">
<![CDATA[
k_cycle19:24  br label %41

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="397" st_id="397">

<operation id="2758" st_id="397" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end19:0  %c_t_load_19 = load i32* %c_t_addr_19, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_19"/></StgValue>
</operation>
</state>

<state id="398" st_id="398">

<operation id="2759" st_id="398" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end19:0  %c_t_load_19 = load i32* %c_t_addr_19, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_19"/></StgValue>
</operation>
</state>

<state id="399" st_id="399">

<operation id="2760" st_id="399" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle_end19:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_55, i32 %c_t_load_19, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="2761" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end19:2  %empty_102 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_57) nounwind

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="2762" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end19:3  br label %40

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="400" st_id="400">

<operation id="2763" st_id="400" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
i_cycle19:0  %p_wr_resp404 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_55)

]]></Node>
<StgValue><ssdm name="p_wr_resp404"/></StgValue>
</operation>
</state>

<state id="401" st_id="401">

<operation id="2764" st_id="401" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
i_cycle19:0  %p_wr_resp404 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_55)

]]></Node>
<StgValue><ssdm name="p_wr_resp404"/></StgValue>
</operation>

<operation id="2765" st_id="401" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle19:2  %add_ln36_16 = add i9 %i_0_0, 20

]]></Node>
<StgValue><ssdm name="add_ln36_16"/></StgValue>
</operation>
</state>

<state id="402" st_id="402">

<operation id="2766" st_id="402" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
i_cycle19:0  %p_wr_resp404 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_55)

]]></Node>
<StgValue><ssdm name="p_wr_resp404"/></StgValue>
</operation>

<operation id="2767" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="17" op_0_bw="9">
<![CDATA[
i_cycle19:4  %zext_ln46_78 = zext i9 %add_ln36_16 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_78"/></StgValue>
</operation>

<operation id="2768" st_id="402" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle19:5  %mul_ln46_80 = mul i17 %zext_ln46_78, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_80"/></StgValue>
</operation>

<operation id="2769" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="31" op_0_bw="17">
<![CDATA[
i_cycle19:6  %zext_ln46_79 = zext i17 %mul_ln46_80 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_79"/></StgValue>
</operation>

<operation id="2770" st_id="402" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle19:7  %add_ln49_20 = add i31 %zext_ln46_79, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_20"/></StgValue>
</operation>
</state>

<state id="403" st_id="403">

<operation id="2771" st_id="403" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
i_cycle19:0  %p_wr_resp404 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_55)

]]></Node>
<StgValue><ssdm name="p_wr_resp404"/></StgValue>
</operation>

<operation id="2772" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle19:1  %empty_100 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_53) nounwind

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="2773" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="31">
<![CDATA[
i_cycle19:8  %zext_ln49_20 = zext i31 %add_ln49_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_20"/></StgValue>
</operation>

<operation id="2774" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle19:9  %gmem_addr_58 = getelementptr i32* %gmem, i64 %zext_ln49_20

]]></Node>
<StgValue><ssdm name="gmem_addr_58"/></StgValue>
</operation>

<operation id="2775" st_id="403" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
i_cycle19:10  %p_wr_req405 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_58, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req405"/></StgValue>
</operation>

<operation id="2776" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="0">
<![CDATA[
i_cycle19:11  br label %42

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="404" st_id="404">

<operation id="2777" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_20 = phi i9 [ 0, %i_cycle19 ], [ %add_ln39_20, %j_cycle_end20 ]

]]></Node>
<StgValue><ssdm name="j_0_20"/></StgValue>
</operation>

<operation id="2778" st_id="404" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_20 = icmp eq i9 %j_0_20, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_20"/></StgValue>
</operation>

<operation id="2779" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="2780" st_id="404" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_20 = add i9 %j_0_20, 1

]]></Node>
<StgValue><ssdm name="add_ln39_20"/></StgValue>
</operation>

<operation id="2781" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_20, label %i_cycle20, label %j_cycle_begin20

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="2782" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin20:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="2783" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin20:1  %tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="2784" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin20:2  %zext_ln46_84 = zext i9 %j_0_20 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_84"/></StgValue>
</operation>

<operation id="2785" st_id="404" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin20:3  %add_ln46_80 = add i17 %mul_ln46_80, %zext_ln46_84

]]></Node>
<StgValue><ssdm name="add_ln46_80"/></StgValue>
</operation>

<operation id="2786" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin20:4  %zext_ln46_85 = zext i17 %add_ln46_80 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_85"/></StgValue>
</operation>

<operation id="2787" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin20:5  %c_t_addr_20 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_85

]]></Node>
<StgValue><ssdm name="c_t_addr_20"/></StgValue>
</operation>

<operation id="2788" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin20:6  br label %43

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="2789" st_id="404" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
i_cycle20:0  %p_wr_resp406 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_58)

]]></Node>
<StgValue><ssdm name="p_wr_resp406"/></StgValue>
</operation>

<operation id="2790" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle20:3  %tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>
</state>

<state id="405" st_id="405">

<operation id="2791" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_20 = phi i9 [ 0, %j_cycle_begin20 ], [ %add_ln41_20, %k_cycle20 ]

]]></Node>
<StgValue><ssdm name="k_0_20"/></StgValue>
</operation>

<operation id="2792" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul222 = phi i17 [ 0, %j_cycle_begin20 ], [ %add_ln44_140, %k_cycle20 ]

]]></Node>
<StgValue><ssdm name="phi_mul222"/></StgValue>
</operation>

<operation id="2793" st_id="405" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_20 = icmp eq i9 %k_0_20, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_20"/></StgValue>
</operation>

<operation id="2794" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_108 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="2795" st_id="405" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_20 = add i9 %k_0_20, 1

]]></Node>
<StgValue><ssdm name="add_ln41_20"/></StgValue>
</operation>

<operation id="2796" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_20, label %j_cycle_end20, label %k_cycle20

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="2797" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="17" op_0_bw="9">
<![CDATA[
k_cycle20:3  %zext_ln43_60 = zext i9 %k_0_20 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_60"/></StgValue>
</operation>

<operation id="2798" st_id="405" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle20:4  %add_ln43_40 = add i17 %mul_ln46_80, %zext_ln43_60

]]></Node>
<StgValue><ssdm name="add_ln43_40"/></StgValue>
</operation>

<operation id="2799" st_id="405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="31" op_0_bw="17">
<![CDATA[
k_cycle20:5  %zext_ln43_61 = zext i17 %add_ln43_40 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_61"/></StgValue>
</operation>

<operation id="2800" st_id="405" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle20:6  %add_ln43_41 = add i31 %zext_ln43_61, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_41"/></StgValue>
</operation>

<operation id="2801" st_id="405" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle20:10  %add_ln44_40 = add i17 %phi_mul222, %zext_ln46_84

]]></Node>
<StgValue><ssdm name="add_ln44_40"/></StgValue>
</operation>
</state>

<state id="406" st_id="406">

<operation id="2802" st_id="406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="64" op_0_bw="31">
<![CDATA[
k_cycle20:7  %zext_ln43_62 = zext i31 %add_ln43_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_62"/></StgValue>
</operation>

<operation id="2803" st_id="406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle20:8  %gmem_addr_62 = getelementptr i32* %gmem, i64 %zext_ln43_62

]]></Node>
<StgValue><ssdm name="gmem_addr_62"/></StgValue>
</operation>

<operation id="2804" st_id="406" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle20:9  %add_ln44_140 = add i17 %phi_mul222, 300

]]></Node>
<StgValue><ssdm name="add_ln44_140"/></StgValue>
</operation>

<operation id="2805" st_id="406" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="31" op_0_bw="17">
<![CDATA[
k_cycle20:11  %zext_ln44_40 = zext i17 %add_ln44_40 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_40"/></StgValue>
</operation>

<operation id="2806" st_id="406" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle20:12  %add_ln44_41 = add i31 %zext_ln44_40, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_41"/></StgValue>
</operation>

<operation id="2807" st_id="406" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
k_cycle20:15  %gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>
</state>

<state id="407" st_id="407">

<operation id="2808" st_id="407" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="31">
<![CDATA[
k_cycle20:13  %zext_ln44_41 = zext i31 %add_ln44_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_41"/></StgValue>
</operation>

<operation id="2809" st_id="407" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle20:14  %gmem_addr_63 = getelementptr i32* %gmem, i64 %zext_ln44_41

]]></Node>
<StgValue><ssdm name="gmem_addr_63"/></StgValue>
</operation>

<operation id="2810" st_id="407" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
k_cycle20:15  %gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="2811" st_id="407" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
k_cycle20:17  %gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>
</state>

<state id="408" st_id="408">

<operation id="2812" st_id="408" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
k_cycle20:15  %gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="2813" st_id="408" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
k_cycle20:17  %gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>
</state>

<state id="409" st_id="409">

<operation id="2814" st_id="409" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
k_cycle20:15  %gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="2815" st_id="409" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
k_cycle20:17  %gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>
</state>

<state id="410" st_id="410">

<operation id="2816" st_id="410" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
k_cycle20:15  %gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="2817" st_id="410" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
k_cycle20:17  %gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>
</state>

<state id="411" st_id="411">

<operation id="2818" st_id="411" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
k_cycle20:15  %gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="2819" st_id="411" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
k_cycle20:17  %gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>
</state>

<state id="412" st_id="412">

<operation id="2820" st_id="412" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
k_cycle20:15  %gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="2821" st_id="412" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
k_cycle20:17  %gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>
</state>

<state id="413" st_id="413">

<operation id="2822" st_id="413" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle20:16  %gmem_addr_62_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_62)

]]></Node>
<StgValue><ssdm name="gmem_addr_62_read"/></StgValue>
</operation>

<operation id="2823" st_id="413" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
k_cycle20:17  %gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>
</state>

<state id="414" st_id="414">

<operation id="2824" st_id="414" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle20:18  %gmem_addr_63_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_63)

]]></Node>
<StgValue><ssdm name="gmem_addr_63_read"/></StgValue>
</operation>
</state>

<state id="415" st_id="415">

<operation id="2825" st_id="415" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle20:19  %mul_ln46_20 = mul nsw i32 %gmem_addr_63_read, %gmem_addr_62_read

]]></Node>
<StgValue><ssdm name="mul_ln46_20"/></StgValue>
</operation>

<operation id="2826" st_id="415" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="17">
<![CDATA[
k_cycle20:20  %c_t_load_80 = load i32* %c_t_addr_20, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_80"/></StgValue>
</operation>
</state>

<state id="416" st_id="416">

<operation id="2827" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle20:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="2828" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle20:1  %tmp_64 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="2829" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle20:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="2830" st_id="416" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="17">
<![CDATA[
k_cycle20:20  %c_t_load_80 = load i32* %c_t_addr_20, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_80"/></StgValue>
</operation>

<operation id="2831" st_id="416" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle20:21  %add_ln46_20 = add nsw i32 %mul_ln46_20, %c_t_load_80

]]></Node>
<StgValue><ssdm name="add_ln46_20"/></StgValue>
</operation>

<operation id="2832" st_id="416" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle20:22  store i32 %add_ln46_20, i32* %c_t_addr_20, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="2833" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle20:23  %empty_109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_64) nounwind

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="2834" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="0" op_0_bw="0">
<![CDATA[
k_cycle20:24  br label %43

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="417" st_id="417">

<operation id="2835" st_id="417" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end20:0  %c_t_load_20 = load i32* %c_t_addr_20, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_20"/></StgValue>
</operation>
</state>

<state id="418" st_id="418">

<operation id="2836" st_id="418" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end20:0  %c_t_load_20 = load i32* %c_t_addr_20, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_20"/></StgValue>
</operation>
</state>

<state id="419" st_id="419">

<operation id="2837" st_id="419" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle_end20:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_58, i32 %c_t_load_20, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="2838" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end20:2  %empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_60) nounwind

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="2839" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end20:3  br label %42

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="420" st_id="420">

<operation id="2840" st_id="420" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
i_cycle20:0  %p_wr_resp406 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_58)

]]></Node>
<StgValue><ssdm name="p_wr_resp406"/></StgValue>
</operation>
</state>

<state id="421" st_id="421">

<operation id="2841" st_id="421" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
i_cycle20:0  %p_wr_resp406 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_58)

]]></Node>
<StgValue><ssdm name="p_wr_resp406"/></StgValue>
</operation>

<operation id="2842" st_id="421" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle20:2  %add_ln36_17 = add i9 %i_0_0, 21

]]></Node>
<StgValue><ssdm name="add_ln36_17"/></StgValue>
</operation>
</state>

<state id="422" st_id="422">

<operation id="2843" st_id="422" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
i_cycle20:0  %p_wr_resp406 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_58)

]]></Node>
<StgValue><ssdm name="p_wr_resp406"/></StgValue>
</operation>

<operation id="2844" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="17" op_0_bw="9">
<![CDATA[
i_cycle20:4  %zext_ln46_82 = zext i9 %add_ln36_17 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_82"/></StgValue>
</operation>

<operation id="2845" st_id="422" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle20:5  %mul_ln46_81 = mul i17 %zext_ln46_82, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_81"/></StgValue>
</operation>

<operation id="2846" st_id="422" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="31" op_0_bw="17">
<![CDATA[
i_cycle20:6  %zext_ln46_83 = zext i17 %mul_ln46_81 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_83"/></StgValue>
</operation>

<operation id="2847" st_id="422" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle20:7  %add_ln49_21 = add i31 %zext_ln46_83, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_21"/></StgValue>
</operation>
</state>

<state id="423" st_id="423">

<operation id="2848" st_id="423" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
i_cycle20:0  %p_wr_resp406 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_58)

]]></Node>
<StgValue><ssdm name="p_wr_resp406"/></StgValue>
</operation>

<operation id="2849" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle20:1  %empty_105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_56) nounwind

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="2850" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="64" op_0_bw="31">
<![CDATA[
i_cycle20:8  %zext_ln49_21 = zext i31 %add_ln49_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_21"/></StgValue>
</operation>

<operation id="2851" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle20:9  %gmem_addr_61 = getelementptr i32* %gmem, i64 %zext_ln49_21

]]></Node>
<StgValue><ssdm name="gmem_addr_61"/></StgValue>
</operation>

<operation id="2852" st_id="423" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
i_cycle20:10  %p_wr_req407 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_61, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req407"/></StgValue>
</operation>

<operation id="2853" st_id="423" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="0" op_0_bw="0">
<![CDATA[
i_cycle20:11  br label %44

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="424" st_id="424">

<operation id="2854" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_21 = phi i9 [ 0, %i_cycle20 ], [ %add_ln39_21, %j_cycle_end21 ]

]]></Node>
<StgValue><ssdm name="j_0_21"/></StgValue>
</operation>

<operation id="2855" st_id="424" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_21 = icmp eq i9 %j_0_21, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_21"/></StgValue>
</operation>

<operation id="2856" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_111 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="2857" st_id="424" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_21 = add i9 %j_0_21, 1

]]></Node>
<StgValue><ssdm name="add_ln39_21"/></StgValue>
</operation>

<operation id="2858" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_21, label %i_cycle21, label %j_cycle_begin21

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="2859" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin21:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="2860" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin21:1  %tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="2861" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin21:2  %zext_ln46_88 = zext i9 %j_0_21 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_88"/></StgValue>
</operation>

<operation id="2862" st_id="424" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin21:3  %add_ln46_81 = add i17 %mul_ln46_81, %zext_ln46_88

]]></Node>
<StgValue><ssdm name="add_ln46_81"/></StgValue>
</operation>

<operation id="2863" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin21:4  %zext_ln46_89 = zext i17 %add_ln46_81 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_89"/></StgValue>
</operation>

<operation id="2864" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin21:5  %c_t_addr_21 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_89

]]></Node>
<StgValue><ssdm name="c_t_addr_21"/></StgValue>
</operation>

<operation id="2865" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin21:6  br label %45

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="2866" st_id="424" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
i_cycle21:0  %p_wr_resp408 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_61)

]]></Node>
<StgValue><ssdm name="p_wr_resp408"/></StgValue>
</operation>

<operation id="2867" st_id="424" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle21:3  %tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="425" st_id="425">

<operation id="2868" st_id="425" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_21 = phi i9 [ 0, %j_cycle_begin21 ], [ %add_ln41_21, %k_cycle21 ]

]]></Node>
<StgValue><ssdm name="k_0_21"/></StgValue>
</operation>

<operation id="2869" st_id="425" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul224 = phi i17 [ 0, %j_cycle_begin21 ], [ %add_ln44_141, %k_cycle21 ]

]]></Node>
<StgValue><ssdm name="phi_mul224"/></StgValue>
</operation>

<operation id="2870" st_id="425" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_21 = icmp eq i9 %k_0_21, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_21"/></StgValue>
</operation>

<operation id="2871" st_id="425" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_113 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="2872" st_id="425" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_21 = add i9 %k_0_21, 1

]]></Node>
<StgValue><ssdm name="add_ln41_21"/></StgValue>
</operation>

<operation id="2873" st_id="425" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_21, label %j_cycle_end21, label %k_cycle21

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="2874" st_id="425" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="17" op_0_bw="9">
<![CDATA[
k_cycle21:3  %zext_ln43_63 = zext i9 %k_0_21 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_63"/></StgValue>
</operation>

<operation id="2875" st_id="425" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle21:4  %add_ln43_42 = add i17 %mul_ln46_81, %zext_ln43_63

]]></Node>
<StgValue><ssdm name="add_ln43_42"/></StgValue>
</operation>

<operation id="2876" st_id="425" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="31" op_0_bw="17">
<![CDATA[
k_cycle21:5  %zext_ln43_64 = zext i17 %add_ln43_42 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_64"/></StgValue>
</operation>

<operation id="2877" st_id="425" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle21:6  %add_ln43_43 = add i31 %zext_ln43_64, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_43"/></StgValue>
</operation>

<operation id="2878" st_id="425" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle21:10  %add_ln44_42 = add i17 %phi_mul224, %zext_ln46_88

]]></Node>
<StgValue><ssdm name="add_ln44_42"/></StgValue>
</operation>
</state>

<state id="426" st_id="426">

<operation id="2879" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="31">
<![CDATA[
k_cycle21:7  %zext_ln43_65 = zext i31 %add_ln43_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_65"/></StgValue>
</operation>

<operation id="2880" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle21:8  %gmem_addr_65 = getelementptr i32* %gmem, i64 %zext_ln43_65

]]></Node>
<StgValue><ssdm name="gmem_addr_65"/></StgValue>
</operation>

<operation id="2881" st_id="426" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle21:9  %add_ln44_141 = add i17 %phi_mul224, 300

]]></Node>
<StgValue><ssdm name="add_ln44_141"/></StgValue>
</operation>

<operation id="2882" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="31" op_0_bw="17">
<![CDATA[
k_cycle21:11  %zext_ln44_42 = zext i17 %add_ln44_42 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_42"/></StgValue>
</operation>

<operation id="2883" st_id="426" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle21:12  %add_ln44_43 = add i31 %zext_ln44_42, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_43"/></StgValue>
</operation>

<operation id="2884" st_id="426" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
k_cycle21:15  %gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>
</state>

<state id="427" st_id="427">

<operation id="2885" st_id="427" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="64" op_0_bw="31">
<![CDATA[
k_cycle21:13  %zext_ln44_43 = zext i31 %add_ln44_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_43"/></StgValue>
</operation>

<operation id="2886" st_id="427" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle21:14  %gmem_addr_66 = getelementptr i32* %gmem, i64 %zext_ln44_43

]]></Node>
<StgValue><ssdm name="gmem_addr_66"/></StgValue>
</operation>

<operation id="2887" st_id="427" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
k_cycle21:15  %gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="2888" st_id="427" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
k_cycle21:17  %gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>
</state>

<state id="428" st_id="428">

<operation id="2889" st_id="428" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
k_cycle21:15  %gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="2890" st_id="428" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
k_cycle21:17  %gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>
</state>

<state id="429" st_id="429">

<operation id="2891" st_id="429" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
k_cycle21:15  %gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="2892" st_id="429" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
k_cycle21:17  %gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>
</state>

<state id="430" st_id="430">

<operation id="2893" st_id="430" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
k_cycle21:15  %gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="2894" st_id="430" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
k_cycle21:17  %gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>
</state>

<state id="431" st_id="431">

<operation id="2895" st_id="431" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
k_cycle21:15  %gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="2896" st_id="431" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
k_cycle21:17  %gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>
</state>

<state id="432" st_id="432">

<operation id="2897" st_id="432" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
k_cycle21:15  %gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="2898" st_id="432" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
k_cycle21:17  %gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>
</state>

<state id="433" st_id="433">

<operation id="2899" st_id="433" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle21:16  %gmem_addr_65_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_65)

]]></Node>
<StgValue><ssdm name="gmem_addr_65_read"/></StgValue>
</operation>

<operation id="2900" st_id="433" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
k_cycle21:17  %gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>
</state>

<state id="434" st_id="434">

<operation id="2901" st_id="434" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle21:18  %gmem_addr_66_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_66)

]]></Node>
<StgValue><ssdm name="gmem_addr_66_read"/></StgValue>
</operation>
</state>

<state id="435" st_id="435">

<operation id="2902" st_id="435" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle21:19  %mul_ln46_21 = mul nsw i32 %gmem_addr_66_read, %gmem_addr_65_read

]]></Node>
<StgValue><ssdm name="mul_ln46_21"/></StgValue>
</operation>

<operation id="2903" st_id="435" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="17">
<![CDATA[
k_cycle21:20  %c_t_load_81 = load i32* %c_t_addr_21, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_81"/></StgValue>
</operation>
</state>

<state id="436" st_id="436">

<operation id="2904" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle21:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="2905" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle21:1  %tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="2906" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle21:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="2907" st_id="436" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="17">
<![CDATA[
k_cycle21:20  %c_t_load_81 = load i32* %c_t_addr_21, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_81"/></StgValue>
</operation>

<operation id="2908" st_id="436" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle21:21  %add_ln46_21 = add nsw i32 %mul_ln46_21, %c_t_load_81

]]></Node>
<StgValue><ssdm name="add_ln46_21"/></StgValue>
</operation>

<operation id="2909" st_id="436" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle21:22  store i32 %add_ln46_21, i32* %c_t_addr_21, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="2910" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle21:23  %empty_114 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_67) nounwind

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="2911" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="0" op_0_bw="0">
<![CDATA[
k_cycle21:24  br label %45

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="437" st_id="437">

<operation id="2912" st_id="437" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end21:0  %c_t_load_21 = load i32* %c_t_addr_21, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_21"/></StgValue>
</operation>
</state>

<state id="438" st_id="438">

<operation id="2913" st_id="438" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end21:0  %c_t_load_21 = load i32* %c_t_addr_21, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_21"/></StgValue>
</operation>
</state>

<state id="439" st_id="439">

<operation id="2914" st_id="439" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle_end21:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_61, i32 %c_t_load_21, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="2915" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end21:2  %empty_112 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_63) nounwind

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="2916" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end21:3  br label %44

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="440" st_id="440">

<operation id="2917" st_id="440" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
i_cycle21:0  %p_wr_resp408 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_61)

]]></Node>
<StgValue><ssdm name="p_wr_resp408"/></StgValue>
</operation>
</state>

<state id="441" st_id="441">

<operation id="2918" st_id="441" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
i_cycle21:0  %p_wr_resp408 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_61)

]]></Node>
<StgValue><ssdm name="p_wr_resp408"/></StgValue>
</operation>

<operation id="2919" st_id="441" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle21:2  %add_ln36_18 = add i9 %i_0_0, 22

]]></Node>
<StgValue><ssdm name="add_ln36_18"/></StgValue>
</operation>
</state>

<state id="442" st_id="442">

<operation id="2920" st_id="442" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
i_cycle21:0  %p_wr_resp408 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_61)

]]></Node>
<StgValue><ssdm name="p_wr_resp408"/></StgValue>
</operation>

<operation id="2921" st_id="442" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="17" op_0_bw="9">
<![CDATA[
i_cycle21:4  %zext_ln46_86 = zext i9 %add_ln36_18 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_86"/></StgValue>
</operation>

<operation id="2922" st_id="442" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle21:5  %mul_ln46_82 = mul i17 %zext_ln46_86, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_82"/></StgValue>
</operation>

<operation id="2923" st_id="442" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="31" op_0_bw="17">
<![CDATA[
i_cycle21:6  %zext_ln46_87 = zext i17 %mul_ln46_82 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_87"/></StgValue>
</operation>

<operation id="2924" st_id="442" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle21:7  %add_ln49_22 = add i31 %zext_ln46_87, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_22"/></StgValue>
</operation>
</state>

<state id="443" st_id="443">

<operation id="2925" st_id="443" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
i_cycle21:0  %p_wr_resp408 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_61)

]]></Node>
<StgValue><ssdm name="p_wr_resp408"/></StgValue>
</operation>

<operation id="2926" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle21:1  %empty_110 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_59) nounwind

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="2927" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="31">
<![CDATA[
i_cycle21:8  %zext_ln49_22 = zext i31 %add_ln49_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_22"/></StgValue>
</operation>

<operation id="2928" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle21:9  %gmem_addr_64 = getelementptr i32* %gmem, i64 %zext_ln49_22

]]></Node>
<StgValue><ssdm name="gmem_addr_64"/></StgValue>
</operation>

<operation id="2929" st_id="443" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
i_cycle21:10  %p_wr_req409 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_64, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req409"/></StgValue>
</operation>

<operation id="2930" st_id="443" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="0" op_0_bw="0">
<![CDATA[
i_cycle21:11  br label %46

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="444" st_id="444">

<operation id="2931" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_22 = phi i9 [ 0, %i_cycle21 ], [ %add_ln39_22, %j_cycle_end22 ]

]]></Node>
<StgValue><ssdm name="j_0_22"/></StgValue>
</operation>

<operation id="2932" st_id="444" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_22 = icmp eq i9 %j_0_22, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_22"/></StgValue>
</operation>

<operation id="2933" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="2934" st_id="444" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_22 = add i9 %j_0_22, 1

]]></Node>
<StgValue><ssdm name="add_ln39_22"/></StgValue>
</operation>

<operation id="2935" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_22, label %i_cycle22, label %j_cycle_begin22

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="2936" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin22:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="2937" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin22:1  %tmp_66 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="2938" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin22:2  %zext_ln46_92 = zext i9 %j_0_22 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_92"/></StgValue>
</operation>

<operation id="2939" st_id="444" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin22:3  %add_ln46_82 = add i17 %mul_ln46_82, %zext_ln46_92

]]></Node>
<StgValue><ssdm name="add_ln46_82"/></StgValue>
</operation>

<operation id="2940" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin22:4  %zext_ln46_93 = zext i17 %add_ln46_82 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_93"/></StgValue>
</operation>

<operation id="2941" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin22:5  %c_t_addr_22 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_93

]]></Node>
<StgValue><ssdm name="c_t_addr_22"/></StgValue>
</operation>

<operation id="2942" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin22:6  br label %47

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="2943" st_id="444" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
i_cycle22:0  %p_wr_resp410 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_64)

]]></Node>
<StgValue><ssdm name="p_wr_resp410"/></StgValue>
</operation>

<operation id="2944" st_id="444" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle22:3  %tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="445" st_id="445">

<operation id="2945" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_22 = phi i9 [ 0, %j_cycle_begin22 ], [ %add_ln41_22, %k_cycle22 ]

]]></Node>
<StgValue><ssdm name="k_0_22"/></StgValue>
</operation>

<operation id="2946" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul226 = phi i17 [ 0, %j_cycle_begin22 ], [ %add_ln44_142, %k_cycle22 ]

]]></Node>
<StgValue><ssdm name="phi_mul226"/></StgValue>
</operation>

<operation id="2947" st_id="445" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_22 = icmp eq i9 %k_0_22, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_22"/></StgValue>
</operation>

<operation id="2948" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_118 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="2949" st_id="445" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_22 = add i9 %k_0_22, 1

]]></Node>
<StgValue><ssdm name="add_ln41_22"/></StgValue>
</operation>

<operation id="2950" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_22, label %j_cycle_end22, label %k_cycle22

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="2951" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="17" op_0_bw="9">
<![CDATA[
k_cycle22:3  %zext_ln43_66 = zext i9 %k_0_22 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_66"/></StgValue>
</operation>

<operation id="2952" st_id="445" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle22:4  %add_ln43_44 = add i17 %mul_ln46_82, %zext_ln43_66

]]></Node>
<StgValue><ssdm name="add_ln43_44"/></StgValue>
</operation>

<operation id="2953" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="31" op_0_bw="17">
<![CDATA[
k_cycle22:5  %zext_ln43_67 = zext i17 %add_ln43_44 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_67"/></StgValue>
</operation>

<operation id="2954" st_id="445" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle22:6  %add_ln43_45 = add i31 %zext_ln43_67, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_45"/></StgValue>
</operation>

<operation id="2955" st_id="445" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle22:10  %add_ln44_44 = add i17 %phi_mul226, %zext_ln46_92

]]></Node>
<StgValue><ssdm name="add_ln44_44"/></StgValue>
</operation>
</state>

<state id="446" st_id="446">

<operation id="2956" st_id="446" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="64" op_0_bw="31">
<![CDATA[
k_cycle22:7  %zext_ln43_68 = zext i31 %add_ln43_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_68"/></StgValue>
</operation>

<operation id="2957" st_id="446" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle22:8  %gmem_addr_68 = getelementptr i32* %gmem, i64 %zext_ln43_68

]]></Node>
<StgValue><ssdm name="gmem_addr_68"/></StgValue>
</operation>

<operation id="2958" st_id="446" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle22:9  %add_ln44_142 = add i17 %phi_mul226, 300

]]></Node>
<StgValue><ssdm name="add_ln44_142"/></StgValue>
</operation>

<operation id="2959" st_id="446" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="31" op_0_bw="17">
<![CDATA[
k_cycle22:11  %zext_ln44_44 = zext i17 %add_ln44_44 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_44"/></StgValue>
</operation>

<operation id="2960" st_id="446" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle22:12  %add_ln44_45 = add i31 %zext_ln44_44, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_45"/></StgValue>
</operation>

<operation id="2961" st_id="446" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
k_cycle22:15  %gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>
</state>

<state id="447" st_id="447">

<operation id="2962" st_id="447" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="64" op_0_bw="31">
<![CDATA[
k_cycle22:13  %zext_ln44_45 = zext i31 %add_ln44_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_45"/></StgValue>
</operation>

<operation id="2963" st_id="447" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle22:14  %gmem_addr_69 = getelementptr i32* %gmem, i64 %zext_ln44_45

]]></Node>
<StgValue><ssdm name="gmem_addr_69"/></StgValue>
</operation>

<operation id="2964" st_id="447" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
k_cycle22:15  %gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="2965" st_id="447" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
k_cycle22:17  %gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>
</state>

<state id="448" st_id="448">

<operation id="2966" st_id="448" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
k_cycle22:15  %gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="2967" st_id="448" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
k_cycle22:17  %gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>
</state>

<state id="449" st_id="449">

<operation id="2968" st_id="449" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
k_cycle22:15  %gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="2969" st_id="449" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
k_cycle22:17  %gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>
</state>

<state id="450" st_id="450">

<operation id="2970" st_id="450" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
k_cycle22:15  %gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="2971" st_id="450" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
k_cycle22:17  %gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>
</state>

<state id="451" st_id="451">

<operation id="2972" st_id="451" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
k_cycle22:15  %gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="2973" st_id="451" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
k_cycle22:17  %gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>
</state>

<state id="452" st_id="452">

<operation id="2974" st_id="452" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
k_cycle22:15  %gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="2975" st_id="452" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
k_cycle22:17  %gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>
</state>

<state id="453" st_id="453">

<operation id="2976" st_id="453" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle22:16  %gmem_addr_68_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_68)

]]></Node>
<StgValue><ssdm name="gmem_addr_68_read"/></StgValue>
</operation>

<operation id="2977" st_id="453" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
k_cycle22:17  %gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>
</state>

<state id="454" st_id="454">

<operation id="2978" st_id="454" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle22:18  %gmem_addr_69_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_69)

]]></Node>
<StgValue><ssdm name="gmem_addr_69_read"/></StgValue>
</operation>
</state>

<state id="455" st_id="455">

<operation id="2979" st_id="455" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle22:19  %mul_ln46_22 = mul nsw i32 %gmem_addr_69_read, %gmem_addr_68_read

]]></Node>
<StgValue><ssdm name="mul_ln46_22"/></StgValue>
</operation>

<operation id="2980" st_id="455" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="17">
<![CDATA[
k_cycle22:20  %c_t_load_82 = load i32* %c_t_addr_22, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_82"/></StgValue>
</operation>
</state>

<state id="456" st_id="456">

<operation id="2981" st_id="456" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle22:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="2982" st_id="456" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle22:1  %tmp_70 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="2983" st_id="456" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle22:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="2984" st_id="456" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="17">
<![CDATA[
k_cycle22:20  %c_t_load_82 = load i32* %c_t_addr_22, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_82"/></StgValue>
</operation>

<operation id="2985" st_id="456" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle22:21  %add_ln46_22 = add nsw i32 %mul_ln46_22, %c_t_load_82

]]></Node>
<StgValue><ssdm name="add_ln46_22"/></StgValue>
</operation>

<operation id="2986" st_id="456" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle22:22  store i32 %add_ln46_22, i32* %c_t_addr_22, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="2987" st_id="456" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle22:23  %empty_119 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_70) nounwind

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="2988" st_id="456" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="0" op_0_bw="0">
<![CDATA[
k_cycle22:24  br label %47

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="457" st_id="457">

<operation id="2989" st_id="457" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end22:0  %c_t_load_22 = load i32* %c_t_addr_22, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_22"/></StgValue>
</operation>
</state>

<state id="458" st_id="458">

<operation id="2990" st_id="458" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end22:0  %c_t_load_22 = load i32* %c_t_addr_22, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_22"/></StgValue>
</operation>
</state>

<state id="459" st_id="459">

<operation id="2991" st_id="459" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle_end22:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_64, i32 %c_t_load_22, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="2992" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end22:2  %empty_117 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_66) nounwind

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="2993" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end22:3  br label %46

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="460" st_id="460">

<operation id="2994" st_id="460" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
i_cycle22:0  %p_wr_resp410 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_64)

]]></Node>
<StgValue><ssdm name="p_wr_resp410"/></StgValue>
</operation>
</state>

<state id="461" st_id="461">

<operation id="2995" st_id="461" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
i_cycle22:0  %p_wr_resp410 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_64)

]]></Node>
<StgValue><ssdm name="p_wr_resp410"/></StgValue>
</operation>

<operation id="2996" st_id="461" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle22:2  %add_ln36_19 = add i9 %i_0_0, 23

]]></Node>
<StgValue><ssdm name="add_ln36_19"/></StgValue>
</operation>
</state>

<state id="462" st_id="462">

<operation id="2997" st_id="462" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
i_cycle22:0  %p_wr_resp410 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_64)

]]></Node>
<StgValue><ssdm name="p_wr_resp410"/></StgValue>
</operation>

<operation id="2998" st_id="462" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="17" op_0_bw="9">
<![CDATA[
i_cycle22:4  %zext_ln46_90 = zext i9 %add_ln36_19 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_90"/></StgValue>
</operation>

<operation id="2999" st_id="462" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle22:5  %mul_ln46_83 = mul i17 %zext_ln46_90, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_83"/></StgValue>
</operation>

<operation id="3000" st_id="462" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="31" op_0_bw="17">
<![CDATA[
i_cycle22:6  %zext_ln46_91 = zext i17 %mul_ln46_83 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_91"/></StgValue>
</operation>

<operation id="3001" st_id="462" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle22:7  %add_ln49_23 = add i31 %zext_ln46_91, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_23"/></StgValue>
</operation>
</state>

<state id="463" st_id="463">

<operation id="3002" st_id="463" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
i_cycle22:0  %p_wr_resp410 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_64)

]]></Node>
<StgValue><ssdm name="p_wr_resp410"/></StgValue>
</operation>

<operation id="3003" st_id="463" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle22:1  %empty_115 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_62) nounwind

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="3004" st_id="463" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="64" op_0_bw="31">
<![CDATA[
i_cycle22:8  %zext_ln49_23 = zext i31 %add_ln49_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_23"/></StgValue>
</operation>

<operation id="3005" st_id="463" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle22:9  %gmem_addr_67 = getelementptr i32* %gmem, i64 %zext_ln49_23

]]></Node>
<StgValue><ssdm name="gmem_addr_67"/></StgValue>
</operation>

<operation id="3006" st_id="463" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
i_cycle22:10  %p_wr_req411 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_67, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req411"/></StgValue>
</operation>

<operation id="3007" st_id="463" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="0" op_0_bw="0">
<![CDATA[
i_cycle22:11  br label %48

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="464" st_id="464">

<operation id="3008" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_23 = phi i9 [ 0, %i_cycle22 ], [ %add_ln39_23, %j_cycle_end23 ]

]]></Node>
<StgValue><ssdm name="j_0_23"/></StgValue>
</operation>

<operation id="3009" st_id="464" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_23 = icmp eq i9 %j_0_23, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_23"/></StgValue>
</operation>

<operation id="3010" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_121 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="3011" st_id="464" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_23 = add i9 %j_0_23, 1

]]></Node>
<StgValue><ssdm name="add_ln39_23"/></StgValue>
</operation>

<operation id="3012" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_23, label %i_cycle23, label %j_cycle_begin23

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="3013" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin23:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="3014" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin23:1  %tmp_69 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="3015" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin23:2  %zext_ln46_96 = zext i9 %j_0_23 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_96"/></StgValue>
</operation>

<operation id="3016" st_id="464" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin23:3  %add_ln46_83 = add i17 %mul_ln46_83, %zext_ln46_96

]]></Node>
<StgValue><ssdm name="add_ln46_83"/></StgValue>
</operation>

<operation id="3017" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin23:4  %zext_ln46_97 = zext i17 %add_ln46_83 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_97"/></StgValue>
</operation>

<operation id="3018" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin23:5  %c_t_addr_23 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_97

]]></Node>
<StgValue><ssdm name="c_t_addr_23"/></StgValue>
</operation>

<operation id="3019" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin23:6  br label %49

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="3020" st_id="464" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
i_cycle23:0  %p_wr_resp412 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_67)

]]></Node>
<StgValue><ssdm name="p_wr_resp412"/></StgValue>
</operation>

<operation id="3021" st_id="464" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle23:3  %tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="465" st_id="465">

<operation id="3022" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_23 = phi i9 [ 0, %j_cycle_begin23 ], [ %add_ln41_23, %k_cycle23 ]

]]></Node>
<StgValue><ssdm name="k_0_23"/></StgValue>
</operation>

<operation id="3023" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul228 = phi i17 [ 0, %j_cycle_begin23 ], [ %add_ln44_143, %k_cycle23 ]

]]></Node>
<StgValue><ssdm name="phi_mul228"/></StgValue>
</operation>

<operation id="3024" st_id="465" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_23 = icmp eq i9 %k_0_23, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_23"/></StgValue>
</operation>

<operation id="3025" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_123 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="3026" st_id="465" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_23 = add i9 %k_0_23, 1

]]></Node>
<StgValue><ssdm name="add_ln41_23"/></StgValue>
</operation>

<operation id="3027" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_23, label %j_cycle_end23, label %k_cycle23

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="3028" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="17" op_0_bw="9">
<![CDATA[
k_cycle23:3  %zext_ln43_69 = zext i9 %k_0_23 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_69"/></StgValue>
</operation>

<operation id="3029" st_id="465" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle23:4  %add_ln43_46 = add i17 %mul_ln46_83, %zext_ln43_69

]]></Node>
<StgValue><ssdm name="add_ln43_46"/></StgValue>
</operation>

<operation id="3030" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="31" op_0_bw="17">
<![CDATA[
k_cycle23:5  %zext_ln43_70 = zext i17 %add_ln43_46 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_70"/></StgValue>
</operation>

<operation id="3031" st_id="465" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle23:6  %add_ln43_47 = add i31 %zext_ln43_70, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_47"/></StgValue>
</operation>

<operation id="3032" st_id="465" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle23:10  %add_ln44_46 = add i17 %phi_mul228, %zext_ln46_96

]]></Node>
<StgValue><ssdm name="add_ln44_46"/></StgValue>
</operation>
</state>

<state id="466" st_id="466">

<operation id="3033" st_id="466" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="64" op_0_bw="31">
<![CDATA[
k_cycle23:7  %zext_ln43_71 = zext i31 %add_ln43_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_71"/></StgValue>
</operation>

<operation id="3034" st_id="466" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle23:8  %gmem_addr_71 = getelementptr i32* %gmem, i64 %zext_ln43_71

]]></Node>
<StgValue><ssdm name="gmem_addr_71"/></StgValue>
</operation>

<operation id="3035" st_id="466" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle23:9  %add_ln44_143 = add i17 %phi_mul228, 300

]]></Node>
<StgValue><ssdm name="add_ln44_143"/></StgValue>
</operation>

<operation id="3036" st_id="466" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="31" op_0_bw="17">
<![CDATA[
k_cycle23:11  %zext_ln44_46 = zext i17 %add_ln44_46 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_46"/></StgValue>
</operation>

<operation id="3037" st_id="466" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle23:12  %add_ln44_47 = add i31 %zext_ln44_46, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_47"/></StgValue>
</operation>

<operation id="3038" st_id="466" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
k_cycle23:15  %gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>
</state>

<state id="467" st_id="467">

<operation id="3039" st_id="467" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="31">
<![CDATA[
k_cycle23:13  %zext_ln44_47 = zext i31 %add_ln44_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_47"/></StgValue>
</operation>

<operation id="3040" st_id="467" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle23:14  %gmem_addr_72 = getelementptr i32* %gmem, i64 %zext_ln44_47

]]></Node>
<StgValue><ssdm name="gmem_addr_72"/></StgValue>
</operation>

<operation id="3041" st_id="467" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
k_cycle23:15  %gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="3042" st_id="467" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
k_cycle23:17  %gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>
</state>

<state id="468" st_id="468">

<operation id="3043" st_id="468" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
k_cycle23:15  %gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="3044" st_id="468" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
k_cycle23:17  %gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>
</state>

<state id="469" st_id="469">

<operation id="3045" st_id="469" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
k_cycle23:15  %gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="3046" st_id="469" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
k_cycle23:17  %gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>
</state>

<state id="470" st_id="470">

<operation id="3047" st_id="470" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
k_cycle23:15  %gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="3048" st_id="470" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
k_cycle23:17  %gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>
</state>

<state id="471" st_id="471">

<operation id="3049" st_id="471" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
k_cycle23:15  %gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="3050" st_id="471" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
k_cycle23:17  %gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>
</state>

<state id="472" st_id="472">

<operation id="3051" st_id="472" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
k_cycle23:15  %gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="3052" st_id="472" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
k_cycle23:17  %gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>
</state>

<state id="473" st_id="473">

<operation id="3053" st_id="473" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle23:16  %gmem_addr_71_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_71)

]]></Node>
<StgValue><ssdm name="gmem_addr_71_read"/></StgValue>
</operation>

<operation id="3054" st_id="473" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
k_cycle23:17  %gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>
</state>

<state id="474" st_id="474">

<operation id="3055" st_id="474" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle23:18  %gmem_addr_72_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_72)

]]></Node>
<StgValue><ssdm name="gmem_addr_72_read"/></StgValue>
</operation>
</state>

<state id="475" st_id="475">

<operation id="3056" st_id="475" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle23:19  %mul_ln46_23 = mul nsw i32 %gmem_addr_72_read, %gmem_addr_71_read

]]></Node>
<StgValue><ssdm name="mul_ln46_23"/></StgValue>
</operation>

<operation id="3057" st_id="475" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="17">
<![CDATA[
k_cycle23:20  %c_t_load_83 = load i32* %c_t_addr_23, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_83"/></StgValue>
</operation>
</state>

<state id="476" st_id="476">

<operation id="3058" st_id="476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle23:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="3059" st_id="476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle23:1  %tmp_73 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="3060" st_id="476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle23:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="3061" st_id="476" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="17">
<![CDATA[
k_cycle23:20  %c_t_load_83 = load i32* %c_t_addr_23, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_83"/></StgValue>
</operation>

<operation id="3062" st_id="476" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle23:21  %add_ln46_23 = add nsw i32 %mul_ln46_23, %c_t_load_83

]]></Node>
<StgValue><ssdm name="add_ln46_23"/></StgValue>
</operation>

<operation id="3063" st_id="476" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle23:22  store i32 %add_ln46_23, i32* %c_t_addr_23, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="3064" st_id="476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle23:23  %empty_124 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_73) nounwind

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="3065" st_id="476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="0" op_0_bw="0">
<![CDATA[
k_cycle23:24  br label %49

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="477" st_id="477">

<operation id="3066" st_id="477" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end23:0  %c_t_load_23 = load i32* %c_t_addr_23, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_23"/></StgValue>
</operation>
</state>

<state id="478" st_id="478">

<operation id="3067" st_id="478" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end23:0  %c_t_load_23 = load i32* %c_t_addr_23, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_23"/></StgValue>
</operation>
</state>

<state id="479" st_id="479">

<operation id="3068" st_id="479" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle_end23:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_67, i32 %c_t_load_23, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="3069" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end23:2  %empty_122 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_69) nounwind

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="3070" st_id="479" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end23:3  br label %48

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="480" st_id="480">

<operation id="3071" st_id="480" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
i_cycle23:0  %p_wr_resp412 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_67)

]]></Node>
<StgValue><ssdm name="p_wr_resp412"/></StgValue>
</operation>
</state>

<state id="481" st_id="481">

<operation id="3072" st_id="481" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
i_cycle23:0  %p_wr_resp412 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_67)

]]></Node>
<StgValue><ssdm name="p_wr_resp412"/></StgValue>
</operation>

<operation id="3073" st_id="481" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle23:2  %add_ln36_20 = add i9 %i_0_0, 24

]]></Node>
<StgValue><ssdm name="add_ln36_20"/></StgValue>
</operation>
</state>

<state id="482" st_id="482">

<operation id="3074" st_id="482" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
i_cycle23:0  %p_wr_resp412 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_67)

]]></Node>
<StgValue><ssdm name="p_wr_resp412"/></StgValue>
</operation>

<operation id="3075" st_id="482" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="17" op_0_bw="9">
<![CDATA[
i_cycle23:4  %zext_ln46_94 = zext i9 %add_ln36_20 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_94"/></StgValue>
</operation>

<operation id="3076" st_id="482" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle23:5  %mul_ln46_84 = mul i17 %zext_ln46_94, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_84"/></StgValue>
</operation>

<operation id="3077" st_id="482" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="31" op_0_bw="17">
<![CDATA[
i_cycle23:6  %zext_ln46_95 = zext i17 %mul_ln46_84 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_95"/></StgValue>
</operation>

<operation id="3078" st_id="482" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle23:7  %add_ln49_24 = add i31 %zext_ln46_95, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_24"/></StgValue>
</operation>
</state>

<state id="483" st_id="483">

<operation id="3079" st_id="483" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
i_cycle23:0  %p_wr_resp412 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_67)

]]></Node>
<StgValue><ssdm name="p_wr_resp412"/></StgValue>
</operation>

<operation id="3080" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle23:1  %empty_120 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_65) nounwind

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="3081" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="64" op_0_bw="31">
<![CDATA[
i_cycle23:8  %zext_ln49_24 = zext i31 %add_ln49_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_24"/></StgValue>
</operation>

<operation id="3082" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle23:9  %gmem_addr_70 = getelementptr i32* %gmem, i64 %zext_ln49_24

]]></Node>
<StgValue><ssdm name="gmem_addr_70"/></StgValue>
</operation>

<operation id="3083" st_id="483" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
i_cycle23:10  %p_wr_req413 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_70, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req413"/></StgValue>
</operation>

<operation id="3084" st_id="483" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="0" op_0_bw="0">
<![CDATA[
i_cycle23:11  br label %50

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="484" st_id="484">

<operation id="3085" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_24 = phi i9 [ 0, %i_cycle23 ], [ %add_ln39_24, %j_cycle_end24 ]

]]></Node>
<StgValue><ssdm name="j_0_24"/></StgValue>
</operation>

<operation id="3086" st_id="484" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_24 = icmp eq i9 %j_0_24, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_24"/></StgValue>
</operation>

<operation id="3087" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_126 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="3088" st_id="484" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_24 = add i9 %j_0_24, 1

]]></Node>
<StgValue><ssdm name="add_ln39_24"/></StgValue>
</operation>

<operation id="3089" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_24, label %i_cycle24, label %j_cycle_begin24

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="3090" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin24:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="3091" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin24:1  %tmp_72 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="3092" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin24:2  %zext_ln46_100 = zext i9 %j_0_24 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_100"/></StgValue>
</operation>

<operation id="3093" st_id="484" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin24:3  %add_ln46_84 = add i17 %mul_ln46_84, %zext_ln46_100

]]></Node>
<StgValue><ssdm name="add_ln46_84"/></StgValue>
</operation>

<operation id="3094" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin24:4  %zext_ln46_101 = zext i17 %add_ln46_84 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_101"/></StgValue>
</operation>

<operation id="3095" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin24:5  %c_t_addr_24 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_101

]]></Node>
<StgValue><ssdm name="c_t_addr_24"/></StgValue>
</operation>

<operation id="3096" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin24:6  br label %51

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="3097" st_id="484" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
i_cycle24:0  %p_wr_resp414 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_70)

]]></Node>
<StgValue><ssdm name="p_wr_resp414"/></StgValue>
</operation>

<operation id="3098" st_id="484" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle24:3  %tmp_71 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="485" st_id="485">

<operation id="3099" st_id="485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_24 = phi i9 [ 0, %j_cycle_begin24 ], [ %add_ln41_24, %k_cycle24 ]

]]></Node>
<StgValue><ssdm name="k_0_24"/></StgValue>
</operation>

<operation id="3100" st_id="485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul230 = phi i17 [ 0, %j_cycle_begin24 ], [ %add_ln44_144, %k_cycle24 ]

]]></Node>
<StgValue><ssdm name="phi_mul230"/></StgValue>
</operation>

<operation id="3101" st_id="485" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_24 = icmp eq i9 %k_0_24, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_24"/></StgValue>
</operation>

<operation id="3102" st_id="485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_128 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="3103" st_id="485" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_24 = add i9 %k_0_24, 1

]]></Node>
<StgValue><ssdm name="add_ln41_24"/></StgValue>
</operation>

<operation id="3104" st_id="485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_24, label %j_cycle_end24, label %k_cycle24

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="3105" st_id="485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="17" op_0_bw="9">
<![CDATA[
k_cycle24:3  %zext_ln43_72 = zext i9 %k_0_24 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_72"/></StgValue>
</operation>

<operation id="3106" st_id="485" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle24:4  %add_ln43_48 = add i17 %mul_ln46_84, %zext_ln43_72

]]></Node>
<StgValue><ssdm name="add_ln43_48"/></StgValue>
</operation>

<operation id="3107" st_id="485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="31" op_0_bw="17">
<![CDATA[
k_cycle24:5  %zext_ln43_73 = zext i17 %add_ln43_48 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_73"/></StgValue>
</operation>

<operation id="3108" st_id="485" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle24:6  %add_ln43_49 = add i31 %zext_ln43_73, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_49"/></StgValue>
</operation>

<operation id="3109" st_id="485" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle24:10  %add_ln44_48 = add i17 %phi_mul230, %zext_ln46_100

]]></Node>
<StgValue><ssdm name="add_ln44_48"/></StgValue>
</operation>
</state>

<state id="486" st_id="486">

<operation id="3110" st_id="486" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="64" op_0_bw="31">
<![CDATA[
k_cycle24:7  %zext_ln43_74 = zext i31 %add_ln43_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_74"/></StgValue>
</operation>

<operation id="3111" st_id="486" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle24:8  %gmem_addr_74 = getelementptr i32* %gmem, i64 %zext_ln43_74

]]></Node>
<StgValue><ssdm name="gmem_addr_74"/></StgValue>
</operation>

<operation id="3112" st_id="486" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle24:9  %add_ln44_144 = add i17 %phi_mul230, 300

]]></Node>
<StgValue><ssdm name="add_ln44_144"/></StgValue>
</operation>

<operation id="3113" st_id="486" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="31" op_0_bw="17">
<![CDATA[
k_cycle24:11  %zext_ln44_48 = zext i17 %add_ln44_48 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_48"/></StgValue>
</operation>

<operation id="3114" st_id="486" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle24:12  %add_ln44_49 = add i31 %zext_ln44_48, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_49"/></StgValue>
</operation>

<operation id="3115" st_id="486" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
k_cycle24:15  %gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_74, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>
</state>

<state id="487" st_id="487">

<operation id="3116" st_id="487" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="64" op_0_bw="31">
<![CDATA[
k_cycle24:13  %zext_ln44_49 = zext i31 %add_ln44_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_49"/></StgValue>
</operation>

<operation id="3117" st_id="487" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle24:14  %gmem_addr_75 = getelementptr i32* %gmem, i64 %zext_ln44_49

]]></Node>
<StgValue><ssdm name="gmem_addr_75"/></StgValue>
</operation>

<operation id="3118" st_id="487" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
k_cycle24:15  %gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_74, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="3119" st_id="487" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
k_cycle24:17  %gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_75, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="488" st_id="488">

<operation id="3120" st_id="488" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
k_cycle24:15  %gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_74, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="3121" st_id="488" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
k_cycle24:17  %gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_75, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="489" st_id="489">

<operation id="3122" st_id="489" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
k_cycle24:15  %gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_74, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="3123" st_id="489" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
k_cycle24:17  %gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_75, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="490" st_id="490">

<operation id="3124" st_id="490" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
k_cycle24:15  %gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_74, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="3125" st_id="490" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
k_cycle24:17  %gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_75, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="491" st_id="491">

<operation id="3126" st_id="491" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
k_cycle24:15  %gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_74, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="3127" st_id="491" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
k_cycle24:17  %gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_75, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="492" st_id="492">

<operation id="3128" st_id="492" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
k_cycle24:15  %gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_74, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="3129" st_id="492" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
k_cycle24:17  %gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_75, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="493" st_id="493">

<operation id="3130" st_id="493" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle24:16  %gmem_addr_74_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_74)

]]></Node>
<StgValue><ssdm name="gmem_addr_74_read"/></StgValue>
</operation>

<operation id="3131" st_id="493" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
k_cycle24:17  %gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_75, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="494" st_id="494">

<operation id="3132" st_id="494" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle24:18  %gmem_addr_75_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_75)

]]></Node>
<StgValue><ssdm name="gmem_addr_75_read"/></StgValue>
</operation>
</state>

<state id="495" st_id="495">

<operation id="3133" st_id="495" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle24:19  %mul_ln46_24 = mul nsw i32 %gmem_addr_75_read, %gmem_addr_74_read

]]></Node>
<StgValue><ssdm name="mul_ln46_24"/></StgValue>
</operation>

<operation id="3134" st_id="495" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="17">
<![CDATA[
k_cycle24:20  %c_t_load_84 = load i32* %c_t_addr_24, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_84"/></StgValue>
</operation>
</state>

<state id="496" st_id="496">

<operation id="3135" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle24:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="3136" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle24:1  %tmp_76 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="3137" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle24:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="3138" st_id="496" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="17">
<![CDATA[
k_cycle24:20  %c_t_load_84 = load i32* %c_t_addr_24, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_84"/></StgValue>
</operation>

<operation id="3139" st_id="496" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle24:21  %add_ln46_24 = add nsw i32 %mul_ln46_24, %c_t_load_84

]]></Node>
<StgValue><ssdm name="add_ln46_24"/></StgValue>
</operation>

<operation id="3140" st_id="496" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle24:22  store i32 %add_ln46_24, i32* %c_t_addr_24, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="3141" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle24:23  %empty_129 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_76) nounwind

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="3142" st_id="496" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="0" op_0_bw="0">
<![CDATA[
k_cycle24:24  br label %51

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="497" st_id="497">

<operation id="3143" st_id="497" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end24:0  %c_t_load_24 = load i32* %c_t_addr_24, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_24"/></StgValue>
</operation>
</state>

<state id="498" st_id="498">

<operation id="3144" st_id="498" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end24:0  %c_t_load_24 = load i32* %c_t_addr_24, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_24"/></StgValue>
</operation>
</state>

<state id="499" st_id="499">

<operation id="3145" st_id="499" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle_end24:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_70, i32 %c_t_load_24, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="3146" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end24:2  %empty_127 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_72) nounwind

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="3147" st_id="499" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end24:3  br label %50

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="500" st_id="500">

<operation id="3148" st_id="500" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
i_cycle24:0  %p_wr_resp414 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_70)

]]></Node>
<StgValue><ssdm name="p_wr_resp414"/></StgValue>
</operation>
</state>

<state id="501" st_id="501">

<operation id="3149" st_id="501" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
i_cycle24:0  %p_wr_resp414 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_70)

]]></Node>
<StgValue><ssdm name="p_wr_resp414"/></StgValue>
</operation>

<operation id="3150" st_id="501" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle24:2  %add_ln36_21 = add i9 %i_0_0, 25

]]></Node>
<StgValue><ssdm name="add_ln36_21"/></StgValue>
</operation>
</state>

<state id="502" st_id="502">

<operation id="3151" st_id="502" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
i_cycle24:0  %p_wr_resp414 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_70)

]]></Node>
<StgValue><ssdm name="p_wr_resp414"/></StgValue>
</operation>

<operation id="3152" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="17" op_0_bw="9">
<![CDATA[
i_cycle24:4  %zext_ln46_98 = zext i9 %add_ln36_21 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_98"/></StgValue>
</operation>

<operation id="3153" st_id="502" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle24:5  %mul_ln46_85 = mul i17 %zext_ln46_98, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_85"/></StgValue>
</operation>

<operation id="3154" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="31" op_0_bw="17">
<![CDATA[
i_cycle24:6  %zext_ln46_99 = zext i17 %mul_ln46_85 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_99"/></StgValue>
</operation>

<operation id="3155" st_id="502" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle24:7  %add_ln49_25 = add i31 %zext_ln46_99, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_25"/></StgValue>
</operation>
</state>

<state id="503" st_id="503">

<operation id="3156" st_id="503" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
i_cycle24:0  %p_wr_resp414 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_70)

]]></Node>
<StgValue><ssdm name="p_wr_resp414"/></StgValue>
</operation>

<operation id="3157" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle24:1  %empty_125 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_68) nounwind

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="3158" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="64" op_0_bw="31">
<![CDATA[
i_cycle24:8  %zext_ln49_25 = zext i31 %add_ln49_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_25"/></StgValue>
</operation>

<operation id="3159" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle24:9  %gmem_addr_73 = getelementptr i32* %gmem, i64 %zext_ln49_25

]]></Node>
<StgValue><ssdm name="gmem_addr_73"/></StgValue>
</operation>

<operation id="3160" st_id="503" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
i_cycle24:10  %p_wr_req415 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_73, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req415"/></StgValue>
</operation>

<operation id="3161" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="0" op_0_bw="0">
<![CDATA[
i_cycle24:11  br label %52

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="504" st_id="504">

<operation id="3162" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_25 = phi i9 [ 0, %i_cycle24 ], [ %add_ln39_25, %j_cycle_end25 ]

]]></Node>
<StgValue><ssdm name="j_0_25"/></StgValue>
</operation>

<operation id="3163" st_id="504" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_25 = icmp eq i9 %j_0_25, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_25"/></StgValue>
</operation>

<operation id="3164" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_131 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="3165" st_id="504" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_25 = add i9 %j_0_25, 1

]]></Node>
<StgValue><ssdm name="add_ln39_25"/></StgValue>
</operation>

<operation id="3166" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_25, label %i_cycle25, label %j_cycle_begin25

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="3167" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin25:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="3168" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin25:1  %tmp_75 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="3169" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin25:2  %zext_ln46_104 = zext i9 %j_0_25 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_104"/></StgValue>
</operation>

<operation id="3170" st_id="504" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin25:3  %add_ln46_85 = add i17 %mul_ln46_85, %zext_ln46_104

]]></Node>
<StgValue><ssdm name="add_ln46_85"/></StgValue>
</operation>

<operation id="3171" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin25:4  %zext_ln46_105 = zext i17 %add_ln46_85 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_105"/></StgValue>
</operation>

<operation id="3172" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin25:5  %c_t_addr_25 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_105

]]></Node>
<StgValue><ssdm name="c_t_addr_25"/></StgValue>
</operation>

<operation id="3173" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin25:6  br label %53

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="3174" st_id="504" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
i_cycle25:0  %p_wr_resp416 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_73)

]]></Node>
<StgValue><ssdm name="p_wr_resp416"/></StgValue>
</operation>

<operation id="3175" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle25:3  %tmp_74 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="505" st_id="505">

<operation id="3176" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_25 = phi i9 [ 0, %j_cycle_begin25 ], [ %add_ln41_25, %k_cycle25 ]

]]></Node>
<StgValue><ssdm name="k_0_25"/></StgValue>
</operation>

<operation id="3177" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul232 = phi i17 [ 0, %j_cycle_begin25 ], [ %add_ln44_145, %k_cycle25 ]

]]></Node>
<StgValue><ssdm name="phi_mul232"/></StgValue>
</operation>

<operation id="3178" st_id="505" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_25 = icmp eq i9 %k_0_25, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_25"/></StgValue>
</operation>

<operation id="3179" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_133 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="3180" st_id="505" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_25 = add i9 %k_0_25, 1

]]></Node>
<StgValue><ssdm name="add_ln41_25"/></StgValue>
</operation>

<operation id="3181" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_25, label %j_cycle_end25, label %k_cycle25

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="3182" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="17" op_0_bw="9">
<![CDATA[
k_cycle25:3  %zext_ln43_75 = zext i9 %k_0_25 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_75"/></StgValue>
</operation>

<operation id="3183" st_id="505" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle25:4  %add_ln43_50 = add i17 %mul_ln46_85, %zext_ln43_75

]]></Node>
<StgValue><ssdm name="add_ln43_50"/></StgValue>
</operation>

<operation id="3184" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="31" op_0_bw="17">
<![CDATA[
k_cycle25:5  %zext_ln43_76 = zext i17 %add_ln43_50 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_76"/></StgValue>
</operation>

<operation id="3185" st_id="505" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle25:6  %add_ln43_51 = add i31 %zext_ln43_76, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_51"/></StgValue>
</operation>

<operation id="3186" st_id="505" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle25:10  %add_ln44_50 = add i17 %phi_mul232, %zext_ln46_104

]]></Node>
<StgValue><ssdm name="add_ln44_50"/></StgValue>
</operation>
</state>

<state id="506" st_id="506">

<operation id="3187" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="64" op_0_bw="31">
<![CDATA[
k_cycle25:7  %zext_ln43_77 = zext i31 %add_ln43_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_77"/></StgValue>
</operation>

<operation id="3188" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle25:8  %gmem_addr_77 = getelementptr i32* %gmem, i64 %zext_ln43_77

]]></Node>
<StgValue><ssdm name="gmem_addr_77"/></StgValue>
</operation>

<operation id="3189" st_id="506" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle25:9  %add_ln44_145 = add i17 %phi_mul232, 300

]]></Node>
<StgValue><ssdm name="add_ln44_145"/></StgValue>
</operation>

<operation id="3190" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="31" op_0_bw="17">
<![CDATA[
k_cycle25:11  %zext_ln44_50 = zext i17 %add_ln44_50 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_50"/></StgValue>
</operation>

<operation id="3191" st_id="506" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle25:12  %add_ln44_51 = add i31 %zext_ln44_50, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_51"/></StgValue>
</operation>

<operation id="3192" st_id="506" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
k_cycle25:15  %gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_77, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>
</state>

<state id="507" st_id="507">

<operation id="3193" st_id="507" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="64" op_0_bw="31">
<![CDATA[
k_cycle25:13  %zext_ln44_51 = zext i31 %add_ln44_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_51"/></StgValue>
</operation>

<operation id="3194" st_id="507" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle25:14  %gmem_addr_78 = getelementptr i32* %gmem, i64 %zext_ln44_51

]]></Node>
<StgValue><ssdm name="gmem_addr_78"/></StgValue>
</operation>

<operation id="3195" st_id="507" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
k_cycle25:15  %gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_77, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="3196" st_id="507" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
k_cycle25:17  %gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_78, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>
</state>

<state id="508" st_id="508">

<operation id="3197" st_id="508" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
k_cycle25:15  %gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_77, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="3198" st_id="508" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
k_cycle25:17  %gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_78, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>
</state>

<state id="509" st_id="509">

<operation id="3199" st_id="509" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
k_cycle25:15  %gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_77, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="3200" st_id="509" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
k_cycle25:17  %gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_78, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>
</state>

<state id="510" st_id="510">

<operation id="3201" st_id="510" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
k_cycle25:15  %gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_77, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="3202" st_id="510" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
k_cycle25:17  %gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_78, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>
</state>

<state id="511" st_id="511">

<operation id="3203" st_id="511" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
k_cycle25:15  %gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_77, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="3204" st_id="511" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
k_cycle25:17  %gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_78, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>
</state>

<state id="512" st_id="512">

<operation id="3205" st_id="512" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
k_cycle25:15  %gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_77, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="3206" st_id="512" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
k_cycle25:17  %gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_78, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>
</state>

<state id="513" st_id="513">

<operation id="3207" st_id="513" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle25:16  %gmem_addr_77_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_77)

]]></Node>
<StgValue><ssdm name="gmem_addr_77_read"/></StgValue>
</operation>

<operation id="3208" st_id="513" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
k_cycle25:17  %gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_78, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>
</state>

<state id="514" st_id="514">

<operation id="3209" st_id="514" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle25:18  %gmem_addr_78_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_78)

]]></Node>
<StgValue><ssdm name="gmem_addr_78_read"/></StgValue>
</operation>
</state>

<state id="515" st_id="515">

<operation id="3210" st_id="515" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle25:19  %mul_ln46_25 = mul nsw i32 %gmem_addr_78_read, %gmem_addr_77_read

]]></Node>
<StgValue><ssdm name="mul_ln46_25"/></StgValue>
</operation>

<operation id="3211" st_id="515" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="32" op_0_bw="17">
<![CDATA[
k_cycle25:20  %c_t_load_85 = load i32* %c_t_addr_25, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_85"/></StgValue>
</operation>
</state>

<state id="516" st_id="516">

<operation id="3212" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle25:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="3213" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle25:1  %tmp_79 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="3214" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle25:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="3215" st_id="516" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="32" op_0_bw="17">
<![CDATA[
k_cycle25:20  %c_t_load_85 = load i32* %c_t_addr_25, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_85"/></StgValue>
</operation>

<operation id="3216" st_id="516" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle25:21  %add_ln46_25 = add nsw i32 %mul_ln46_25, %c_t_load_85

]]></Node>
<StgValue><ssdm name="add_ln46_25"/></StgValue>
</operation>

<operation id="3217" st_id="516" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle25:22  store i32 %add_ln46_25, i32* %c_t_addr_25, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="3218" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle25:23  %empty_134 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_79) nounwind

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="3219" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="0" op_0_bw="0">
<![CDATA[
k_cycle25:24  br label %53

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="517" st_id="517">

<operation id="3220" st_id="517" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end25:0  %c_t_load_25 = load i32* %c_t_addr_25, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_25"/></StgValue>
</operation>
</state>

<state id="518" st_id="518">

<operation id="3221" st_id="518" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end25:0  %c_t_load_25 = load i32* %c_t_addr_25, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_25"/></StgValue>
</operation>
</state>

<state id="519" st_id="519">

<operation id="3222" st_id="519" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle_end25:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_73, i32 %c_t_load_25, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="3223" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end25:2  %empty_132 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_75) nounwind

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="3224" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end25:3  br label %52

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="520" st_id="520">

<operation id="3225" st_id="520" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
i_cycle25:0  %p_wr_resp416 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_73)

]]></Node>
<StgValue><ssdm name="p_wr_resp416"/></StgValue>
</operation>
</state>

<state id="521" st_id="521">

<operation id="3226" st_id="521" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
i_cycle25:0  %p_wr_resp416 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_73)

]]></Node>
<StgValue><ssdm name="p_wr_resp416"/></StgValue>
</operation>

<operation id="3227" st_id="521" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle25:2  %add_ln36_22 = add i9 %i_0_0, 26

]]></Node>
<StgValue><ssdm name="add_ln36_22"/></StgValue>
</operation>
</state>

<state id="522" st_id="522">

<operation id="3228" st_id="522" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
i_cycle25:0  %p_wr_resp416 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_73)

]]></Node>
<StgValue><ssdm name="p_wr_resp416"/></StgValue>
</operation>

<operation id="3229" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="17" op_0_bw="9">
<![CDATA[
i_cycle25:4  %zext_ln46_102 = zext i9 %add_ln36_22 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_102"/></StgValue>
</operation>

<operation id="3230" st_id="522" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle25:5  %mul_ln46_86 = mul i17 %zext_ln46_102, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_86"/></StgValue>
</operation>

<operation id="3231" st_id="522" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="31" op_0_bw="17">
<![CDATA[
i_cycle25:6  %zext_ln46_103 = zext i17 %mul_ln46_86 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_103"/></StgValue>
</operation>

<operation id="3232" st_id="522" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle25:7  %add_ln49_26 = add i31 %zext_ln46_103, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_26"/></StgValue>
</operation>
</state>

<state id="523" st_id="523">

<operation id="3233" st_id="523" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
i_cycle25:0  %p_wr_resp416 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_73)

]]></Node>
<StgValue><ssdm name="p_wr_resp416"/></StgValue>
</operation>

<operation id="3234" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle25:1  %empty_130 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_71) nounwind

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="3235" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="64" op_0_bw="31">
<![CDATA[
i_cycle25:8  %zext_ln49_26 = zext i31 %add_ln49_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_26"/></StgValue>
</operation>

<operation id="3236" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle25:9  %gmem_addr_76 = getelementptr i32* %gmem, i64 %zext_ln49_26

]]></Node>
<StgValue><ssdm name="gmem_addr_76"/></StgValue>
</operation>

<operation id="3237" st_id="523" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
i_cycle25:10  %p_wr_req417 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_76, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req417"/></StgValue>
</operation>

<operation id="3238" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="0" op_0_bw="0">
<![CDATA[
i_cycle25:11  br label %54

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="524" st_id="524">

<operation id="3239" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_26 = phi i9 [ 0, %i_cycle25 ], [ %add_ln39_26, %j_cycle_end26 ]

]]></Node>
<StgValue><ssdm name="j_0_26"/></StgValue>
</operation>

<operation id="3240" st_id="524" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_26 = icmp eq i9 %j_0_26, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_26"/></StgValue>
</operation>

<operation id="3241" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_136 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="3242" st_id="524" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_26 = add i9 %j_0_26, 1

]]></Node>
<StgValue><ssdm name="add_ln39_26"/></StgValue>
</operation>

<operation id="3243" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_26, label %i_cycle26, label %j_cycle_begin26

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="3244" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin26:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="3245" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin26:1  %tmp_78 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="3246" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin26:2  %zext_ln46_108 = zext i9 %j_0_26 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_108"/></StgValue>
</operation>

<operation id="3247" st_id="524" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin26:3  %add_ln46_86 = add i17 %mul_ln46_86, %zext_ln46_108

]]></Node>
<StgValue><ssdm name="add_ln46_86"/></StgValue>
</operation>

<operation id="3248" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin26:4  %zext_ln46_109 = zext i17 %add_ln46_86 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_109"/></StgValue>
</operation>

<operation id="3249" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin26:5  %c_t_addr_26 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_109

]]></Node>
<StgValue><ssdm name="c_t_addr_26"/></StgValue>
</operation>

<operation id="3250" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin26:6  br label %55

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="3251" st_id="524" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
i_cycle26:0  %p_wr_resp418 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_76)

]]></Node>
<StgValue><ssdm name="p_wr_resp418"/></StgValue>
</operation>

<operation id="3252" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle26:3  %tmp_77 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>
</state>

<state id="525" st_id="525">

<operation id="3253" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_26 = phi i9 [ 0, %j_cycle_begin26 ], [ %add_ln41_26, %k_cycle26 ]

]]></Node>
<StgValue><ssdm name="k_0_26"/></StgValue>
</operation>

<operation id="3254" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul234 = phi i17 [ 0, %j_cycle_begin26 ], [ %add_ln44_146, %k_cycle26 ]

]]></Node>
<StgValue><ssdm name="phi_mul234"/></StgValue>
</operation>

<operation id="3255" st_id="525" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_26 = icmp eq i9 %k_0_26, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_26"/></StgValue>
</operation>

<operation id="3256" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_138 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="3257" st_id="525" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_26 = add i9 %k_0_26, 1

]]></Node>
<StgValue><ssdm name="add_ln41_26"/></StgValue>
</operation>

<operation id="3258" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_26, label %j_cycle_end26, label %k_cycle26

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="3259" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="17" op_0_bw="9">
<![CDATA[
k_cycle26:3  %zext_ln43_78 = zext i9 %k_0_26 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_78"/></StgValue>
</operation>

<operation id="3260" st_id="525" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle26:4  %add_ln43_52 = add i17 %mul_ln46_86, %zext_ln43_78

]]></Node>
<StgValue><ssdm name="add_ln43_52"/></StgValue>
</operation>

<operation id="3261" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="31" op_0_bw="17">
<![CDATA[
k_cycle26:5  %zext_ln43_79 = zext i17 %add_ln43_52 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_79"/></StgValue>
</operation>

<operation id="3262" st_id="525" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle26:6  %add_ln43_53 = add i31 %zext_ln43_79, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_53"/></StgValue>
</operation>

<operation id="3263" st_id="525" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle26:10  %add_ln44_52 = add i17 %phi_mul234, %zext_ln46_108

]]></Node>
<StgValue><ssdm name="add_ln44_52"/></StgValue>
</operation>
</state>

<state id="526" st_id="526">

<operation id="3264" st_id="526" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="64" op_0_bw="31">
<![CDATA[
k_cycle26:7  %zext_ln43_80 = zext i31 %add_ln43_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_80"/></StgValue>
</operation>

<operation id="3265" st_id="526" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle26:8  %gmem_addr_80 = getelementptr i32* %gmem, i64 %zext_ln43_80

]]></Node>
<StgValue><ssdm name="gmem_addr_80"/></StgValue>
</operation>

<operation id="3266" st_id="526" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle26:9  %add_ln44_146 = add i17 %phi_mul234, 300

]]></Node>
<StgValue><ssdm name="add_ln44_146"/></StgValue>
</operation>

<operation id="3267" st_id="526" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="31" op_0_bw="17">
<![CDATA[
k_cycle26:11  %zext_ln44_52 = zext i17 %add_ln44_52 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_52"/></StgValue>
</operation>

<operation id="3268" st_id="526" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle26:12  %add_ln44_53 = add i31 %zext_ln44_52, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_53"/></StgValue>
</operation>

<operation id="3269" st_id="526" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
k_cycle26:15  %gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_80, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>
</state>

<state id="527" st_id="527">

<operation id="3270" st_id="527" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="64" op_0_bw="31">
<![CDATA[
k_cycle26:13  %zext_ln44_53 = zext i31 %add_ln44_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_53"/></StgValue>
</operation>

<operation id="3271" st_id="527" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle26:14  %gmem_addr_81 = getelementptr i32* %gmem, i64 %zext_ln44_53

]]></Node>
<StgValue><ssdm name="gmem_addr_81"/></StgValue>
</operation>

<operation id="3272" st_id="527" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
k_cycle26:15  %gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_80, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="3273" st_id="527" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
k_cycle26:17  %gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_81, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>
</state>

<state id="528" st_id="528">

<operation id="3274" st_id="528" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
k_cycle26:15  %gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_80, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="3275" st_id="528" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
k_cycle26:17  %gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_81, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>
</state>

<state id="529" st_id="529">

<operation id="3276" st_id="529" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
k_cycle26:15  %gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_80, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="3277" st_id="529" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
k_cycle26:17  %gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_81, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>
</state>

<state id="530" st_id="530">

<operation id="3278" st_id="530" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
k_cycle26:15  %gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_80, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="3279" st_id="530" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
k_cycle26:17  %gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_81, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>
</state>

<state id="531" st_id="531">

<operation id="3280" st_id="531" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
k_cycle26:15  %gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_80, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="3281" st_id="531" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
k_cycle26:17  %gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_81, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>
</state>

<state id="532" st_id="532">

<operation id="3282" st_id="532" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
k_cycle26:15  %gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_80, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="3283" st_id="532" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
k_cycle26:17  %gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_81, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>
</state>

<state id="533" st_id="533">

<operation id="3284" st_id="533" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle26:16  %gmem_addr_80_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_80)

]]></Node>
<StgValue><ssdm name="gmem_addr_80_read"/></StgValue>
</operation>

<operation id="3285" st_id="533" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
k_cycle26:17  %gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_81, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>
</state>

<state id="534" st_id="534">

<operation id="3286" st_id="534" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle26:18  %gmem_addr_81_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_81)

]]></Node>
<StgValue><ssdm name="gmem_addr_81_read"/></StgValue>
</operation>
</state>

<state id="535" st_id="535">

<operation id="3287" st_id="535" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle26:19  %mul_ln46_26 = mul nsw i32 %gmem_addr_81_read, %gmem_addr_80_read

]]></Node>
<StgValue><ssdm name="mul_ln46_26"/></StgValue>
</operation>

<operation id="3288" st_id="535" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="32" op_0_bw="17">
<![CDATA[
k_cycle26:20  %c_t_load_86 = load i32* %c_t_addr_26, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_86"/></StgValue>
</operation>
</state>

<state id="536" st_id="536">

<operation id="3289" st_id="536" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle26:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="3290" st_id="536" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle26:1  %tmp_82 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="3291" st_id="536" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle26:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="3292" st_id="536" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="32" op_0_bw="17">
<![CDATA[
k_cycle26:20  %c_t_load_86 = load i32* %c_t_addr_26, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_86"/></StgValue>
</operation>

<operation id="3293" st_id="536" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle26:21  %add_ln46_26 = add nsw i32 %mul_ln46_26, %c_t_load_86

]]></Node>
<StgValue><ssdm name="add_ln46_26"/></StgValue>
</operation>

<operation id="3294" st_id="536" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle26:22  store i32 %add_ln46_26, i32* %c_t_addr_26, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="3295" st_id="536" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle26:23  %empty_139 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_82) nounwind

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="3296" st_id="536" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="0" op_0_bw="0">
<![CDATA[
k_cycle26:24  br label %55

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="537" st_id="537">

<operation id="3297" st_id="537" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end26:0  %c_t_load_26 = load i32* %c_t_addr_26, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_26"/></StgValue>
</operation>
</state>

<state id="538" st_id="538">

<operation id="3298" st_id="538" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end26:0  %c_t_load_26 = load i32* %c_t_addr_26, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_26"/></StgValue>
</operation>
</state>

<state id="539" st_id="539">

<operation id="3299" st_id="539" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle_end26:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_76, i32 %c_t_load_26, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="3300" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end26:2  %empty_137 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_78) nounwind

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="3301" st_id="539" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end26:3  br label %54

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="540" st_id="540">

<operation id="3302" st_id="540" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
i_cycle26:0  %p_wr_resp418 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_76)

]]></Node>
<StgValue><ssdm name="p_wr_resp418"/></StgValue>
</operation>
</state>

<state id="541" st_id="541">

<operation id="3303" st_id="541" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
i_cycle26:0  %p_wr_resp418 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_76)

]]></Node>
<StgValue><ssdm name="p_wr_resp418"/></StgValue>
</operation>

<operation id="3304" st_id="541" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle26:2  %add_ln36_23 = add i9 %i_0_0, 27

]]></Node>
<StgValue><ssdm name="add_ln36_23"/></StgValue>
</operation>
</state>

<state id="542" st_id="542">

<operation id="3305" st_id="542" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
i_cycle26:0  %p_wr_resp418 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_76)

]]></Node>
<StgValue><ssdm name="p_wr_resp418"/></StgValue>
</operation>

<operation id="3306" st_id="542" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="17" op_0_bw="9">
<![CDATA[
i_cycle26:4  %zext_ln46_106 = zext i9 %add_ln36_23 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_106"/></StgValue>
</operation>

<operation id="3307" st_id="542" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle26:5  %mul_ln46_87 = mul i17 %zext_ln46_106, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_87"/></StgValue>
</operation>

<operation id="3308" st_id="542" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="31" op_0_bw="17">
<![CDATA[
i_cycle26:6  %zext_ln46_107 = zext i17 %mul_ln46_87 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_107"/></StgValue>
</operation>

<operation id="3309" st_id="542" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle26:7  %add_ln49_27 = add i31 %zext_ln46_107, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_27"/></StgValue>
</operation>
</state>

<state id="543" st_id="543">

<operation id="3310" st_id="543" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
i_cycle26:0  %p_wr_resp418 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_76)

]]></Node>
<StgValue><ssdm name="p_wr_resp418"/></StgValue>
</operation>

<operation id="3311" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle26:1  %empty_135 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_74) nounwind

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="3312" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="31">
<![CDATA[
i_cycle26:8  %zext_ln49_27 = zext i31 %add_ln49_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_27"/></StgValue>
</operation>

<operation id="3313" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle26:9  %gmem_addr_79 = getelementptr i32* %gmem, i64 %zext_ln49_27

]]></Node>
<StgValue><ssdm name="gmem_addr_79"/></StgValue>
</operation>

<operation id="3314" st_id="543" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
i_cycle26:10  %p_wr_req419 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_79, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req419"/></StgValue>
</operation>

<operation id="3315" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="0" op_0_bw="0">
<![CDATA[
i_cycle26:11  br label %56

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="544" st_id="544">

<operation id="3316" st_id="544" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_27 = phi i9 [ 0, %i_cycle26 ], [ %add_ln39_27, %j_cycle_end27 ]

]]></Node>
<StgValue><ssdm name="j_0_27"/></StgValue>
</operation>

<operation id="3317" st_id="544" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_27 = icmp eq i9 %j_0_27, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_27"/></StgValue>
</operation>

<operation id="3318" st_id="544" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_141 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="3319" st_id="544" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_27 = add i9 %j_0_27, 1

]]></Node>
<StgValue><ssdm name="add_ln39_27"/></StgValue>
</operation>

<operation id="3320" st_id="544" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_27, label %i_cycle27, label %j_cycle_begin27

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="3321" st_id="544" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin27:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="3322" st_id="544" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin27:1  %tmp_81 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="3323" st_id="544" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin27:2  %zext_ln46_112 = zext i9 %j_0_27 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_112"/></StgValue>
</operation>

<operation id="3324" st_id="544" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin27:3  %add_ln46_87 = add i17 %mul_ln46_87, %zext_ln46_112

]]></Node>
<StgValue><ssdm name="add_ln46_87"/></StgValue>
</operation>

<operation id="3325" st_id="544" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin27:4  %zext_ln46_113 = zext i17 %add_ln46_87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_113"/></StgValue>
</operation>

<operation id="3326" st_id="544" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin27:5  %c_t_addr_27 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_113

]]></Node>
<StgValue><ssdm name="c_t_addr_27"/></StgValue>
</operation>

<operation id="3327" st_id="544" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin27:6  br label %57

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="3328" st_id="544" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
i_cycle27:0  %p_wr_resp420 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_79)

]]></Node>
<StgValue><ssdm name="p_wr_resp420"/></StgValue>
</operation>

<operation id="3329" st_id="544" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle27:3  %tmp_80 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>
</state>

<state id="545" st_id="545">

<operation id="3330" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_27 = phi i9 [ 0, %j_cycle_begin27 ], [ %add_ln41_27, %k_cycle27 ]

]]></Node>
<StgValue><ssdm name="k_0_27"/></StgValue>
</operation>

<operation id="3331" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul236 = phi i17 [ 0, %j_cycle_begin27 ], [ %add_ln44_147, %k_cycle27 ]

]]></Node>
<StgValue><ssdm name="phi_mul236"/></StgValue>
</operation>

<operation id="3332" st_id="545" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_27 = icmp eq i9 %k_0_27, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_27"/></StgValue>
</operation>

<operation id="3333" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_143 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>

<operation id="3334" st_id="545" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_27 = add i9 %k_0_27, 1

]]></Node>
<StgValue><ssdm name="add_ln41_27"/></StgValue>
</operation>

<operation id="3335" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_27, label %j_cycle_end27, label %k_cycle27

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="3336" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="17" op_0_bw="9">
<![CDATA[
k_cycle27:3  %zext_ln43_81 = zext i9 %k_0_27 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_81"/></StgValue>
</operation>

<operation id="3337" st_id="545" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle27:4  %add_ln43_54 = add i17 %mul_ln46_87, %zext_ln43_81

]]></Node>
<StgValue><ssdm name="add_ln43_54"/></StgValue>
</operation>

<operation id="3338" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="31" op_0_bw="17">
<![CDATA[
k_cycle27:5  %zext_ln43_82 = zext i17 %add_ln43_54 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_82"/></StgValue>
</operation>

<operation id="3339" st_id="545" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle27:6  %add_ln43_55 = add i31 %zext_ln43_82, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_55"/></StgValue>
</operation>

<operation id="3340" st_id="545" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle27:10  %add_ln44_54 = add i17 %phi_mul236, %zext_ln46_112

]]></Node>
<StgValue><ssdm name="add_ln44_54"/></StgValue>
</operation>
</state>

<state id="546" st_id="546">

<operation id="3341" st_id="546" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="64" op_0_bw="31">
<![CDATA[
k_cycle27:7  %zext_ln43_83 = zext i31 %add_ln43_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_83"/></StgValue>
</operation>

<operation id="3342" st_id="546" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle27:8  %gmem_addr_83 = getelementptr i32* %gmem, i64 %zext_ln43_83

]]></Node>
<StgValue><ssdm name="gmem_addr_83"/></StgValue>
</operation>

<operation id="3343" st_id="546" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle27:9  %add_ln44_147 = add i17 %phi_mul236, 300

]]></Node>
<StgValue><ssdm name="add_ln44_147"/></StgValue>
</operation>

<operation id="3344" st_id="546" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="31" op_0_bw="17">
<![CDATA[
k_cycle27:11  %zext_ln44_54 = zext i17 %add_ln44_54 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_54"/></StgValue>
</operation>

<operation id="3345" st_id="546" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle27:12  %add_ln44_55 = add i31 %zext_ln44_54, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_55"/></StgValue>
</operation>

<operation id="3346" st_id="546" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
k_cycle27:15  %gmem_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_83, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>
</state>

<state id="547" st_id="547">

<operation id="3347" st_id="547" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="64" op_0_bw="31">
<![CDATA[
k_cycle27:13  %zext_ln44_55 = zext i31 %add_ln44_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_55"/></StgValue>
</operation>

<operation id="3348" st_id="547" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle27:14  %gmem_addr_84 = getelementptr i32* %gmem, i64 %zext_ln44_55

]]></Node>
<StgValue><ssdm name="gmem_addr_84"/></StgValue>
</operation>

<operation id="3349" st_id="547" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
k_cycle27:15  %gmem_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_83, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="3350" st_id="547" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
k_cycle27:17  %gmem_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_84, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>
</state>

<state id="548" st_id="548">

<operation id="3351" st_id="548" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
k_cycle27:15  %gmem_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_83, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="3352" st_id="548" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
k_cycle27:17  %gmem_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_84, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>
</state>

<state id="549" st_id="549">

<operation id="3353" st_id="549" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
k_cycle27:15  %gmem_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_83, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="3354" st_id="549" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
k_cycle27:17  %gmem_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_84, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>
</state>

<state id="550" st_id="550">

<operation id="3355" st_id="550" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
k_cycle27:15  %gmem_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_83, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="3356" st_id="550" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
k_cycle27:17  %gmem_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_84, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>
</state>

<state id="551" st_id="551">

<operation id="3357" st_id="551" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
k_cycle27:15  %gmem_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_83, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="3358" st_id="551" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
k_cycle27:17  %gmem_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_84, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>
</state>

<state id="552" st_id="552">

<operation id="3359" st_id="552" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
k_cycle27:15  %gmem_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_83, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="3360" st_id="552" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
k_cycle27:17  %gmem_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_84, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>
</state>

<state id="553" st_id="553">

<operation id="3361" st_id="553" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle27:16  %gmem_addr_83_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_83)

]]></Node>
<StgValue><ssdm name="gmem_addr_83_read"/></StgValue>
</operation>

<operation id="3362" st_id="553" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
k_cycle27:17  %gmem_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_84, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>
</state>

<state id="554" st_id="554">

<operation id="3363" st_id="554" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle27:18  %gmem_addr_84_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_84)

]]></Node>
<StgValue><ssdm name="gmem_addr_84_read"/></StgValue>
</operation>
</state>

<state id="555" st_id="555">

<operation id="3364" st_id="555" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle27:19  %mul_ln46_27 = mul nsw i32 %gmem_addr_84_read, %gmem_addr_83_read

]]></Node>
<StgValue><ssdm name="mul_ln46_27"/></StgValue>
</operation>

<operation id="3365" st_id="555" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="32" op_0_bw="17">
<![CDATA[
k_cycle27:20  %c_t_load_87 = load i32* %c_t_addr_27, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_87"/></StgValue>
</operation>
</state>

<state id="556" st_id="556">

<operation id="3366" st_id="556" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle27:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="3367" st_id="556" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle27:1  %tmp_85 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="3368" st_id="556" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle27:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="3369" st_id="556" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="32" op_0_bw="17">
<![CDATA[
k_cycle27:20  %c_t_load_87 = load i32* %c_t_addr_27, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_87"/></StgValue>
</operation>

<operation id="3370" st_id="556" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle27:21  %add_ln46_27 = add nsw i32 %mul_ln46_27, %c_t_load_87

]]></Node>
<StgValue><ssdm name="add_ln46_27"/></StgValue>
</operation>

<operation id="3371" st_id="556" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle27:22  store i32 %add_ln46_27, i32* %c_t_addr_27, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="3372" st_id="556" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle27:23  %empty_144 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_85) nounwind

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="3373" st_id="556" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="0" op_0_bw="0">
<![CDATA[
k_cycle27:24  br label %57

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="557" st_id="557">

<operation id="3374" st_id="557" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end27:0  %c_t_load_27 = load i32* %c_t_addr_27, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_27"/></StgValue>
</operation>
</state>

<state id="558" st_id="558">

<operation id="3375" st_id="558" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end27:0  %c_t_load_27 = load i32* %c_t_addr_27, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_27"/></StgValue>
</operation>
</state>

<state id="559" st_id="559">

<operation id="3376" st_id="559" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle_end27:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_79, i32 %c_t_load_27, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="3377" st_id="559" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end27:2  %empty_142 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_81) nounwind

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="3378" st_id="559" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end27:3  br label %56

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="560" st_id="560">

<operation id="3379" st_id="560" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
i_cycle27:0  %p_wr_resp420 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_79)

]]></Node>
<StgValue><ssdm name="p_wr_resp420"/></StgValue>
</operation>
</state>

<state id="561" st_id="561">

<operation id="3380" st_id="561" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
i_cycle27:0  %p_wr_resp420 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_79)

]]></Node>
<StgValue><ssdm name="p_wr_resp420"/></StgValue>
</operation>

<operation id="3381" st_id="561" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle27:2  %add_ln36_24 = add i9 %i_0_0, 28

]]></Node>
<StgValue><ssdm name="add_ln36_24"/></StgValue>
</operation>
</state>

<state id="562" st_id="562">

<operation id="3382" st_id="562" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
i_cycle27:0  %p_wr_resp420 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_79)

]]></Node>
<StgValue><ssdm name="p_wr_resp420"/></StgValue>
</operation>

<operation id="3383" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="17" op_0_bw="9">
<![CDATA[
i_cycle27:4  %zext_ln46_110 = zext i9 %add_ln36_24 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_110"/></StgValue>
</operation>

<operation id="3384" st_id="562" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle27:5  %mul_ln46_88 = mul i17 %zext_ln46_110, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_88"/></StgValue>
</operation>

<operation id="3385" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="31" op_0_bw="17">
<![CDATA[
i_cycle27:6  %zext_ln46_111 = zext i17 %mul_ln46_88 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_111"/></StgValue>
</operation>

<operation id="3386" st_id="562" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle27:7  %add_ln49_28 = add i31 %zext_ln46_111, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_28"/></StgValue>
</operation>
</state>

<state id="563" st_id="563">

<operation id="3387" st_id="563" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
i_cycle27:0  %p_wr_resp420 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_79)

]]></Node>
<StgValue><ssdm name="p_wr_resp420"/></StgValue>
</operation>

<operation id="3388" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle27:1  %empty_140 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_77) nounwind

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="3389" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="64" op_0_bw="31">
<![CDATA[
i_cycle27:8  %zext_ln49_28 = zext i31 %add_ln49_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_28"/></StgValue>
</operation>

<operation id="3390" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle27:9  %gmem_addr_82 = getelementptr i32* %gmem, i64 %zext_ln49_28

]]></Node>
<StgValue><ssdm name="gmem_addr_82"/></StgValue>
</operation>

<operation id="3391" st_id="563" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
i_cycle27:10  %p_wr_req421 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_82, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req421"/></StgValue>
</operation>

<operation id="3392" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="0" op_0_bw="0">
<![CDATA[
i_cycle27:11  br label %58

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="564" st_id="564">

<operation id="3393" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_28 = phi i9 [ 0, %i_cycle27 ], [ %add_ln39_28, %j_cycle_end28 ]

]]></Node>
<StgValue><ssdm name="j_0_28"/></StgValue>
</operation>

<operation id="3394" st_id="564" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_28 = icmp eq i9 %j_0_28, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_28"/></StgValue>
</operation>

<operation id="3395" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_146 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_146"/></StgValue>
</operation>

<operation id="3396" st_id="564" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_28 = add i9 %j_0_28, 1

]]></Node>
<StgValue><ssdm name="add_ln39_28"/></StgValue>
</operation>

<operation id="3397" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_28, label %i_cycle28, label %j_cycle_begin28

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="3398" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin28:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="3399" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin28:1  %tmp_84 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="3400" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin28:2  %zext_ln46_116 = zext i9 %j_0_28 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_116"/></StgValue>
</operation>

<operation id="3401" st_id="564" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin28:3  %add_ln46_88 = add i17 %mul_ln46_88, %zext_ln46_116

]]></Node>
<StgValue><ssdm name="add_ln46_88"/></StgValue>
</operation>

<operation id="3402" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin28:4  %zext_ln46_117 = zext i17 %add_ln46_88 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_117"/></StgValue>
</operation>

<operation id="3403" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin28:5  %c_t_addr_28 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_117

]]></Node>
<StgValue><ssdm name="c_t_addr_28"/></StgValue>
</operation>

<operation id="3404" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin28:6  br label %59

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="3405" st_id="564" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
i_cycle28:0  %p_wr_resp422 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_82)

]]></Node>
<StgValue><ssdm name="p_wr_resp422"/></StgValue>
</operation>

<operation id="3406" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle28:3  %tmp_83 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>
</state>

<state id="565" st_id="565">

<operation id="3407" st_id="565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_28 = phi i9 [ 0, %j_cycle_begin28 ], [ %add_ln41_28, %k_cycle28 ]

]]></Node>
<StgValue><ssdm name="k_0_28"/></StgValue>
</operation>

<operation id="3408" st_id="565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul238 = phi i17 [ 0, %j_cycle_begin28 ], [ %add_ln44_148, %k_cycle28 ]

]]></Node>
<StgValue><ssdm name="phi_mul238"/></StgValue>
</operation>

<operation id="3409" st_id="565" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_28 = icmp eq i9 %k_0_28, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_28"/></StgValue>
</operation>

<operation id="3410" st_id="565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_148 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>

<operation id="3411" st_id="565" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_28 = add i9 %k_0_28, 1

]]></Node>
<StgValue><ssdm name="add_ln41_28"/></StgValue>
</operation>

<operation id="3412" st_id="565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_28, label %j_cycle_end28, label %k_cycle28

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="3413" st_id="565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="17" op_0_bw="9">
<![CDATA[
k_cycle28:3  %zext_ln43_84 = zext i9 %k_0_28 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_84"/></StgValue>
</operation>

<operation id="3414" st_id="565" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle28:4  %add_ln43_56 = add i17 %mul_ln46_88, %zext_ln43_84

]]></Node>
<StgValue><ssdm name="add_ln43_56"/></StgValue>
</operation>

<operation id="3415" st_id="565" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="31" op_0_bw="17">
<![CDATA[
k_cycle28:5  %zext_ln43_85 = zext i17 %add_ln43_56 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_85"/></StgValue>
</operation>

<operation id="3416" st_id="565" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle28:6  %add_ln43_57 = add i31 %zext_ln43_85, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_57"/></StgValue>
</operation>

<operation id="3417" st_id="565" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle28:10  %add_ln44_56 = add i17 %phi_mul238, %zext_ln46_116

]]></Node>
<StgValue><ssdm name="add_ln44_56"/></StgValue>
</operation>
</state>

<state id="566" st_id="566">

<operation id="3418" st_id="566" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="64" op_0_bw="31">
<![CDATA[
k_cycle28:7  %zext_ln43_86 = zext i31 %add_ln43_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_86"/></StgValue>
</operation>

<operation id="3419" st_id="566" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle28:8  %gmem_addr_86 = getelementptr i32* %gmem, i64 %zext_ln43_86

]]></Node>
<StgValue><ssdm name="gmem_addr_86"/></StgValue>
</operation>

<operation id="3420" st_id="566" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle28:9  %add_ln44_148 = add i17 %phi_mul238, 300

]]></Node>
<StgValue><ssdm name="add_ln44_148"/></StgValue>
</operation>

<operation id="3421" st_id="566" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="31" op_0_bw="17">
<![CDATA[
k_cycle28:11  %zext_ln44_56 = zext i17 %add_ln44_56 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_56"/></StgValue>
</operation>

<operation id="3422" st_id="566" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle28:12  %add_ln44_57 = add i31 %zext_ln44_56, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_57"/></StgValue>
</operation>

<operation id="3423" st_id="566" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
k_cycle28:15  %gmem_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_86, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>
</state>

<state id="567" st_id="567">

<operation id="3424" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="64" op_0_bw="31">
<![CDATA[
k_cycle28:13  %zext_ln44_57 = zext i31 %add_ln44_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_57"/></StgValue>
</operation>

<operation id="3425" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle28:14  %gmem_addr_87 = getelementptr i32* %gmem, i64 %zext_ln44_57

]]></Node>
<StgValue><ssdm name="gmem_addr_87"/></StgValue>
</operation>

<operation id="3426" st_id="567" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
k_cycle28:15  %gmem_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_86, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="3427" st_id="567" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
k_cycle28:17  %gmem_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_87, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>
</state>

<state id="568" st_id="568">

<operation id="3428" st_id="568" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
k_cycle28:15  %gmem_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_86, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="3429" st_id="568" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
k_cycle28:17  %gmem_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_87, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>
</state>

<state id="569" st_id="569">

<operation id="3430" st_id="569" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
k_cycle28:15  %gmem_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_86, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="3431" st_id="569" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
k_cycle28:17  %gmem_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_87, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>
</state>

<state id="570" st_id="570">

<operation id="3432" st_id="570" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
k_cycle28:15  %gmem_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_86, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="3433" st_id="570" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
k_cycle28:17  %gmem_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_87, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>
</state>

<state id="571" st_id="571">

<operation id="3434" st_id="571" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
k_cycle28:15  %gmem_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_86, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="3435" st_id="571" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
k_cycle28:17  %gmem_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_87, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>
</state>

<state id="572" st_id="572">

<operation id="3436" st_id="572" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
k_cycle28:15  %gmem_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_86, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="3437" st_id="572" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
k_cycle28:17  %gmem_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_87, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>
</state>

<state id="573" st_id="573">

<operation id="3438" st_id="573" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle28:16  %gmem_addr_86_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_86)

]]></Node>
<StgValue><ssdm name="gmem_addr_86_read"/></StgValue>
</operation>

<operation id="3439" st_id="573" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
k_cycle28:17  %gmem_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_87, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>
</state>

<state id="574" st_id="574">

<operation id="3440" st_id="574" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle28:18  %gmem_addr_87_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_87)

]]></Node>
<StgValue><ssdm name="gmem_addr_87_read"/></StgValue>
</operation>
</state>

<state id="575" st_id="575">

<operation id="3441" st_id="575" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle28:19  %mul_ln46_28 = mul nsw i32 %gmem_addr_87_read, %gmem_addr_86_read

]]></Node>
<StgValue><ssdm name="mul_ln46_28"/></StgValue>
</operation>

<operation id="3442" st_id="575" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="32" op_0_bw="17">
<![CDATA[
k_cycle28:20  %c_t_load_88 = load i32* %c_t_addr_28, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_88"/></StgValue>
</operation>
</state>

<state id="576" st_id="576">

<operation id="3443" st_id="576" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle28:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="3444" st_id="576" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle28:1  %tmp_88 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="3445" st_id="576" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle28:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="3446" st_id="576" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="32" op_0_bw="17">
<![CDATA[
k_cycle28:20  %c_t_load_88 = load i32* %c_t_addr_28, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_88"/></StgValue>
</operation>

<operation id="3447" st_id="576" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle28:21  %add_ln46_28 = add nsw i32 %mul_ln46_28, %c_t_load_88

]]></Node>
<StgValue><ssdm name="add_ln46_28"/></StgValue>
</operation>

<operation id="3448" st_id="576" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle28:22  store i32 %add_ln46_28, i32* %c_t_addr_28, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="3449" st_id="576" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle28:23  %empty_149 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_88) nounwind

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="3450" st_id="576" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="0" op_0_bw="0">
<![CDATA[
k_cycle28:24  br label %59

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="577" st_id="577">

<operation id="3451" st_id="577" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end28:0  %c_t_load_28 = load i32* %c_t_addr_28, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_28"/></StgValue>
</operation>
</state>

<state id="578" st_id="578">

<operation id="3452" st_id="578" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end28:0  %c_t_load_28 = load i32* %c_t_addr_28, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_28"/></StgValue>
</operation>
</state>

<state id="579" st_id="579">

<operation id="3453" st_id="579" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle_end28:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_82, i32 %c_t_load_28, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="3454" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end28:2  %empty_147 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_84) nounwind

]]></Node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>

<operation id="3455" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end28:3  br label %58

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="580" st_id="580">

<operation id="3456" st_id="580" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
i_cycle28:0  %p_wr_resp422 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_82)

]]></Node>
<StgValue><ssdm name="p_wr_resp422"/></StgValue>
</operation>
</state>

<state id="581" st_id="581">

<operation id="3457" st_id="581" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
i_cycle28:0  %p_wr_resp422 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_82)

]]></Node>
<StgValue><ssdm name="p_wr_resp422"/></StgValue>
</operation>

<operation id="3458" st_id="581" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle28:2  %add_ln36_25 = add i9 %i_0_0, 29

]]></Node>
<StgValue><ssdm name="add_ln36_25"/></StgValue>
</operation>
</state>

<state id="582" st_id="582">

<operation id="3459" st_id="582" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
i_cycle28:0  %p_wr_resp422 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_82)

]]></Node>
<StgValue><ssdm name="p_wr_resp422"/></StgValue>
</operation>

<operation id="3460" st_id="582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="17" op_0_bw="9">
<![CDATA[
i_cycle28:4  %zext_ln46_114 = zext i9 %add_ln36_25 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_114"/></StgValue>
</operation>

<operation id="3461" st_id="582" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle28:5  %mul_ln46_89 = mul i17 %zext_ln46_114, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_89"/></StgValue>
</operation>

<operation id="3462" st_id="582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="31" op_0_bw="17">
<![CDATA[
i_cycle28:6  %zext_ln46_115 = zext i17 %mul_ln46_89 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_115"/></StgValue>
</operation>

<operation id="3463" st_id="582" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle28:7  %add_ln49_29 = add i31 %zext_ln46_115, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_29"/></StgValue>
</operation>
</state>

<state id="583" st_id="583">

<operation id="3464" st_id="583" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
i_cycle28:0  %p_wr_resp422 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_82)

]]></Node>
<StgValue><ssdm name="p_wr_resp422"/></StgValue>
</operation>

<operation id="3465" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle28:1  %empty_145 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_80) nounwind

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>

<operation id="3466" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="64" op_0_bw="31">
<![CDATA[
i_cycle28:8  %zext_ln49_29 = zext i31 %add_ln49_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_29"/></StgValue>
</operation>

<operation id="3467" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle28:9  %gmem_addr_85 = getelementptr i32* %gmem, i64 %zext_ln49_29

]]></Node>
<StgValue><ssdm name="gmem_addr_85"/></StgValue>
</operation>

<operation id="3468" st_id="583" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
i_cycle28:10  %p_wr_req423 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_85, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req423"/></StgValue>
</operation>

<operation id="3469" st_id="583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="0" op_0_bw="0">
<![CDATA[
i_cycle28:11  br label %60

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="584" st_id="584">

<operation id="3470" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_29 = phi i9 [ 0, %i_cycle28 ], [ %add_ln39_29, %j_cycle_end29 ]

]]></Node>
<StgValue><ssdm name="j_0_29"/></StgValue>
</operation>

<operation id="3471" st_id="584" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_29 = icmp eq i9 %j_0_29, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_29"/></StgValue>
</operation>

<operation id="3472" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_151 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>

<operation id="3473" st_id="584" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_29 = add i9 %j_0_29, 1

]]></Node>
<StgValue><ssdm name="add_ln39_29"/></StgValue>
</operation>

<operation id="3474" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_29, label %i_cycle29, label %j_cycle_begin29

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="3475" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin29:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="3476" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin29:1  %tmp_87 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="3477" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin29:2  %zext_ln46_120 = zext i9 %j_0_29 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_120"/></StgValue>
</operation>

<operation id="3478" st_id="584" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin29:3  %add_ln46_89 = add i17 %mul_ln46_89, %zext_ln46_120

]]></Node>
<StgValue><ssdm name="add_ln46_89"/></StgValue>
</operation>

<operation id="3479" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin29:4  %zext_ln46_121 = zext i17 %add_ln46_89 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_121"/></StgValue>
</operation>

<operation id="3480" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin29:5  %c_t_addr_29 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_121

]]></Node>
<StgValue><ssdm name="c_t_addr_29"/></StgValue>
</operation>

<operation id="3481" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin29:6  br label %61

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="3482" st_id="584" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
i_cycle29:0  %p_wr_resp424 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_85)

]]></Node>
<StgValue><ssdm name="p_wr_resp424"/></StgValue>
</operation>

<operation id="3483" st_id="584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle29:3  %tmp_86 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="585" st_id="585">

<operation id="3484" st_id="585" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_29 = phi i9 [ 0, %j_cycle_begin29 ], [ %add_ln41_29, %k_cycle29 ]

]]></Node>
<StgValue><ssdm name="k_0_29"/></StgValue>
</operation>

<operation id="3485" st_id="585" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul240 = phi i17 [ 0, %j_cycle_begin29 ], [ %add_ln44_149, %k_cycle29 ]

]]></Node>
<StgValue><ssdm name="phi_mul240"/></StgValue>
</operation>

<operation id="3486" st_id="585" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_29 = icmp eq i9 %k_0_29, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_29"/></StgValue>
</operation>

<operation id="3487" st_id="585" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_153 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_153"/></StgValue>
</operation>

<operation id="3488" st_id="585" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_29 = add i9 %k_0_29, 1

]]></Node>
<StgValue><ssdm name="add_ln41_29"/></StgValue>
</operation>

<operation id="3489" st_id="585" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_29, label %j_cycle_end29, label %k_cycle29

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="3490" st_id="585" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="17" op_0_bw="9">
<![CDATA[
k_cycle29:3  %zext_ln43_87 = zext i9 %k_0_29 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_87"/></StgValue>
</operation>

<operation id="3491" st_id="585" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle29:4  %add_ln43_58 = add i17 %mul_ln46_89, %zext_ln43_87

]]></Node>
<StgValue><ssdm name="add_ln43_58"/></StgValue>
</operation>

<operation id="3492" st_id="585" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="31" op_0_bw="17">
<![CDATA[
k_cycle29:5  %zext_ln43_88 = zext i17 %add_ln43_58 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_88"/></StgValue>
</operation>

<operation id="3493" st_id="585" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle29:6  %add_ln43_59 = add i31 %zext_ln43_88, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_59"/></StgValue>
</operation>

<operation id="3494" st_id="585" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle29:10  %add_ln44_58 = add i17 %phi_mul240, %zext_ln46_120

]]></Node>
<StgValue><ssdm name="add_ln44_58"/></StgValue>
</operation>
</state>

<state id="586" st_id="586">

<operation id="3495" st_id="586" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="64" op_0_bw="31">
<![CDATA[
k_cycle29:7  %zext_ln43_89 = zext i31 %add_ln43_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_89"/></StgValue>
</operation>

<operation id="3496" st_id="586" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle29:8  %gmem_addr_89 = getelementptr i32* %gmem, i64 %zext_ln43_89

]]></Node>
<StgValue><ssdm name="gmem_addr_89"/></StgValue>
</operation>

<operation id="3497" st_id="586" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle29:9  %add_ln44_149 = add i17 %phi_mul240, 300

]]></Node>
<StgValue><ssdm name="add_ln44_149"/></StgValue>
</operation>

<operation id="3498" st_id="586" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="31" op_0_bw="17">
<![CDATA[
k_cycle29:11  %zext_ln44_58 = zext i17 %add_ln44_58 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_58"/></StgValue>
</operation>

<operation id="3499" st_id="586" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle29:12  %add_ln44_59 = add i31 %zext_ln44_58, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_59"/></StgValue>
</operation>

<operation id="3500" st_id="586" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
k_cycle29:15  %gmem_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_89, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>
</state>

<state id="587" st_id="587">

<operation id="3501" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="64" op_0_bw="31">
<![CDATA[
k_cycle29:13  %zext_ln44_59 = zext i31 %add_ln44_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_59"/></StgValue>
</operation>

<operation id="3502" st_id="587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle29:14  %gmem_addr_90 = getelementptr i32* %gmem, i64 %zext_ln44_59

]]></Node>
<StgValue><ssdm name="gmem_addr_90"/></StgValue>
</operation>

<operation id="3503" st_id="587" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
k_cycle29:15  %gmem_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_89, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="3504" st_id="587" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
k_cycle29:17  %gmem_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_90, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>
</state>

<state id="588" st_id="588">

<operation id="3505" st_id="588" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
k_cycle29:15  %gmem_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_89, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="3506" st_id="588" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
k_cycle29:17  %gmem_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_90, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>
</state>

<state id="589" st_id="589">

<operation id="3507" st_id="589" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
k_cycle29:15  %gmem_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_89, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="3508" st_id="589" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
k_cycle29:17  %gmem_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_90, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>
</state>

<state id="590" st_id="590">

<operation id="3509" st_id="590" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
k_cycle29:15  %gmem_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_89, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="3510" st_id="590" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
k_cycle29:17  %gmem_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_90, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>
</state>

<state id="591" st_id="591">

<operation id="3511" st_id="591" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
k_cycle29:15  %gmem_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_89, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="3512" st_id="591" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
k_cycle29:17  %gmem_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_90, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>
</state>

<state id="592" st_id="592">

<operation id="3513" st_id="592" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
k_cycle29:15  %gmem_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_89, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="3514" st_id="592" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
k_cycle29:17  %gmem_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_90, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>
</state>

<state id="593" st_id="593">

<operation id="3515" st_id="593" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle29:16  %gmem_addr_89_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_89)

]]></Node>
<StgValue><ssdm name="gmem_addr_89_read"/></StgValue>
</operation>

<operation id="3516" st_id="593" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
k_cycle29:17  %gmem_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_90, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>
</state>

<state id="594" st_id="594">

<operation id="3517" st_id="594" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle29:18  %gmem_addr_90_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_90)

]]></Node>
<StgValue><ssdm name="gmem_addr_90_read"/></StgValue>
</operation>
</state>

<state id="595" st_id="595">

<operation id="3518" st_id="595" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle29:19  %mul_ln46_29 = mul nsw i32 %gmem_addr_90_read, %gmem_addr_89_read

]]></Node>
<StgValue><ssdm name="mul_ln46_29"/></StgValue>
</operation>

<operation id="3519" st_id="595" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="32" op_0_bw="17">
<![CDATA[
k_cycle29:20  %c_t_load_89 = load i32* %c_t_addr_29, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_89"/></StgValue>
</operation>
</state>

<state id="596" st_id="596">

<operation id="3520" st_id="596" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle29:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="3521" st_id="596" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle29:1  %tmp_91 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="3522" st_id="596" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle29:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="3523" st_id="596" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="32" op_0_bw="17">
<![CDATA[
k_cycle29:20  %c_t_load_89 = load i32* %c_t_addr_29, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_89"/></StgValue>
</operation>

<operation id="3524" st_id="596" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle29:21  %add_ln46_29 = add nsw i32 %mul_ln46_29, %c_t_load_89

]]></Node>
<StgValue><ssdm name="add_ln46_29"/></StgValue>
</operation>

<operation id="3525" st_id="596" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle29:22  store i32 %add_ln46_29, i32* %c_t_addr_29, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="3526" st_id="596" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle29:23  %empty_154 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_91) nounwind

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="3527" st_id="596" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="0" op_0_bw="0">
<![CDATA[
k_cycle29:24  br label %61

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="597" st_id="597">

<operation id="3528" st_id="597" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end29:0  %c_t_load_29 = load i32* %c_t_addr_29, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_29"/></StgValue>
</operation>
</state>

<state id="598" st_id="598">

<operation id="3529" st_id="598" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end29:0  %c_t_load_29 = load i32* %c_t_addr_29, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_29"/></StgValue>
</operation>
</state>

<state id="599" st_id="599">

<operation id="3530" st_id="599" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle_end29:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_85, i32 %c_t_load_29, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="3531" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end29:2  %empty_152 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_87) nounwind

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="3532" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end29:3  br label %60

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="600" st_id="600">

<operation id="3533" st_id="600" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
i_cycle29:0  %p_wr_resp424 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_85)

]]></Node>
<StgValue><ssdm name="p_wr_resp424"/></StgValue>
</operation>
</state>

<state id="601" st_id="601">

<operation id="3534" st_id="601" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
i_cycle29:0  %p_wr_resp424 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_85)

]]></Node>
<StgValue><ssdm name="p_wr_resp424"/></StgValue>
</operation>

<operation id="3535" st_id="601" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle29:2  %add_ln36_26 = add i9 %i_0_0, 30

]]></Node>
<StgValue><ssdm name="add_ln36_26"/></StgValue>
</operation>
</state>

<state id="602" st_id="602">

<operation id="3536" st_id="602" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
i_cycle29:0  %p_wr_resp424 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_85)

]]></Node>
<StgValue><ssdm name="p_wr_resp424"/></StgValue>
</operation>

<operation id="3537" st_id="602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="17" op_0_bw="9">
<![CDATA[
i_cycle29:4  %zext_ln46_118 = zext i9 %add_ln36_26 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_118"/></StgValue>
</operation>

<operation id="3538" st_id="602" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle29:5  %mul_ln46_90 = mul i17 %zext_ln46_118, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_90"/></StgValue>
</operation>

<operation id="3539" st_id="602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="31" op_0_bw="17">
<![CDATA[
i_cycle29:6  %zext_ln46_119 = zext i17 %mul_ln46_90 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_119"/></StgValue>
</operation>

<operation id="3540" st_id="602" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle29:7  %add_ln49_30 = add i31 %zext_ln46_119, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_30"/></StgValue>
</operation>
</state>

<state id="603" st_id="603">

<operation id="3541" st_id="603" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
i_cycle29:0  %p_wr_resp424 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_85)

]]></Node>
<StgValue><ssdm name="p_wr_resp424"/></StgValue>
</operation>

<operation id="3542" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle29:1  %empty_150 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_83) nounwind

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="3543" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="64" op_0_bw="31">
<![CDATA[
i_cycle29:8  %zext_ln49_30 = zext i31 %add_ln49_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_30"/></StgValue>
</operation>

<operation id="3544" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle29:9  %gmem_addr_88 = getelementptr i32* %gmem, i64 %zext_ln49_30

]]></Node>
<StgValue><ssdm name="gmem_addr_88"/></StgValue>
</operation>

<operation id="3545" st_id="603" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
i_cycle29:10  %p_wr_req425 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_88, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req425"/></StgValue>
</operation>

<operation id="3546" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="0" op_0_bw="0">
<![CDATA[
i_cycle29:11  br label %62

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="604" st_id="604">

<operation id="3547" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_30 = phi i9 [ 0, %i_cycle29 ], [ %add_ln39_30, %j_cycle_end30 ]

]]></Node>
<StgValue><ssdm name="j_0_30"/></StgValue>
</operation>

<operation id="3548" st_id="604" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_30 = icmp eq i9 %j_0_30, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_30"/></StgValue>
</operation>

<operation id="3549" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_156 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="3550" st_id="604" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_30 = add i9 %j_0_30, 1

]]></Node>
<StgValue><ssdm name="add_ln39_30"/></StgValue>
</operation>

<operation id="3551" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_30, label %i_cycle30, label %j_cycle_begin30

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="3552" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin30:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="3553" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin30:1  %tmp_90 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="3554" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin30:2  %zext_ln46_124 = zext i9 %j_0_30 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_124"/></StgValue>
</operation>

<operation id="3555" st_id="604" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin30:3  %add_ln46_90 = add i17 %mul_ln46_90, %zext_ln46_124

]]></Node>
<StgValue><ssdm name="add_ln46_90"/></StgValue>
</operation>

<operation id="3556" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin30:4  %zext_ln46_125 = zext i17 %add_ln46_90 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_125"/></StgValue>
</operation>

<operation id="3557" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin30:5  %c_t_addr_30 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_125

]]></Node>
<StgValue><ssdm name="c_t_addr_30"/></StgValue>
</operation>

<operation id="3558" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin30:6  br label %63

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="3559" st_id="604" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
i_cycle30:0  %p_wr_resp426 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_88)

]]></Node>
<StgValue><ssdm name="p_wr_resp426"/></StgValue>
</operation>

<operation id="3560" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle30:3  %tmp_89 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="605" st_id="605">

<operation id="3561" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_30 = phi i9 [ 0, %j_cycle_begin30 ], [ %add_ln41_30, %k_cycle30 ]

]]></Node>
<StgValue><ssdm name="k_0_30"/></StgValue>
</operation>

<operation id="3562" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul242 = phi i17 [ 0, %j_cycle_begin30 ], [ %add_ln44_150, %k_cycle30 ]

]]></Node>
<StgValue><ssdm name="phi_mul242"/></StgValue>
</operation>

<operation id="3563" st_id="605" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_30 = icmp eq i9 %k_0_30, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_30"/></StgValue>
</operation>

<operation id="3564" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_158 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="3565" st_id="605" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_30 = add i9 %k_0_30, 1

]]></Node>
<StgValue><ssdm name="add_ln41_30"/></StgValue>
</operation>

<operation id="3566" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_30, label %j_cycle_end30, label %k_cycle30

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="3567" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="17" op_0_bw="9">
<![CDATA[
k_cycle30:3  %zext_ln43_90 = zext i9 %k_0_30 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_90"/></StgValue>
</operation>

<operation id="3568" st_id="605" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle30:4  %add_ln43_60 = add i17 %mul_ln46_90, %zext_ln43_90

]]></Node>
<StgValue><ssdm name="add_ln43_60"/></StgValue>
</operation>

<operation id="3569" st_id="605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="31" op_0_bw="17">
<![CDATA[
k_cycle30:5  %zext_ln43_91 = zext i17 %add_ln43_60 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_91"/></StgValue>
</operation>

<operation id="3570" st_id="605" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle30:6  %add_ln43_61 = add i31 %zext_ln43_91, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_61"/></StgValue>
</operation>

<operation id="3571" st_id="605" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle30:10  %add_ln44_60 = add i17 %phi_mul242, %zext_ln46_124

]]></Node>
<StgValue><ssdm name="add_ln44_60"/></StgValue>
</operation>
</state>

<state id="606" st_id="606">

<operation id="3572" st_id="606" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="64" op_0_bw="31">
<![CDATA[
k_cycle30:7  %zext_ln43_92 = zext i31 %add_ln43_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_92"/></StgValue>
</operation>

<operation id="3573" st_id="606" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle30:8  %gmem_addr_92 = getelementptr i32* %gmem, i64 %zext_ln43_92

]]></Node>
<StgValue><ssdm name="gmem_addr_92"/></StgValue>
</operation>

<operation id="3574" st_id="606" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle30:9  %add_ln44_150 = add i17 %phi_mul242, 300

]]></Node>
<StgValue><ssdm name="add_ln44_150"/></StgValue>
</operation>

<operation id="3575" st_id="606" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="31" op_0_bw="17">
<![CDATA[
k_cycle30:11  %zext_ln44_60 = zext i17 %add_ln44_60 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_60"/></StgValue>
</operation>

<operation id="3576" st_id="606" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle30:12  %add_ln44_61 = add i31 %zext_ln44_60, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_61"/></StgValue>
</operation>

<operation id="3577" st_id="606" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
k_cycle30:15  %gmem_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_92, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>
</state>

<state id="607" st_id="607">

<operation id="3578" st_id="607" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="64" op_0_bw="31">
<![CDATA[
k_cycle30:13  %zext_ln44_61 = zext i31 %add_ln44_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_61"/></StgValue>
</operation>

<operation id="3579" st_id="607" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle30:14  %gmem_addr_93 = getelementptr i32* %gmem, i64 %zext_ln44_61

]]></Node>
<StgValue><ssdm name="gmem_addr_93"/></StgValue>
</operation>

<operation id="3580" st_id="607" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
k_cycle30:15  %gmem_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_92, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="3581" st_id="607" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
k_cycle30:17  %gmem_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_93, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>
</state>

<state id="608" st_id="608">

<operation id="3582" st_id="608" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
k_cycle30:15  %gmem_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_92, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="3583" st_id="608" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
k_cycle30:17  %gmem_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_93, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>
</state>

<state id="609" st_id="609">

<operation id="3584" st_id="609" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
k_cycle30:15  %gmem_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_92, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="3585" st_id="609" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
k_cycle30:17  %gmem_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_93, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>
</state>

<state id="610" st_id="610">

<operation id="3586" st_id="610" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
k_cycle30:15  %gmem_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_92, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="3587" st_id="610" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
k_cycle30:17  %gmem_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_93, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>
</state>

<state id="611" st_id="611">

<operation id="3588" st_id="611" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
k_cycle30:15  %gmem_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_92, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="3589" st_id="611" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
k_cycle30:17  %gmem_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_93, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>
</state>

<state id="612" st_id="612">

<operation id="3590" st_id="612" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
k_cycle30:15  %gmem_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_92, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="3591" st_id="612" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
k_cycle30:17  %gmem_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_93, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>
</state>

<state id="613" st_id="613">

<operation id="3592" st_id="613" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle30:16  %gmem_addr_92_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_92)

]]></Node>
<StgValue><ssdm name="gmem_addr_92_read"/></StgValue>
</operation>

<operation id="3593" st_id="613" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
k_cycle30:17  %gmem_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_93, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>
</state>

<state id="614" st_id="614">

<operation id="3594" st_id="614" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle30:18  %gmem_addr_93_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_93)

]]></Node>
<StgValue><ssdm name="gmem_addr_93_read"/></StgValue>
</operation>
</state>

<state id="615" st_id="615">

<operation id="3595" st_id="615" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle30:19  %mul_ln46_30 = mul nsw i32 %gmem_addr_93_read, %gmem_addr_92_read

]]></Node>
<StgValue><ssdm name="mul_ln46_30"/></StgValue>
</operation>

<operation id="3596" st_id="615" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="32" op_0_bw="17">
<![CDATA[
k_cycle30:20  %c_t_load_90 = load i32* %c_t_addr_30, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_90"/></StgValue>
</operation>
</state>

<state id="616" st_id="616">

<operation id="3597" st_id="616" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle30:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="3598" st_id="616" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle30:1  %tmp_94 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="3599" st_id="616" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle30:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="3600" st_id="616" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="32" op_0_bw="17">
<![CDATA[
k_cycle30:20  %c_t_load_90 = load i32* %c_t_addr_30, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_90"/></StgValue>
</operation>

<operation id="3601" st_id="616" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle30:21  %add_ln46_30 = add nsw i32 %mul_ln46_30, %c_t_load_90

]]></Node>
<StgValue><ssdm name="add_ln46_30"/></StgValue>
</operation>

<operation id="3602" st_id="616" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle30:22  store i32 %add_ln46_30, i32* %c_t_addr_30, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="3603" st_id="616" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle30:23  %empty_159 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_94) nounwind

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>

<operation id="3604" st_id="616" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="0" op_0_bw="0">
<![CDATA[
k_cycle30:24  br label %63

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="617" st_id="617">

<operation id="3605" st_id="617" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end30:0  %c_t_load_30 = load i32* %c_t_addr_30, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_30"/></StgValue>
</operation>
</state>

<state id="618" st_id="618">

<operation id="3606" st_id="618" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end30:0  %c_t_load_30 = load i32* %c_t_addr_30, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_30"/></StgValue>
</operation>
</state>

<state id="619" st_id="619">

<operation id="3607" st_id="619" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
j_cycle_end30:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_88, i32 %c_t_load_30, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="3608" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end30:2  %empty_157 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_90) nounwind

]]></Node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>

<operation id="3609" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end30:3  br label %62

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="620" st_id="620">

<operation id="3610" st_id="620" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
i_cycle30:0  %p_wr_resp426 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_88)

]]></Node>
<StgValue><ssdm name="p_wr_resp426"/></StgValue>
</operation>
</state>

<state id="621" st_id="621">

<operation id="3611" st_id="621" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
i_cycle30:0  %p_wr_resp426 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_88)

]]></Node>
<StgValue><ssdm name="p_wr_resp426"/></StgValue>
</operation>

<operation id="3612" st_id="621" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle30:2  %add_ln36_27 = add i9 %i_0_0, 31

]]></Node>
<StgValue><ssdm name="add_ln36_27"/></StgValue>
</operation>
</state>

<state id="622" st_id="622">

<operation id="3613" st_id="622" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
i_cycle30:0  %p_wr_resp426 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_88)

]]></Node>
<StgValue><ssdm name="p_wr_resp426"/></StgValue>
</operation>

<operation id="3614" st_id="622" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="17" op_0_bw="9">
<![CDATA[
i_cycle30:4  %zext_ln46_122 = zext i9 %add_ln36_27 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_122"/></StgValue>
</operation>

<operation id="3615" st_id="622" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle30:5  %mul_ln46_91 = mul i17 %zext_ln46_122, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_91"/></StgValue>
</operation>

<operation id="3616" st_id="622" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="31" op_0_bw="17">
<![CDATA[
i_cycle30:6  %zext_ln46_123 = zext i17 %mul_ln46_91 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_123"/></StgValue>
</operation>

<operation id="3617" st_id="622" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle30:7  %add_ln49_31 = add i31 %zext_ln46_123, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_31"/></StgValue>
</operation>
</state>

<state id="623" st_id="623">

<operation id="3618" st_id="623" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
i_cycle30:0  %p_wr_resp426 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_88)

]]></Node>
<StgValue><ssdm name="p_wr_resp426"/></StgValue>
</operation>

<operation id="3619" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle30:1  %empty_155 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_86) nounwind

]]></Node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>

<operation id="3620" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="64" op_0_bw="31">
<![CDATA[
i_cycle30:8  %zext_ln49_31 = zext i31 %add_ln49_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_31"/></StgValue>
</operation>

<operation id="3621" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle30:9  %gmem_addr_91 = getelementptr i32* %gmem, i64 %zext_ln49_31

]]></Node>
<StgValue><ssdm name="gmem_addr_91"/></StgValue>
</operation>

<operation id="3622" st_id="623" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
i_cycle30:10  %p_wr_req427 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_91, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req427"/></StgValue>
</operation>

<operation id="3623" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="0" op_0_bw="0">
<![CDATA[
i_cycle30:11  br label %64

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="624" st_id="624">

<operation id="3624" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_31 = phi i9 [ 0, %i_cycle30 ], [ %add_ln39_31, %j_cycle_end31 ]

]]></Node>
<StgValue><ssdm name="j_0_31"/></StgValue>
</operation>

<operation id="3625" st_id="624" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_31 = icmp eq i9 %j_0_31, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_31"/></StgValue>
</operation>

<operation id="3626" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_161 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_161"/></StgValue>
</operation>

<operation id="3627" st_id="624" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_31 = add i9 %j_0_31, 1

]]></Node>
<StgValue><ssdm name="add_ln39_31"/></StgValue>
</operation>

<operation id="3628" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_31, label %i_cycle31, label %j_cycle_begin31

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="3629" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin31:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="3630" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin31:1  %tmp_93 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="3631" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin31:2  %zext_ln46_128 = zext i9 %j_0_31 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_128"/></StgValue>
</operation>

<operation id="3632" st_id="624" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin31:3  %add_ln46_91 = add i17 %mul_ln46_91, %zext_ln46_128

]]></Node>
<StgValue><ssdm name="add_ln46_91"/></StgValue>
</operation>

<operation id="3633" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin31:4  %zext_ln46_129 = zext i17 %add_ln46_91 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_129"/></StgValue>
</operation>

<operation id="3634" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin31:5  %c_t_addr_31 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_129

]]></Node>
<StgValue><ssdm name="c_t_addr_31"/></StgValue>
</operation>

<operation id="3635" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin31:6  br label %65

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="3636" st_id="624" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
i_cycle31:0  %p_wr_resp428 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_91)

]]></Node>
<StgValue><ssdm name="p_wr_resp428"/></StgValue>
</operation>

<operation id="3637" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle31:3  %tmp_92 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>
</state>

<state id="625" st_id="625">

<operation id="3638" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_31 = phi i9 [ 0, %j_cycle_begin31 ], [ %add_ln41_31, %k_cycle31 ]

]]></Node>
<StgValue><ssdm name="k_0_31"/></StgValue>
</operation>

<operation id="3639" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul244 = phi i17 [ 0, %j_cycle_begin31 ], [ %add_ln44_151, %k_cycle31 ]

]]></Node>
<StgValue><ssdm name="phi_mul244"/></StgValue>
</operation>

<operation id="3640" st_id="625" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_31 = icmp eq i9 %k_0_31, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_31"/></StgValue>
</operation>

<operation id="3641" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_163 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_163"/></StgValue>
</operation>

<operation id="3642" st_id="625" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_31 = add i9 %k_0_31, 1

]]></Node>
<StgValue><ssdm name="add_ln41_31"/></StgValue>
</operation>

<operation id="3643" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_31, label %j_cycle_end31, label %k_cycle31

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="3644" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="17" op_0_bw="9">
<![CDATA[
k_cycle31:3  %zext_ln43_93 = zext i9 %k_0_31 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_93"/></StgValue>
</operation>

<operation id="3645" st_id="625" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle31:4  %add_ln43_62 = add i17 %mul_ln46_91, %zext_ln43_93

]]></Node>
<StgValue><ssdm name="add_ln43_62"/></StgValue>
</operation>

<operation id="3646" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="31" op_0_bw="17">
<![CDATA[
k_cycle31:5  %zext_ln43_94 = zext i17 %add_ln43_62 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_94"/></StgValue>
</operation>

<operation id="3647" st_id="625" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle31:6  %add_ln43_63 = add i31 %zext_ln43_94, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_63"/></StgValue>
</operation>

<operation id="3648" st_id="625" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle31:10  %add_ln44_62 = add i17 %phi_mul244, %zext_ln46_128

]]></Node>
<StgValue><ssdm name="add_ln44_62"/></StgValue>
</operation>
</state>

<state id="626" st_id="626">

<operation id="3649" st_id="626" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="64" op_0_bw="31">
<![CDATA[
k_cycle31:7  %zext_ln43_95 = zext i31 %add_ln43_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_95"/></StgValue>
</operation>

<operation id="3650" st_id="626" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle31:8  %gmem_addr_95 = getelementptr i32* %gmem, i64 %zext_ln43_95

]]></Node>
<StgValue><ssdm name="gmem_addr_95"/></StgValue>
</operation>

<operation id="3651" st_id="626" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle31:9  %add_ln44_151 = add i17 %phi_mul244, 300

]]></Node>
<StgValue><ssdm name="add_ln44_151"/></StgValue>
</operation>

<operation id="3652" st_id="626" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="31" op_0_bw="17">
<![CDATA[
k_cycle31:11  %zext_ln44_62 = zext i17 %add_ln44_62 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_62"/></StgValue>
</operation>

<operation id="3653" st_id="626" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle31:12  %add_ln44_63 = add i31 %zext_ln44_62, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_63"/></StgValue>
</operation>

<operation id="3654" st_id="626" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
k_cycle31:15  %gmem_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_95, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>
</state>

<state id="627" st_id="627">

<operation id="3655" st_id="627" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="64" op_0_bw="31">
<![CDATA[
k_cycle31:13  %zext_ln44_63 = zext i31 %add_ln44_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_63"/></StgValue>
</operation>

<operation id="3656" st_id="627" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle31:14  %gmem_addr_96 = getelementptr i32* %gmem, i64 %zext_ln44_63

]]></Node>
<StgValue><ssdm name="gmem_addr_96"/></StgValue>
</operation>

<operation id="3657" st_id="627" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
k_cycle31:15  %gmem_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_95, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>

<operation id="3658" st_id="627" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
k_cycle31:17  %gmem_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_96, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>
</state>

<state id="628" st_id="628">

<operation id="3659" st_id="628" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
k_cycle31:15  %gmem_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_95, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>

<operation id="3660" st_id="628" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
k_cycle31:17  %gmem_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_96, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>
</state>

<state id="629" st_id="629">

<operation id="3661" st_id="629" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
k_cycle31:15  %gmem_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_95, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>

<operation id="3662" st_id="629" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
k_cycle31:17  %gmem_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_96, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>
</state>

<state id="630" st_id="630">

<operation id="3663" st_id="630" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
k_cycle31:15  %gmem_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_95, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>

<operation id="3664" st_id="630" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
k_cycle31:17  %gmem_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_96, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>
</state>

<state id="631" st_id="631">

<operation id="3665" st_id="631" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
k_cycle31:15  %gmem_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_95, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>

<operation id="3666" st_id="631" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
k_cycle31:17  %gmem_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_96, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>
</state>

<state id="632" st_id="632">

<operation id="3667" st_id="632" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
k_cycle31:15  %gmem_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_95, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>

<operation id="3668" st_id="632" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
k_cycle31:17  %gmem_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_96, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>
</state>

<state id="633" st_id="633">

<operation id="3669" st_id="633" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle31:16  %gmem_addr_95_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_95)

]]></Node>
<StgValue><ssdm name="gmem_addr_95_read"/></StgValue>
</operation>

<operation id="3670" st_id="633" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
k_cycle31:17  %gmem_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_96, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>
</state>

<state id="634" st_id="634">

<operation id="3671" st_id="634" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle31:18  %gmem_addr_96_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_96)

]]></Node>
<StgValue><ssdm name="gmem_addr_96_read"/></StgValue>
</operation>
</state>

<state id="635" st_id="635">

<operation id="3672" st_id="635" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle31:19  %mul_ln46_31 = mul nsw i32 %gmem_addr_96_read, %gmem_addr_95_read

]]></Node>
<StgValue><ssdm name="mul_ln46_31"/></StgValue>
</operation>

<operation id="3673" st_id="635" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="32" op_0_bw="17">
<![CDATA[
k_cycle31:20  %c_t_load_91 = load i32* %c_t_addr_31, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_91"/></StgValue>
</operation>
</state>

<state id="636" st_id="636">

<operation id="3674" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle31:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="3675" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle31:1  %tmp_97 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="3676" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle31:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="3677" st_id="636" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="32" op_0_bw="17">
<![CDATA[
k_cycle31:20  %c_t_load_91 = load i32* %c_t_addr_31, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_91"/></StgValue>
</operation>

<operation id="3678" st_id="636" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle31:21  %add_ln46_31 = add nsw i32 %mul_ln46_31, %c_t_load_91

]]></Node>
<StgValue><ssdm name="add_ln46_31"/></StgValue>
</operation>

<operation id="3679" st_id="636" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle31:22  store i32 %add_ln46_31, i32* %c_t_addr_31, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="3680" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle31:23  %empty_164 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_97) nounwind

]]></Node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>

<operation id="3681" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="0" op_0_bw="0">
<![CDATA[
k_cycle31:24  br label %65

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="637" st_id="637">

<operation id="3682" st_id="637" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end31:0  %c_t_load_31 = load i32* %c_t_addr_31, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_31"/></StgValue>
</operation>
</state>

<state id="638" st_id="638">

<operation id="3683" st_id="638" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end31:0  %c_t_load_31 = load i32* %c_t_addr_31, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_31"/></StgValue>
</operation>
</state>

<state id="639" st_id="639">

<operation id="3684" st_id="639" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
j_cycle_end31:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_91, i32 %c_t_load_31, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="3685" st_id="639" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end31:2  %empty_162 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_93) nounwind

]]></Node>
<StgValue><ssdm name="empty_162"/></StgValue>
</operation>

<operation id="3686" st_id="639" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end31:3  br label %64

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="640" st_id="640">

<operation id="3687" st_id="640" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
i_cycle31:0  %p_wr_resp428 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_91)

]]></Node>
<StgValue><ssdm name="p_wr_resp428"/></StgValue>
</operation>
</state>

<state id="641" st_id="641">

<operation id="3688" st_id="641" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
i_cycle31:0  %p_wr_resp428 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_91)

]]></Node>
<StgValue><ssdm name="p_wr_resp428"/></StgValue>
</operation>

<operation id="3689" st_id="641" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle31:2  %add_ln36_28 = add i9 %i_0_0, 32

]]></Node>
<StgValue><ssdm name="add_ln36_28"/></StgValue>
</operation>
</state>

<state id="642" st_id="642">

<operation id="3690" st_id="642" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
i_cycle31:0  %p_wr_resp428 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_91)

]]></Node>
<StgValue><ssdm name="p_wr_resp428"/></StgValue>
</operation>

<operation id="3691" st_id="642" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="17" op_0_bw="9">
<![CDATA[
i_cycle31:4  %zext_ln46_126 = zext i9 %add_ln36_28 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_126"/></StgValue>
</operation>

<operation id="3692" st_id="642" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle31:5  %mul_ln46_92 = mul i17 %zext_ln46_126, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_92"/></StgValue>
</operation>

<operation id="3693" st_id="642" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="31" op_0_bw="17">
<![CDATA[
i_cycle31:6  %zext_ln46_127 = zext i17 %mul_ln46_92 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_127"/></StgValue>
</operation>

<operation id="3694" st_id="642" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle31:7  %add_ln49_32 = add i31 %zext_ln46_127, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_32"/></StgValue>
</operation>
</state>

<state id="643" st_id="643">

<operation id="3695" st_id="643" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
i_cycle31:0  %p_wr_resp428 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_91)

]]></Node>
<StgValue><ssdm name="p_wr_resp428"/></StgValue>
</operation>

<operation id="3696" st_id="643" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle31:1  %empty_160 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_89) nounwind

]]></Node>
<StgValue><ssdm name="empty_160"/></StgValue>
</operation>

<operation id="3697" st_id="643" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="64" op_0_bw="31">
<![CDATA[
i_cycle31:8  %zext_ln49_32 = zext i31 %add_ln49_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_32"/></StgValue>
</operation>

<operation id="3698" st_id="643" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle31:9  %gmem_addr_94 = getelementptr i32* %gmem, i64 %zext_ln49_32

]]></Node>
<StgValue><ssdm name="gmem_addr_94"/></StgValue>
</operation>

<operation id="3699" st_id="643" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
i_cycle31:10  %p_wr_req429 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_94, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req429"/></StgValue>
</operation>

<operation id="3700" st_id="643" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="0" op_0_bw="0">
<![CDATA[
i_cycle31:11  br label %66

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="644" st_id="644">

<operation id="3701" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_32 = phi i9 [ 0, %i_cycle31 ], [ %add_ln39_32, %j_cycle_end32 ]

]]></Node>
<StgValue><ssdm name="j_0_32"/></StgValue>
</operation>

<operation id="3702" st_id="644" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_32 = icmp eq i9 %j_0_32, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_32"/></StgValue>
</operation>

<operation id="3703" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_166 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_166"/></StgValue>
</operation>

<operation id="3704" st_id="644" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_32 = add i9 %j_0_32, 1

]]></Node>
<StgValue><ssdm name="add_ln39_32"/></StgValue>
</operation>

<operation id="3705" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_32, label %i_cycle32, label %j_cycle_begin32

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="3706" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin32:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="3707" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin32:1  %tmp_96 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="3708" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin32:2  %zext_ln46_132 = zext i9 %j_0_32 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_132"/></StgValue>
</operation>

<operation id="3709" st_id="644" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin32:3  %add_ln46_92 = add i17 %mul_ln46_92, %zext_ln46_132

]]></Node>
<StgValue><ssdm name="add_ln46_92"/></StgValue>
</operation>

<operation id="3710" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin32:4  %zext_ln46_133 = zext i17 %add_ln46_92 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_133"/></StgValue>
</operation>

<operation id="3711" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin32:5  %c_t_addr_32 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_133

]]></Node>
<StgValue><ssdm name="c_t_addr_32"/></StgValue>
</operation>

<operation id="3712" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin32:6  br label %67

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="3713" st_id="644" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
i_cycle32:0  %p_wr_resp430 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_94)

]]></Node>
<StgValue><ssdm name="p_wr_resp430"/></StgValue>
</operation>

<operation id="3714" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle32:3  %tmp_95 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>
</state>

<state id="645" st_id="645">

<operation id="3715" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_32 = phi i9 [ 0, %j_cycle_begin32 ], [ %add_ln41_32, %k_cycle32 ]

]]></Node>
<StgValue><ssdm name="k_0_32"/></StgValue>
</operation>

<operation id="3716" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul246 = phi i17 [ 0, %j_cycle_begin32 ], [ %add_ln44_152, %k_cycle32 ]

]]></Node>
<StgValue><ssdm name="phi_mul246"/></StgValue>
</operation>

<operation id="3717" st_id="645" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_32 = icmp eq i9 %k_0_32, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_32"/></StgValue>
</operation>

<operation id="3718" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_168 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_168"/></StgValue>
</operation>

<operation id="3719" st_id="645" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_32 = add i9 %k_0_32, 1

]]></Node>
<StgValue><ssdm name="add_ln41_32"/></StgValue>
</operation>

<operation id="3720" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_32, label %j_cycle_end32, label %k_cycle32

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="3721" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="17" op_0_bw="9">
<![CDATA[
k_cycle32:3  %zext_ln43_96 = zext i9 %k_0_32 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_96"/></StgValue>
</operation>

<operation id="3722" st_id="645" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle32:4  %add_ln43_64 = add i17 %mul_ln46_92, %zext_ln43_96

]]></Node>
<StgValue><ssdm name="add_ln43_64"/></StgValue>
</operation>

<operation id="3723" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="31" op_0_bw="17">
<![CDATA[
k_cycle32:5  %zext_ln43_97 = zext i17 %add_ln43_64 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_97"/></StgValue>
</operation>

<operation id="3724" st_id="645" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle32:6  %add_ln43_65 = add i31 %zext_ln43_97, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_65"/></StgValue>
</operation>

<operation id="3725" st_id="645" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle32:10  %add_ln44_64 = add i17 %phi_mul246, %zext_ln46_132

]]></Node>
<StgValue><ssdm name="add_ln44_64"/></StgValue>
</operation>
</state>

<state id="646" st_id="646">

<operation id="3726" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="64" op_0_bw="31">
<![CDATA[
k_cycle32:7  %zext_ln43_98 = zext i31 %add_ln43_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_98"/></StgValue>
</operation>

<operation id="3727" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle32:8  %gmem_addr_98 = getelementptr i32* %gmem, i64 %zext_ln43_98

]]></Node>
<StgValue><ssdm name="gmem_addr_98"/></StgValue>
</operation>

<operation id="3728" st_id="646" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle32:9  %add_ln44_152 = add i17 %phi_mul246, 300

]]></Node>
<StgValue><ssdm name="add_ln44_152"/></StgValue>
</operation>

<operation id="3729" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="31" op_0_bw="17">
<![CDATA[
k_cycle32:11  %zext_ln44_64 = zext i17 %add_ln44_64 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_64"/></StgValue>
</operation>

<operation id="3730" st_id="646" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle32:12  %add_ln44_65 = add i31 %zext_ln44_64, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_65"/></StgValue>
</operation>

<operation id="3731" st_id="646" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
k_cycle32:15  %gmem_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_98, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>
</state>

<state id="647" st_id="647">

<operation id="3732" st_id="647" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="64" op_0_bw="31">
<![CDATA[
k_cycle32:13  %zext_ln44_65 = zext i31 %add_ln44_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_65"/></StgValue>
</operation>

<operation id="3733" st_id="647" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle32:14  %gmem_addr_99 = getelementptr i32* %gmem, i64 %zext_ln44_65

]]></Node>
<StgValue><ssdm name="gmem_addr_99"/></StgValue>
</operation>

<operation id="3734" st_id="647" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
k_cycle32:15  %gmem_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_98, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="3735" st_id="647" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
k_cycle32:17  %gmem_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_99, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>
</state>

<state id="648" st_id="648">

<operation id="3736" st_id="648" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
k_cycle32:15  %gmem_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_98, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="3737" st_id="648" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
k_cycle32:17  %gmem_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_99, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>
</state>

<state id="649" st_id="649">

<operation id="3738" st_id="649" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
k_cycle32:15  %gmem_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_98, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="3739" st_id="649" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
k_cycle32:17  %gmem_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_99, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>
</state>

<state id="650" st_id="650">

<operation id="3740" st_id="650" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
k_cycle32:15  %gmem_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_98, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="3741" st_id="650" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
k_cycle32:17  %gmem_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_99, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>
</state>

<state id="651" st_id="651">

<operation id="3742" st_id="651" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
k_cycle32:15  %gmem_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_98, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="3743" st_id="651" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
k_cycle32:17  %gmem_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_99, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>
</state>

<state id="652" st_id="652">

<operation id="3744" st_id="652" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
k_cycle32:15  %gmem_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_98, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="3745" st_id="652" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
k_cycle32:17  %gmem_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_99, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>
</state>

<state id="653" st_id="653">

<operation id="3746" st_id="653" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle32:16  %gmem_addr_98_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_98)

]]></Node>
<StgValue><ssdm name="gmem_addr_98_read"/></StgValue>
</operation>

<operation id="3747" st_id="653" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
k_cycle32:17  %gmem_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_99, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>
</state>

<state id="654" st_id="654">

<operation id="3748" st_id="654" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle32:18  %gmem_addr_99_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_99)

]]></Node>
<StgValue><ssdm name="gmem_addr_99_read"/></StgValue>
</operation>
</state>

<state id="655" st_id="655">

<operation id="3749" st_id="655" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle32:19  %mul_ln46_32 = mul nsw i32 %gmem_addr_99_read, %gmem_addr_98_read

]]></Node>
<StgValue><ssdm name="mul_ln46_32"/></StgValue>
</operation>

<operation id="3750" st_id="655" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="32" op_0_bw="17">
<![CDATA[
k_cycle32:20  %c_t_load_92 = load i32* %c_t_addr_32, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_92"/></StgValue>
</operation>
</state>

<state id="656" st_id="656">

<operation id="3751" st_id="656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle32:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="3752" st_id="656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle32:1  %tmp_100 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="3753" st_id="656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle32:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="3754" st_id="656" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="32" op_0_bw="17">
<![CDATA[
k_cycle32:20  %c_t_load_92 = load i32* %c_t_addr_32, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_92"/></StgValue>
</operation>

<operation id="3755" st_id="656" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle32:21  %add_ln46_32 = add nsw i32 %mul_ln46_32, %c_t_load_92

]]></Node>
<StgValue><ssdm name="add_ln46_32"/></StgValue>
</operation>

<operation id="3756" st_id="656" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle32:22  store i32 %add_ln46_32, i32* %c_t_addr_32, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="3757" st_id="656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle32:23  %empty_169 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_100) nounwind

]]></Node>
<StgValue><ssdm name="empty_169"/></StgValue>
</operation>

<operation id="3758" st_id="656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="0" op_0_bw="0">
<![CDATA[
k_cycle32:24  br label %67

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="657" st_id="657">

<operation id="3759" st_id="657" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end32:0  %c_t_load_32 = load i32* %c_t_addr_32, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_32"/></StgValue>
</operation>
</state>

<state id="658" st_id="658">

<operation id="3760" st_id="658" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end32:0  %c_t_load_32 = load i32* %c_t_addr_32, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_32"/></StgValue>
</operation>
</state>

<state id="659" st_id="659">

<operation id="3761" st_id="659" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
j_cycle_end32:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_94, i32 %c_t_load_32, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="3762" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end32:2  %empty_167 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_96) nounwind

]]></Node>
<StgValue><ssdm name="empty_167"/></StgValue>
</operation>

<operation id="3763" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end32:3  br label %66

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="660" st_id="660">

<operation id="3764" st_id="660" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
i_cycle32:0  %p_wr_resp430 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_94)

]]></Node>
<StgValue><ssdm name="p_wr_resp430"/></StgValue>
</operation>
</state>

<state id="661" st_id="661">

<operation id="3765" st_id="661" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
i_cycle32:0  %p_wr_resp430 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_94)

]]></Node>
<StgValue><ssdm name="p_wr_resp430"/></StgValue>
</operation>

<operation id="3766" st_id="661" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle32:2  %add_ln36_29 = add i9 %i_0_0, 33

]]></Node>
<StgValue><ssdm name="add_ln36_29"/></StgValue>
</operation>
</state>

<state id="662" st_id="662">

<operation id="3767" st_id="662" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
i_cycle32:0  %p_wr_resp430 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_94)

]]></Node>
<StgValue><ssdm name="p_wr_resp430"/></StgValue>
</operation>

<operation id="3768" st_id="662" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="17" op_0_bw="9">
<![CDATA[
i_cycle32:4  %zext_ln46_130 = zext i9 %add_ln36_29 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_130"/></StgValue>
</operation>

<operation id="3769" st_id="662" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle32:5  %mul_ln46_93 = mul i17 %zext_ln46_130, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_93"/></StgValue>
</operation>

<operation id="3770" st_id="662" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="31" op_0_bw="17">
<![CDATA[
i_cycle32:6  %zext_ln46_131 = zext i17 %mul_ln46_93 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_131"/></StgValue>
</operation>

<operation id="3771" st_id="662" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle32:7  %add_ln49_33 = add i31 %zext_ln46_131, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_33"/></StgValue>
</operation>
</state>

<state id="663" st_id="663">

<operation id="3772" st_id="663" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
i_cycle32:0  %p_wr_resp430 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_94)

]]></Node>
<StgValue><ssdm name="p_wr_resp430"/></StgValue>
</operation>

<operation id="3773" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle32:1  %empty_165 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_92) nounwind

]]></Node>
<StgValue><ssdm name="empty_165"/></StgValue>
</operation>

<operation id="3774" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="64" op_0_bw="31">
<![CDATA[
i_cycle32:8  %zext_ln49_33 = zext i31 %add_ln49_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_33"/></StgValue>
</operation>

<operation id="3775" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle32:9  %gmem_addr_97 = getelementptr i32* %gmem, i64 %zext_ln49_33

]]></Node>
<StgValue><ssdm name="gmem_addr_97"/></StgValue>
</operation>

<operation id="3776" st_id="663" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
i_cycle32:10  %p_wr_req431 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_97, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req431"/></StgValue>
</operation>

<operation id="3777" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="0" op_0_bw="0">
<![CDATA[
i_cycle32:11  br label %68

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="664" st_id="664">

<operation id="3778" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_33 = phi i9 [ 0, %i_cycle32 ], [ %add_ln39_33, %j_cycle_end33 ]

]]></Node>
<StgValue><ssdm name="j_0_33"/></StgValue>
</operation>

<operation id="3779" st_id="664" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_33 = icmp eq i9 %j_0_33, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_33"/></StgValue>
</operation>

<operation id="3780" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_171 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_171"/></StgValue>
</operation>

<operation id="3781" st_id="664" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_33 = add i9 %j_0_33, 1

]]></Node>
<StgValue><ssdm name="add_ln39_33"/></StgValue>
</operation>

<operation id="3782" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_33, label %i_cycle33, label %j_cycle_begin33

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="3783" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin33:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="3784" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin33:1  %tmp_99 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3785" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin33:2  %zext_ln46_136 = zext i9 %j_0_33 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_136"/></StgValue>
</operation>

<operation id="3786" st_id="664" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin33:3  %add_ln46_93 = add i17 %mul_ln46_93, %zext_ln46_136

]]></Node>
<StgValue><ssdm name="add_ln46_93"/></StgValue>
</operation>

<operation id="3787" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin33:4  %zext_ln46_137 = zext i17 %add_ln46_93 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_137"/></StgValue>
</operation>

<operation id="3788" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin33:5  %c_t_addr_33 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_137

]]></Node>
<StgValue><ssdm name="c_t_addr_33"/></StgValue>
</operation>

<operation id="3789" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin33:6  br label %69

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="3790" st_id="664" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
i_cycle33:0  %p_wr_resp432 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_97)

]]></Node>
<StgValue><ssdm name="p_wr_resp432"/></StgValue>
</operation>

<operation id="3791" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle33:3  %tmp_98 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>
</state>

<state id="665" st_id="665">

<operation id="3792" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_33 = phi i9 [ 0, %j_cycle_begin33 ], [ %add_ln41_33, %k_cycle33 ]

]]></Node>
<StgValue><ssdm name="k_0_33"/></StgValue>
</operation>

<operation id="3793" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul248 = phi i17 [ 0, %j_cycle_begin33 ], [ %add_ln44_153, %k_cycle33 ]

]]></Node>
<StgValue><ssdm name="phi_mul248"/></StgValue>
</operation>

<operation id="3794" st_id="665" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_33 = icmp eq i9 %k_0_33, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_33"/></StgValue>
</operation>

<operation id="3795" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_173 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_173"/></StgValue>
</operation>

<operation id="3796" st_id="665" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_33 = add i9 %k_0_33, 1

]]></Node>
<StgValue><ssdm name="add_ln41_33"/></StgValue>
</operation>

<operation id="3797" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_33, label %j_cycle_end33, label %k_cycle33

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="3798" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="17" op_0_bw="9">
<![CDATA[
k_cycle33:3  %zext_ln43_99 = zext i9 %k_0_33 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_99"/></StgValue>
</operation>

<operation id="3799" st_id="665" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle33:4  %add_ln43_66 = add i17 %mul_ln46_93, %zext_ln43_99

]]></Node>
<StgValue><ssdm name="add_ln43_66"/></StgValue>
</operation>

<operation id="3800" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="31" op_0_bw="17">
<![CDATA[
k_cycle33:5  %zext_ln43_100 = zext i17 %add_ln43_66 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_100"/></StgValue>
</operation>

<operation id="3801" st_id="665" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle33:6  %add_ln43_67 = add i31 %zext_ln43_100, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_67"/></StgValue>
</operation>

<operation id="3802" st_id="665" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle33:10  %add_ln44_66 = add i17 %phi_mul248, %zext_ln46_136

]]></Node>
<StgValue><ssdm name="add_ln44_66"/></StgValue>
</operation>
</state>

<state id="666" st_id="666">

<operation id="3803" st_id="666" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="64" op_0_bw="31">
<![CDATA[
k_cycle33:7  %zext_ln43_101 = zext i31 %add_ln43_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_101"/></StgValue>
</operation>

<operation id="3804" st_id="666" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle33:8  %gmem_addr_101 = getelementptr i32* %gmem, i64 %zext_ln43_101

]]></Node>
<StgValue><ssdm name="gmem_addr_101"/></StgValue>
</operation>

<operation id="3805" st_id="666" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle33:9  %add_ln44_153 = add i17 %phi_mul248, 300

]]></Node>
<StgValue><ssdm name="add_ln44_153"/></StgValue>
</operation>

<operation id="3806" st_id="666" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="31" op_0_bw="17">
<![CDATA[
k_cycle33:11  %zext_ln44_66 = zext i17 %add_ln44_66 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_66"/></StgValue>
</operation>

<operation id="3807" st_id="666" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle33:12  %add_ln44_67 = add i31 %zext_ln44_66, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_67"/></StgValue>
</operation>

<operation id="3808" st_id="666" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
k_cycle33:15  %gmem_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_101, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>
</state>

<state id="667" st_id="667">

<operation id="3809" st_id="667" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="64" op_0_bw="31">
<![CDATA[
k_cycle33:13  %zext_ln44_67 = zext i31 %add_ln44_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_67"/></StgValue>
</operation>

<operation id="3810" st_id="667" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle33:14  %gmem_addr_102 = getelementptr i32* %gmem, i64 %zext_ln44_67

]]></Node>
<StgValue><ssdm name="gmem_addr_102"/></StgValue>
</operation>

<operation id="3811" st_id="667" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
k_cycle33:15  %gmem_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_101, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="3812" st_id="667" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
k_cycle33:17  %gmem_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_102, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>
</state>

<state id="668" st_id="668">

<operation id="3813" st_id="668" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
k_cycle33:15  %gmem_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_101, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="3814" st_id="668" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
k_cycle33:17  %gmem_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_102, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>
</state>

<state id="669" st_id="669">

<operation id="3815" st_id="669" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
k_cycle33:15  %gmem_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_101, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="3816" st_id="669" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
k_cycle33:17  %gmem_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_102, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>
</state>

<state id="670" st_id="670">

<operation id="3817" st_id="670" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
k_cycle33:15  %gmem_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_101, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="3818" st_id="670" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
k_cycle33:17  %gmem_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_102, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>
</state>

<state id="671" st_id="671">

<operation id="3819" st_id="671" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
k_cycle33:15  %gmem_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_101, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="3820" st_id="671" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
k_cycle33:17  %gmem_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_102, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>
</state>

<state id="672" st_id="672">

<operation id="3821" st_id="672" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
k_cycle33:15  %gmem_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_101, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="3822" st_id="672" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
k_cycle33:17  %gmem_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_102, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>
</state>

<state id="673" st_id="673">

<operation id="3823" st_id="673" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle33:16  %gmem_addr_101_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_101)

]]></Node>
<StgValue><ssdm name="gmem_addr_101_read"/></StgValue>
</operation>

<operation id="3824" st_id="673" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
k_cycle33:17  %gmem_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_102, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>
</state>

<state id="674" st_id="674">

<operation id="3825" st_id="674" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle33:18  %gmem_addr_102_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_102)

]]></Node>
<StgValue><ssdm name="gmem_addr_102_read"/></StgValue>
</operation>
</state>

<state id="675" st_id="675">

<operation id="3826" st_id="675" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle33:19  %mul_ln46_33 = mul nsw i32 %gmem_addr_102_read, %gmem_addr_101_read

]]></Node>
<StgValue><ssdm name="mul_ln46_33"/></StgValue>
</operation>

<operation id="3827" st_id="675" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="32" op_0_bw="17">
<![CDATA[
k_cycle33:20  %c_t_load_93 = load i32* %c_t_addr_33, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_93"/></StgValue>
</operation>
</state>

<state id="676" st_id="676">

<operation id="3828" st_id="676" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle33:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="3829" st_id="676" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle33:1  %tmp_103 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="3830" st_id="676" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle33:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="3831" st_id="676" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="32" op_0_bw="17">
<![CDATA[
k_cycle33:20  %c_t_load_93 = load i32* %c_t_addr_33, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_93"/></StgValue>
</operation>

<operation id="3832" st_id="676" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle33:21  %add_ln46_33 = add nsw i32 %mul_ln46_33, %c_t_load_93

]]></Node>
<StgValue><ssdm name="add_ln46_33"/></StgValue>
</operation>

<operation id="3833" st_id="676" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle33:22  store i32 %add_ln46_33, i32* %c_t_addr_33, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="3834" st_id="676" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle33:23  %empty_174 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_103) nounwind

]]></Node>
<StgValue><ssdm name="empty_174"/></StgValue>
</operation>

<operation id="3835" st_id="676" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="0" op_0_bw="0">
<![CDATA[
k_cycle33:24  br label %69

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="677" st_id="677">

<operation id="3836" st_id="677" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end33:0  %c_t_load_33 = load i32* %c_t_addr_33, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_33"/></StgValue>
</operation>
</state>

<state id="678" st_id="678">

<operation id="3837" st_id="678" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end33:0  %c_t_load_33 = load i32* %c_t_addr_33, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_33"/></StgValue>
</operation>
</state>

<state id="679" st_id="679">

<operation id="3838" st_id="679" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
j_cycle_end33:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_97, i32 %c_t_load_33, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="3839" st_id="679" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end33:2  %empty_172 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_99) nounwind

]]></Node>
<StgValue><ssdm name="empty_172"/></StgValue>
</operation>

<operation id="3840" st_id="679" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end33:3  br label %68

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="680" st_id="680">

<operation id="3841" st_id="680" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
i_cycle33:0  %p_wr_resp432 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_97)

]]></Node>
<StgValue><ssdm name="p_wr_resp432"/></StgValue>
</operation>
</state>

<state id="681" st_id="681">

<operation id="3842" st_id="681" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
i_cycle33:0  %p_wr_resp432 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_97)

]]></Node>
<StgValue><ssdm name="p_wr_resp432"/></StgValue>
</operation>

<operation id="3843" st_id="681" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle33:2  %add_ln36_30 = add i9 %i_0_0, 34

]]></Node>
<StgValue><ssdm name="add_ln36_30"/></StgValue>
</operation>
</state>

<state id="682" st_id="682">

<operation id="3844" st_id="682" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
i_cycle33:0  %p_wr_resp432 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_97)

]]></Node>
<StgValue><ssdm name="p_wr_resp432"/></StgValue>
</operation>

<operation id="3845" st_id="682" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="17" op_0_bw="9">
<![CDATA[
i_cycle33:4  %zext_ln46_134 = zext i9 %add_ln36_30 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_134"/></StgValue>
</operation>

<operation id="3846" st_id="682" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle33:5  %mul_ln46_94 = mul i17 %zext_ln46_134, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_94"/></StgValue>
</operation>

<operation id="3847" st_id="682" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="31" op_0_bw="17">
<![CDATA[
i_cycle33:6  %zext_ln46_135 = zext i17 %mul_ln46_94 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_135"/></StgValue>
</operation>

<operation id="3848" st_id="682" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle33:7  %add_ln49_34 = add i31 %zext_ln46_135, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_34"/></StgValue>
</operation>
</state>

<state id="683" st_id="683">

<operation id="3849" st_id="683" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
i_cycle33:0  %p_wr_resp432 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_97)

]]></Node>
<StgValue><ssdm name="p_wr_resp432"/></StgValue>
</operation>

<operation id="3850" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle33:1  %empty_170 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_95) nounwind

]]></Node>
<StgValue><ssdm name="empty_170"/></StgValue>
</operation>

<operation id="3851" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="64" op_0_bw="31">
<![CDATA[
i_cycle33:8  %zext_ln49_34 = zext i31 %add_ln49_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_34"/></StgValue>
</operation>

<operation id="3852" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle33:9  %gmem_addr_100 = getelementptr i32* %gmem, i64 %zext_ln49_34

]]></Node>
<StgValue><ssdm name="gmem_addr_100"/></StgValue>
</operation>

<operation id="3853" st_id="683" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
i_cycle33:10  %p_wr_req433 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_100, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req433"/></StgValue>
</operation>

<operation id="3854" st_id="683" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="0" op_0_bw="0">
<![CDATA[
i_cycle33:11  br label %70

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="684" st_id="684">

<operation id="3855" st_id="684" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_34 = phi i9 [ 0, %i_cycle33 ], [ %add_ln39_34, %j_cycle_end34 ]

]]></Node>
<StgValue><ssdm name="j_0_34"/></StgValue>
</operation>

<operation id="3856" st_id="684" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_34 = icmp eq i9 %j_0_34, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_34"/></StgValue>
</operation>

<operation id="3857" st_id="684" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_176 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_176"/></StgValue>
</operation>

<operation id="3858" st_id="684" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_34 = add i9 %j_0_34, 1

]]></Node>
<StgValue><ssdm name="add_ln39_34"/></StgValue>
</operation>

<operation id="3859" st_id="684" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_34, label %i_cycle34, label %j_cycle_begin34

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="3860" st_id="684" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin34:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="3861" st_id="684" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin34:1  %tmp_102 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="3862" st_id="684" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin34:2  %zext_ln46_140 = zext i9 %j_0_34 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_140"/></StgValue>
</operation>

<operation id="3863" st_id="684" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin34:3  %add_ln46_94 = add i17 %mul_ln46_94, %zext_ln46_140

]]></Node>
<StgValue><ssdm name="add_ln46_94"/></StgValue>
</operation>

<operation id="3864" st_id="684" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin34:4  %zext_ln46_141 = zext i17 %add_ln46_94 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_141"/></StgValue>
</operation>

<operation id="3865" st_id="684" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin34:5  %c_t_addr_34 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_141

]]></Node>
<StgValue><ssdm name="c_t_addr_34"/></StgValue>
</operation>

<operation id="3866" st_id="684" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin34:6  br label %71

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="3867" st_id="684" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
i_cycle34:0  %p_wr_resp434 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_100)

]]></Node>
<StgValue><ssdm name="p_wr_resp434"/></StgValue>
</operation>

<operation id="3868" st_id="684" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle34:3  %tmp_101 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="685" st_id="685">

<operation id="3869" st_id="685" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_34 = phi i9 [ 0, %j_cycle_begin34 ], [ %add_ln41_34, %k_cycle34 ]

]]></Node>
<StgValue><ssdm name="k_0_34"/></StgValue>
</operation>

<operation id="3870" st_id="685" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul250 = phi i17 [ 0, %j_cycle_begin34 ], [ %add_ln44_154, %k_cycle34 ]

]]></Node>
<StgValue><ssdm name="phi_mul250"/></StgValue>
</operation>

<operation id="3871" st_id="685" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_34 = icmp eq i9 %k_0_34, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_34"/></StgValue>
</operation>

<operation id="3872" st_id="685" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_178 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>

<operation id="3873" st_id="685" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_34 = add i9 %k_0_34, 1

]]></Node>
<StgValue><ssdm name="add_ln41_34"/></StgValue>
</operation>

<operation id="3874" st_id="685" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_34, label %j_cycle_end34, label %k_cycle34

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="3875" st_id="685" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="17" op_0_bw="9">
<![CDATA[
k_cycle34:3  %zext_ln43_102 = zext i9 %k_0_34 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_102"/></StgValue>
</operation>

<operation id="3876" st_id="685" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle34:4  %add_ln43_68 = add i17 %mul_ln46_94, %zext_ln43_102

]]></Node>
<StgValue><ssdm name="add_ln43_68"/></StgValue>
</operation>

<operation id="3877" st_id="685" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="31" op_0_bw="17">
<![CDATA[
k_cycle34:5  %zext_ln43_103 = zext i17 %add_ln43_68 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_103"/></StgValue>
</operation>

<operation id="3878" st_id="685" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle34:6  %add_ln43_69 = add i31 %zext_ln43_103, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_69"/></StgValue>
</operation>

<operation id="3879" st_id="685" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle34:10  %add_ln44_68 = add i17 %phi_mul250, %zext_ln46_140

]]></Node>
<StgValue><ssdm name="add_ln44_68"/></StgValue>
</operation>
</state>

<state id="686" st_id="686">

<operation id="3880" st_id="686" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="64" op_0_bw="31">
<![CDATA[
k_cycle34:7  %zext_ln43_104 = zext i31 %add_ln43_69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_104"/></StgValue>
</operation>

<operation id="3881" st_id="686" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle34:8  %gmem_addr_104 = getelementptr i32* %gmem, i64 %zext_ln43_104

]]></Node>
<StgValue><ssdm name="gmem_addr_104"/></StgValue>
</operation>

<operation id="3882" st_id="686" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle34:9  %add_ln44_154 = add i17 %phi_mul250, 300

]]></Node>
<StgValue><ssdm name="add_ln44_154"/></StgValue>
</operation>

<operation id="3883" st_id="686" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="31" op_0_bw="17">
<![CDATA[
k_cycle34:11  %zext_ln44_68 = zext i17 %add_ln44_68 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_68"/></StgValue>
</operation>

<operation id="3884" st_id="686" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle34:12  %add_ln44_69 = add i31 %zext_ln44_68, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_69"/></StgValue>
</operation>

<operation id="3885" st_id="686" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
k_cycle34:15  %gmem_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_104, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>
</state>

<state id="687" st_id="687">

<operation id="3886" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="64" op_0_bw="31">
<![CDATA[
k_cycle34:13  %zext_ln44_69 = zext i31 %add_ln44_69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_69"/></StgValue>
</operation>

<operation id="3887" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle34:14  %gmem_addr_105 = getelementptr i32* %gmem, i64 %zext_ln44_69

]]></Node>
<StgValue><ssdm name="gmem_addr_105"/></StgValue>
</operation>

<operation id="3888" st_id="687" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
k_cycle34:15  %gmem_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_104, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="3889" st_id="687" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
k_cycle34:17  %gmem_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_105, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>
</state>

<state id="688" st_id="688">

<operation id="3890" st_id="688" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
k_cycle34:15  %gmem_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_104, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="3891" st_id="688" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
k_cycle34:17  %gmem_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_105, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>
</state>

<state id="689" st_id="689">

<operation id="3892" st_id="689" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
k_cycle34:15  %gmem_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_104, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="3893" st_id="689" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
k_cycle34:17  %gmem_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_105, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>
</state>

<state id="690" st_id="690">

<operation id="3894" st_id="690" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
k_cycle34:15  %gmem_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_104, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="3895" st_id="690" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
k_cycle34:17  %gmem_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_105, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>
</state>

<state id="691" st_id="691">

<operation id="3896" st_id="691" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
k_cycle34:15  %gmem_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_104, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="3897" st_id="691" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
k_cycle34:17  %gmem_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_105, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>
</state>

<state id="692" st_id="692">

<operation id="3898" st_id="692" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
k_cycle34:15  %gmem_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_104, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="3899" st_id="692" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
k_cycle34:17  %gmem_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_105, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>
</state>

<state id="693" st_id="693">

<operation id="3900" st_id="693" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle34:16  %gmem_addr_104_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_104)

]]></Node>
<StgValue><ssdm name="gmem_addr_104_read"/></StgValue>
</operation>

<operation id="3901" st_id="693" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
k_cycle34:17  %gmem_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_105, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>
</state>

<state id="694" st_id="694">

<operation id="3902" st_id="694" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle34:18  %gmem_addr_105_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_105)

]]></Node>
<StgValue><ssdm name="gmem_addr_105_read"/></StgValue>
</operation>
</state>

<state id="695" st_id="695">

<operation id="3903" st_id="695" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle34:19  %mul_ln46_34 = mul nsw i32 %gmem_addr_105_read, %gmem_addr_104_read

]]></Node>
<StgValue><ssdm name="mul_ln46_34"/></StgValue>
</operation>

<operation id="3904" st_id="695" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="32" op_0_bw="17">
<![CDATA[
k_cycle34:20  %c_t_load_94 = load i32* %c_t_addr_34, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_94"/></StgValue>
</operation>
</state>

<state id="696" st_id="696">

<operation id="3905" st_id="696" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle34:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="3906" st_id="696" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle34:1  %tmp_106 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="3907" st_id="696" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle34:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="3908" st_id="696" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="32" op_0_bw="17">
<![CDATA[
k_cycle34:20  %c_t_load_94 = load i32* %c_t_addr_34, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_94"/></StgValue>
</operation>

<operation id="3909" st_id="696" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle34:21  %add_ln46_34 = add nsw i32 %mul_ln46_34, %c_t_load_94

]]></Node>
<StgValue><ssdm name="add_ln46_34"/></StgValue>
</operation>

<operation id="3910" st_id="696" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle34:22  store i32 %add_ln46_34, i32* %c_t_addr_34, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="3911" st_id="696" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle34:23  %empty_179 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_106) nounwind

]]></Node>
<StgValue><ssdm name="empty_179"/></StgValue>
</operation>

<operation id="3912" st_id="696" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="0" op_0_bw="0">
<![CDATA[
k_cycle34:24  br label %71

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="697" st_id="697">

<operation id="3913" st_id="697" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end34:0  %c_t_load_34 = load i32* %c_t_addr_34, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_34"/></StgValue>
</operation>
</state>

<state id="698" st_id="698">

<operation id="3914" st_id="698" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end34:0  %c_t_load_34 = load i32* %c_t_addr_34, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_34"/></StgValue>
</operation>
</state>

<state id="699" st_id="699">

<operation id="3915" st_id="699" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
j_cycle_end34:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_100, i32 %c_t_load_34, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="3916" st_id="699" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end34:2  %empty_177 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_102) nounwind

]]></Node>
<StgValue><ssdm name="empty_177"/></StgValue>
</operation>

<operation id="3917" st_id="699" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end34:3  br label %70

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="700" st_id="700">

<operation id="3918" st_id="700" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
i_cycle34:0  %p_wr_resp434 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_100)

]]></Node>
<StgValue><ssdm name="p_wr_resp434"/></StgValue>
</operation>
</state>

<state id="701" st_id="701">

<operation id="3919" st_id="701" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
i_cycle34:0  %p_wr_resp434 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_100)

]]></Node>
<StgValue><ssdm name="p_wr_resp434"/></StgValue>
</operation>

<operation id="3920" st_id="701" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle34:2  %add_ln36_31 = add i9 %i_0_0, 35

]]></Node>
<StgValue><ssdm name="add_ln36_31"/></StgValue>
</operation>
</state>

<state id="702" st_id="702">

<operation id="3921" st_id="702" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
i_cycle34:0  %p_wr_resp434 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_100)

]]></Node>
<StgValue><ssdm name="p_wr_resp434"/></StgValue>
</operation>

<operation id="3922" st_id="702" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="17" op_0_bw="9">
<![CDATA[
i_cycle34:4  %zext_ln46_138 = zext i9 %add_ln36_31 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_138"/></StgValue>
</operation>

<operation id="3923" st_id="702" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle34:5  %mul_ln46_95 = mul i17 %zext_ln46_138, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_95"/></StgValue>
</operation>

<operation id="3924" st_id="702" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="31" op_0_bw="17">
<![CDATA[
i_cycle34:6  %zext_ln46_139 = zext i17 %mul_ln46_95 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_139"/></StgValue>
</operation>

<operation id="3925" st_id="702" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle34:7  %add_ln49_35 = add i31 %zext_ln46_139, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_35"/></StgValue>
</operation>
</state>

<state id="703" st_id="703">

<operation id="3926" st_id="703" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
i_cycle34:0  %p_wr_resp434 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_100)

]]></Node>
<StgValue><ssdm name="p_wr_resp434"/></StgValue>
</operation>

<operation id="3927" st_id="703" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle34:1  %empty_175 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_98) nounwind

]]></Node>
<StgValue><ssdm name="empty_175"/></StgValue>
</operation>

<operation id="3928" st_id="703" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="64" op_0_bw="31">
<![CDATA[
i_cycle34:8  %zext_ln49_35 = zext i31 %add_ln49_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_35"/></StgValue>
</operation>

<operation id="3929" st_id="703" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle34:9  %gmem_addr_103 = getelementptr i32* %gmem, i64 %zext_ln49_35

]]></Node>
<StgValue><ssdm name="gmem_addr_103"/></StgValue>
</operation>

<operation id="3930" st_id="703" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
i_cycle34:10  %p_wr_req435 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_103, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req435"/></StgValue>
</operation>

<operation id="3931" st_id="703" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="0" op_0_bw="0">
<![CDATA[
i_cycle34:11  br label %72

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="704" st_id="704">

<operation id="3932" st_id="704" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_35 = phi i9 [ 0, %i_cycle34 ], [ %add_ln39_35, %j_cycle_end35 ]

]]></Node>
<StgValue><ssdm name="j_0_35"/></StgValue>
</operation>

<operation id="3933" st_id="704" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_35 = icmp eq i9 %j_0_35, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_35"/></StgValue>
</operation>

<operation id="3934" st_id="704" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_181 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_181"/></StgValue>
</operation>

<operation id="3935" st_id="704" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_35 = add i9 %j_0_35, 1

]]></Node>
<StgValue><ssdm name="add_ln39_35"/></StgValue>
</operation>

<operation id="3936" st_id="704" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_35, label %i_cycle35, label %j_cycle_begin35

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="3937" st_id="704" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin35:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="3938" st_id="704" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin35:1  %tmp_105 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="3939" st_id="704" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin35:2  %zext_ln46_144 = zext i9 %j_0_35 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_144"/></StgValue>
</operation>

<operation id="3940" st_id="704" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin35:3  %add_ln46_95 = add i17 %mul_ln46_95, %zext_ln46_144

]]></Node>
<StgValue><ssdm name="add_ln46_95"/></StgValue>
</operation>

<operation id="3941" st_id="704" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin35:4  %zext_ln46_145 = zext i17 %add_ln46_95 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_145"/></StgValue>
</operation>

<operation id="3942" st_id="704" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin35:5  %c_t_addr_35 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_145

]]></Node>
<StgValue><ssdm name="c_t_addr_35"/></StgValue>
</operation>

<operation id="3943" st_id="704" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin35:6  br label %73

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="3944" st_id="704" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
i_cycle35:0  %p_wr_resp436 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_103)

]]></Node>
<StgValue><ssdm name="p_wr_resp436"/></StgValue>
</operation>

<operation id="3945" st_id="704" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle35:3  %tmp_104 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>
</state>

<state id="705" st_id="705">

<operation id="3946" st_id="705" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_35 = phi i9 [ 0, %j_cycle_begin35 ], [ %add_ln41_35, %k_cycle35 ]

]]></Node>
<StgValue><ssdm name="k_0_35"/></StgValue>
</operation>

<operation id="3947" st_id="705" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul252 = phi i17 [ 0, %j_cycle_begin35 ], [ %add_ln44_155, %k_cycle35 ]

]]></Node>
<StgValue><ssdm name="phi_mul252"/></StgValue>
</operation>

<operation id="3948" st_id="705" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_35 = icmp eq i9 %k_0_35, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_35"/></StgValue>
</operation>

<operation id="3949" st_id="705" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_183 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_183"/></StgValue>
</operation>

<operation id="3950" st_id="705" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_35 = add i9 %k_0_35, 1

]]></Node>
<StgValue><ssdm name="add_ln41_35"/></StgValue>
</operation>

<operation id="3951" st_id="705" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_35, label %j_cycle_end35, label %k_cycle35

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="3952" st_id="705" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="17" op_0_bw="9">
<![CDATA[
k_cycle35:3  %zext_ln43_105 = zext i9 %k_0_35 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_105"/></StgValue>
</operation>

<operation id="3953" st_id="705" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle35:4  %add_ln43_70 = add i17 %mul_ln46_95, %zext_ln43_105

]]></Node>
<StgValue><ssdm name="add_ln43_70"/></StgValue>
</operation>

<operation id="3954" st_id="705" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="31" op_0_bw="17">
<![CDATA[
k_cycle35:5  %zext_ln43_106 = zext i17 %add_ln43_70 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_106"/></StgValue>
</operation>

<operation id="3955" st_id="705" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle35:6  %add_ln43_71 = add i31 %zext_ln43_106, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_71"/></StgValue>
</operation>

<operation id="3956" st_id="705" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle35:10  %add_ln44_70 = add i17 %phi_mul252, %zext_ln46_144

]]></Node>
<StgValue><ssdm name="add_ln44_70"/></StgValue>
</operation>
</state>

<state id="706" st_id="706">

<operation id="3957" st_id="706" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="64" op_0_bw="31">
<![CDATA[
k_cycle35:7  %zext_ln43_107 = zext i31 %add_ln43_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_107"/></StgValue>
</operation>

<operation id="3958" st_id="706" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle35:8  %gmem_addr_107 = getelementptr i32* %gmem, i64 %zext_ln43_107

]]></Node>
<StgValue><ssdm name="gmem_addr_107"/></StgValue>
</operation>

<operation id="3959" st_id="706" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle35:9  %add_ln44_155 = add i17 %phi_mul252, 300

]]></Node>
<StgValue><ssdm name="add_ln44_155"/></StgValue>
</operation>

<operation id="3960" st_id="706" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="31" op_0_bw="17">
<![CDATA[
k_cycle35:11  %zext_ln44_70 = zext i17 %add_ln44_70 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_70"/></StgValue>
</operation>

<operation id="3961" st_id="706" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle35:12  %add_ln44_71 = add i31 %zext_ln44_70, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_71"/></StgValue>
</operation>

<operation id="3962" st_id="706" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
k_cycle35:15  %gmem_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_107, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>
</state>

<state id="707" st_id="707">

<operation id="3963" st_id="707" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="64" op_0_bw="31">
<![CDATA[
k_cycle35:13  %zext_ln44_71 = zext i31 %add_ln44_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_71"/></StgValue>
</operation>

<operation id="3964" st_id="707" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle35:14  %gmem_addr_108 = getelementptr i32* %gmem, i64 %zext_ln44_71

]]></Node>
<StgValue><ssdm name="gmem_addr_108"/></StgValue>
</operation>

<operation id="3965" st_id="707" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
k_cycle35:15  %gmem_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_107, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="3966" st_id="707" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
k_cycle35:17  %gmem_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_108, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>
</state>

<state id="708" st_id="708">

<operation id="3967" st_id="708" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
k_cycle35:15  %gmem_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_107, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="3968" st_id="708" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
k_cycle35:17  %gmem_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_108, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>
</state>

<state id="709" st_id="709">

<operation id="3969" st_id="709" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
k_cycle35:15  %gmem_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_107, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="3970" st_id="709" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
k_cycle35:17  %gmem_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_108, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>
</state>

<state id="710" st_id="710">

<operation id="3971" st_id="710" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
k_cycle35:15  %gmem_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_107, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="3972" st_id="710" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
k_cycle35:17  %gmem_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_108, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>
</state>

<state id="711" st_id="711">

<operation id="3973" st_id="711" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
k_cycle35:15  %gmem_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_107, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="3974" st_id="711" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
k_cycle35:17  %gmem_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_108, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>
</state>

<state id="712" st_id="712">

<operation id="3975" st_id="712" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
k_cycle35:15  %gmem_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_107, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="3976" st_id="712" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
k_cycle35:17  %gmem_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_108, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>
</state>

<state id="713" st_id="713">

<operation id="3977" st_id="713" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle35:16  %gmem_addr_107_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_107)

]]></Node>
<StgValue><ssdm name="gmem_addr_107_read"/></StgValue>
</operation>

<operation id="3978" st_id="713" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
k_cycle35:17  %gmem_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_108, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>
</state>

<state id="714" st_id="714">

<operation id="3979" st_id="714" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle35:18  %gmem_addr_108_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_108)

]]></Node>
<StgValue><ssdm name="gmem_addr_108_read"/></StgValue>
</operation>
</state>

<state id="715" st_id="715">

<operation id="3980" st_id="715" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle35:19  %mul_ln46_35 = mul nsw i32 %gmem_addr_108_read, %gmem_addr_107_read

]]></Node>
<StgValue><ssdm name="mul_ln46_35"/></StgValue>
</operation>

<operation id="3981" st_id="715" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="32" op_0_bw="17">
<![CDATA[
k_cycle35:20  %c_t_load_95 = load i32* %c_t_addr_35, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_95"/></StgValue>
</operation>
</state>

<state id="716" st_id="716">

<operation id="3982" st_id="716" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle35:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="3983" st_id="716" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle35:1  %tmp_109 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="3984" st_id="716" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle35:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="3985" st_id="716" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="32" op_0_bw="17">
<![CDATA[
k_cycle35:20  %c_t_load_95 = load i32* %c_t_addr_35, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_95"/></StgValue>
</operation>

<operation id="3986" st_id="716" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle35:21  %add_ln46_35 = add nsw i32 %mul_ln46_35, %c_t_load_95

]]></Node>
<StgValue><ssdm name="add_ln46_35"/></StgValue>
</operation>

<operation id="3987" st_id="716" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle35:22  store i32 %add_ln46_35, i32* %c_t_addr_35, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="3988" st_id="716" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle35:23  %empty_184 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_109) nounwind

]]></Node>
<StgValue><ssdm name="empty_184"/></StgValue>
</operation>

<operation id="3989" st_id="716" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="0" op_0_bw="0">
<![CDATA[
k_cycle35:24  br label %73

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="717" st_id="717">

<operation id="3990" st_id="717" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end35:0  %c_t_load_35 = load i32* %c_t_addr_35, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_35"/></StgValue>
</operation>
</state>

<state id="718" st_id="718">

<operation id="3991" st_id="718" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end35:0  %c_t_load_35 = load i32* %c_t_addr_35, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_35"/></StgValue>
</operation>
</state>

<state id="719" st_id="719">

<operation id="3992" st_id="719" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
j_cycle_end35:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_103, i32 %c_t_load_35, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="3993" st_id="719" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end35:2  %empty_182 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_105) nounwind

]]></Node>
<StgValue><ssdm name="empty_182"/></StgValue>
</operation>

<operation id="3994" st_id="719" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end35:3  br label %72

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="720" st_id="720">

<operation id="3995" st_id="720" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
i_cycle35:0  %p_wr_resp436 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_103)

]]></Node>
<StgValue><ssdm name="p_wr_resp436"/></StgValue>
</operation>
</state>

<state id="721" st_id="721">

<operation id="3996" st_id="721" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
i_cycle35:0  %p_wr_resp436 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_103)

]]></Node>
<StgValue><ssdm name="p_wr_resp436"/></StgValue>
</operation>

<operation id="3997" st_id="721" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle35:2  %add_ln36_32 = add i9 %i_0_0, 36

]]></Node>
<StgValue><ssdm name="add_ln36_32"/></StgValue>
</operation>
</state>

<state id="722" st_id="722">

<operation id="3998" st_id="722" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
i_cycle35:0  %p_wr_resp436 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_103)

]]></Node>
<StgValue><ssdm name="p_wr_resp436"/></StgValue>
</operation>

<operation id="3999" st_id="722" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="17" op_0_bw="9">
<![CDATA[
i_cycle35:4  %zext_ln46_142 = zext i9 %add_ln36_32 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_142"/></StgValue>
</operation>

<operation id="4000" st_id="722" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle35:5  %mul_ln46_96 = mul i17 %zext_ln46_142, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_96"/></StgValue>
</operation>

<operation id="4001" st_id="722" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="31" op_0_bw="17">
<![CDATA[
i_cycle35:6  %zext_ln46_143 = zext i17 %mul_ln46_96 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_143"/></StgValue>
</operation>

<operation id="4002" st_id="722" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle35:7  %add_ln49_36 = add i31 %zext_ln46_143, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_36"/></StgValue>
</operation>
</state>

<state id="723" st_id="723">

<operation id="4003" st_id="723" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1">
<![CDATA[
i_cycle35:0  %p_wr_resp436 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_103)

]]></Node>
<StgValue><ssdm name="p_wr_resp436"/></StgValue>
</operation>

<operation id="4004" st_id="723" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle35:1  %empty_180 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_101) nounwind

]]></Node>
<StgValue><ssdm name="empty_180"/></StgValue>
</operation>

<operation id="4005" st_id="723" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="31">
<![CDATA[
i_cycle35:8  %zext_ln49_36 = zext i31 %add_ln49_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_36"/></StgValue>
</operation>

<operation id="4006" st_id="723" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle35:9  %gmem_addr_106 = getelementptr i32* %gmem, i64 %zext_ln49_36

]]></Node>
<StgValue><ssdm name="gmem_addr_106"/></StgValue>
</operation>

<operation id="4007" st_id="723" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
i_cycle35:10  %p_wr_req437 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_106, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req437"/></StgValue>
</operation>

<operation id="4008" st_id="723" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="0" op_0_bw="0">
<![CDATA[
i_cycle35:11  br label %74

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="724" st_id="724">

<operation id="4009" st_id="724" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_36 = phi i9 [ 0, %i_cycle35 ], [ %add_ln39_36, %j_cycle_end36 ]

]]></Node>
<StgValue><ssdm name="j_0_36"/></StgValue>
</operation>

<operation id="4010" st_id="724" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_36 = icmp eq i9 %j_0_36, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_36"/></StgValue>
</operation>

<operation id="4011" st_id="724" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_186 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_186"/></StgValue>
</operation>

<operation id="4012" st_id="724" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_36 = add i9 %j_0_36, 1

]]></Node>
<StgValue><ssdm name="add_ln39_36"/></StgValue>
</operation>

<operation id="4013" st_id="724" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_36, label %i_cycle36, label %j_cycle_begin36

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="4014" st_id="724" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin36:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="4015" st_id="724" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin36:1  %tmp_108 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="4016" st_id="724" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin36:2  %zext_ln46_148 = zext i9 %j_0_36 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_148"/></StgValue>
</operation>

<operation id="4017" st_id="724" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin36:3  %add_ln46_96 = add i17 %mul_ln46_96, %zext_ln46_148

]]></Node>
<StgValue><ssdm name="add_ln46_96"/></StgValue>
</operation>

<operation id="4018" st_id="724" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin36:4  %zext_ln46_149 = zext i17 %add_ln46_96 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_149"/></StgValue>
</operation>

<operation id="4019" st_id="724" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin36:5  %c_t_addr_36 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_149

]]></Node>
<StgValue><ssdm name="c_t_addr_36"/></StgValue>
</operation>

<operation id="4020" st_id="724" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin36:6  br label %75

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="4021" st_id="724" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
i_cycle36:0  %p_wr_resp438 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_106)

]]></Node>
<StgValue><ssdm name="p_wr_resp438"/></StgValue>
</operation>

<operation id="4022" st_id="724" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle36:3  %tmp_107 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>
</state>

<state id="725" st_id="725">

<operation id="4023" st_id="725" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_36 = phi i9 [ 0, %j_cycle_begin36 ], [ %add_ln41_36, %k_cycle36 ]

]]></Node>
<StgValue><ssdm name="k_0_36"/></StgValue>
</operation>

<operation id="4024" st_id="725" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul254 = phi i17 [ 0, %j_cycle_begin36 ], [ %add_ln44_156, %k_cycle36 ]

]]></Node>
<StgValue><ssdm name="phi_mul254"/></StgValue>
</operation>

<operation id="4025" st_id="725" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_36 = icmp eq i9 %k_0_36, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_36"/></StgValue>
</operation>

<operation id="4026" st_id="725" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_188 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_188"/></StgValue>
</operation>

<operation id="4027" st_id="725" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_36 = add i9 %k_0_36, 1

]]></Node>
<StgValue><ssdm name="add_ln41_36"/></StgValue>
</operation>

<operation id="4028" st_id="725" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_36, label %j_cycle_end36, label %k_cycle36

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="4029" st_id="725" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="17" op_0_bw="9">
<![CDATA[
k_cycle36:3  %zext_ln43_108 = zext i9 %k_0_36 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_108"/></StgValue>
</operation>

<operation id="4030" st_id="725" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle36:4  %add_ln43_72 = add i17 %mul_ln46_96, %zext_ln43_108

]]></Node>
<StgValue><ssdm name="add_ln43_72"/></StgValue>
</operation>

<operation id="4031" st_id="725" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="31" op_0_bw="17">
<![CDATA[
k_cycle36:5  %zext_ln43_109 = zext i17 %add_ln43_72 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_109"/></StgValue>
</operation>

<operation id="4032" st_id="725" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle36:6  %add_ln43_73 = add i31 %zext_ln43_109, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_73"/></StgValue>
</operation>

<operation id="4033" st_id="725" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle36:10  %add_ln44_72 = add i17 %phi_mul254, %zext_ln46_148

]]></Node>
<StgValue><ssdm name="add_ln44_72"/></StgValue>
</operation>
</state>

<state id="726" st_id="726">

<operation id="4034" st_id="726" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="64" op_0_bw="31">
<![CDATA[
k_cycle36:7  %zext_ln43_110 = zext i31 %add_ln43_73 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_110"/></StgValue>
</operation>

<operation id="4035" st_id="726" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle36:8  %gmem_addr_110 = getelementptr i32* %gmem, i64 %zext_ln43_110

]]></Node>
<StgValue><ssdm name="gmem_addr_110"/></StgValue>
</operation>

<operation id="4036" st_id="726" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle36:9  %add_ln44_156 = add i17 %phi_mul254, 300

]]></Node>
<StgValue><ssdm name="add_ln44_156"/></StgValue>
</operation>

<operation id="4037" st_id="726" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="31" op_0_bw="17">
<![CDATA[
k_cycle36:11  %zext_ln44_72 = zext i17 %add_ln44_72 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_72"/></StgValue>
</operation>

<operation id="4038" st_id="726" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle36:12  %add_ln44_73 = add i31 %zext_ln44_72, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_73"/></StgValue>
</operation>

<operation id="4039" st_id="726" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
k_cycle36:15  %gmem_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_110, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>
</state>

<state id="727" st_id="727">

<operation id="4040" st_id="727" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="64" op_0_bw="31">
<![CDATA[
k_cycle36:13  %zext_ln44_73 = zext i31 %add_ln44_73 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_73"/></StgValue>
</operation>

<operation id="4041" st_id="727" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle36:14  %gmem_addr_111 = getelementptr i32* %gmem, i64 %zext_ln44_73

]]></Node>
<StgValue><ssdm name="gmem_addr_111"/></StgValue>
</operation>

<operation id="4042" st_id="727" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
k_cycle36:15  %gmem_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_110, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="4043" st_id="727" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
k_cycle36:17  %gmem_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_111, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>
</state>

<state id="728" st_id="728">

<operation id="4044" st_id="728" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
k_cycle36:15  %gmem_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_110, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="4045" st_id="728" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
k_cycle36:17  %gmem_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_111, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>
</state>

<state id="729" st_id="729">

<operation id="4046" st_id="729" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
k_cycle36:15  %gmem_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_110, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="4047" st_id="729" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
k_cycle36:17  %gmem_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_111, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>
</state>

<state id="730" st_id="730">

<operation id="4048" st_id="730" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
k_cycle36:15  %gmem_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_110, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="4049" st_id="730" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
k_cycle36:17  %gmem_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_111, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>
</state>

<state id="731" st_id="731">

<operation id="4050" st_id="731" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
k_cycle36:15  %gmem_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_110, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="4051" st_id="731" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
k_cycle36:17  %gmem_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_111, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>
</state>

<state id="732" st_id="732">

<operation id="4052" st_id="732" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
k_cycle36:15  %gmem_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_110, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="4053" st_id="732" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
k_cycle36:17  %gmem_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_111, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>
</state>

<state id="733" st_id="733">

<operation id="4054" st_id="733" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle36:16  %gmem_addr_110_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_110)

]]></Node>
<StgValue><ssdm name="gmem_addr_110_read"/></StgValue>
</operation>

<operation id="4055" st_id="733" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
k_cycle36:17  %gmem_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_111, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>
</state>

<state id="734" st_id="734">

<operation id="4056" st_id="734" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle36:18  %gmem_addr_111_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_111)

]]></Node>
<StgValue><ssdm name="gmem_addr_111_read"/></StgValue>
</operation>
</state>

<state id="735" st_id="735">

<operation id="4057" st_id="735" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle36:19  %mul_ln46_36 = mul nsw i32 %gmem_addr_111_read, %gmem_addr_110_read

]]></Node>
<StgValue><ssdm name="mul_ln46_36"/></StgValue>
</operation>

<operation id="4058" st_id="735" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="32" op_0_bw="17">
<![CDATA[
k_cycle36:20  %c_t_load_96 = load i32* %c_t_addr_36, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_96"/></StgValue>
</operation>
</state>

<state id="736" st_id="736">

<operation id="4059" st_id="736" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle36:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="4060" st_id="736" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle36:1  %tmp_112 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="4061" st_id="736" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle36:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="4062" st_id="736" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="32" op_0_bw="17">
<![CDATA[
k_cycle36:20  %c_t_load_96 = load i32* %c_t_addr_36, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_96"/></StgValue>
</operation>

<operation id="4063" st_id="736" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle36:21  %add_ln46_36 = add nsw i32 %mul_ln46_36, %c_t_load_96

]]></Node>
<StgValue><ssdm name="add_ln46_36"/></StgValue>
</operation>

<operation id="4064" st_id="736" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle36:22  store i32 %add_ln46_36, i32* %c_t_addr_36, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="4065" st_id="736" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle36:23  %empty_189 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_112) nounwind

]]></Node>
<StgValue><ssdm name="empty_189"/></StgValue>
</operation>

<operation id="4066" st_id="736" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="0" op_0_bw="0">
<![CDATA[
k_cycle36:24  br label %75

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="737" st_id="737">

<operation id="4067" st_id="737" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end36:0  %c_t_load_36 = load i32* %c_t_addr_36, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_36"/></StgValue>
</operation>
</state>

<state id="738" st_id="738">

<operation id="4068" st_id="738" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end36:0  %c_t_load_36 = load i32* %c_t_addr_36, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_36"/></StgValue>
</operation>
</state>

<state id="739" st_id="739">

<operation id="4069" st_id="739" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
j_cycle_end36:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_106, i32 %c_t_load_36, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="4070" st_id="739" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end36:2  %empty_187 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_108) nounwind

]]></Node>
<StgValue><ssdm name="empty_187"/></StgValue>
</operation>

<operation id="4071" st_id="739" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end36:3  br label %74

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="740" st_id="740">

<operation id="4072" st_id="740" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
i_cycle36:0  %p_wr_resp438 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_106)

]]></Node>
<StgValue><ssdm name="p_wr_resp438"/></StgValue>
</operation>
</state>

<state id="741" st_id="741">

<operation id="4073" st_id="741" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
i_cycle36:0  %p_wr_resp438 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_106)

]]></Node>
<StgValue><ssdm name="p_wr_resp438"/></StgValue>
</operation>

<operation id="4074" st_id="741" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle36:2  %add_ln36_33 = add i9 %i_0_0, 37

]]></Node>
<StgValue><ssdm name="add_ln36_33"/></StgValue>
</operation>
</state>

<state id="742" st_id="742">

<operation id="4075" st_id="742" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
i_cycle36:0  %p_wr_resp438 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_106)

]]></Node>
<StgValue><ssdm name="p_wr_resp438"/></StgValue>
</operation>

<operation id="4076" st_id="742" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="17" op_0_bw="9">
<![CDATA[
i_cycle36:4  %zext_ln46_146 = zext i9 %add_ln36_33 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_146"/></StgValue>
</operation>

<operation id="4077" st_id="742" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle36:5  %mul_ln46_97 = mul i17 %zext_ln46_146, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_97"/></StgValue>
</operation>

<operation id="4078" st_id="742" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="31" op_0_bw="17">
<![CDATA[
i_cycle36:6  %zext_ln46_147 = zext i17 %mul_ln46_97 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_147"/></StgValue>
</operation>

<operation id="4079" st_id="742" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle36:7  %add_ln49_37 = add i31 %zext_ln46_147, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_37"/></StgValue>
</operation>
</state>

<state id="743" st_id="743">

<operation id="4080" st_id="743" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1">
<![CDATA[
i_cycle36:0  %p_wr_resp438 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_106)

]]></Node>
<StgValue><ssdm name="p_wr_resp438"/></StgValue>
</operation>

<operation id="4081" st_id="743" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle36:1  %empty_185 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_104) nounwind

]]></Node>
<StgValue><ssdm name="empty_185"/></StgValue>
</operation>

<operation id="4082" st_id="743" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="64" op_0_bw="31">
<![CDATA[
i_cycle36:8  %zext_ln49_37 = zext i31 %add_ln49_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_37"/></StgValue>
</operation>

<operation id="4083" st_id="743" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle36:9  %gmem_addr_109 = getelementptr i32* %gmem, i64 %zext_ln49_37

]]></Node>
<StgValue><ssdm name="gmem_addr_109"/></StgValue>
</operation>

<operation id="4084" st_id="743" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
i_cycle36:10  %p_wr_req439 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_109, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req439"/></StgValue>
</operation>

<operation id="4085" st_id="743" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="0" op_0_bw="0">
<![CDATA[
i_cycle36:11  br label %76

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="744" st_id="744">

<operation id="4086" st_id="744" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_37 = phi i9 [ 0, %i_cycle36 ], [ %add_ln39_37, %j_cycle_end37 ]

]]></Node>
<StgValue><ssdm name="j_0_37"/></StgValue>
</operation>

<operation id="4087" st_id="744" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_37 = icmp eq i9 %j_0_37, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_37"/></StgValue>
</operation>

<operation id="4088" st_id="744" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_191 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_191"/></StgValue>
</operation>

<operation id="4089" st_id="744" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_37 = add i9 %j_0_37, 1

]]></Node>
<StgValue><ssdm name="add_ln39_37"/></StgValue>
</operation>

<operation id="4090" st_id="744" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_37, label %i_cycle37, label %j_cycle_begin37

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="4091" st_id="744" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin37:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="4092" st_id="744" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin37:1  %tmp_111 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="4093" st_id="744" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin37:2  %zext_ln46_152 = zext i9 %j_0_37 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_152"/></StgValue>
</operation>

<operation id="4094" st_id="744" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin37:3  %add_ln46_97 = add i17 %mul_ln46_97, %zext_ln46_152

]]></Node>
<StgValue><ssdm name="add_ln46_97"/></StgValue>
</operation>

<operation id="4095" st_id="744" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin37:4  %zext_ln46_153 = zext i17 %add_ln46_97 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_153"/></StgValue>
</operation>

<operation id="4096" st_id="744" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin37:5  %c_t_addr_37 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_153

]]></Node>
<StgValue><ssdm name="c_t_addr_37"/></StgValue>
</operation>

<operation id="4097" st_id="744" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin37:6  br label %77

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="4098" st_id="744" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
i_cycle37:0  %p_wr_resp440 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_109)

]]></Node>
<StgValue><ssdm name="p_wr_resp440"/></StgValue>
</operation>

<operation id="4099" st_id="744" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle37:3  %tmp_110 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>
</state>

<state id="745" st_id="745">

<operation id="4100" st_id="745" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_37 = phi i9 [ 0, %j_cycle_begin37 ], [ %add_ln41_37, %k_cycle37 ]

]]></Node>
<StgValue><ssdm name="k_0_37"/></StgValue>
</operation>

<operation id="4101" st_id="745" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul256 = phi i17 [ 0, %j_cycle_begin37 ], [ %add_ln44_157, %k_cycle37 ]

]]></Node>
<StgValue><ssdm name="phi_mul256"/></StgValue>
</operation>

<operation id="4102" st_id="745" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_37 = icmp eq i9 %k_0_37, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_37"/></StgValue>
</operation>

<operation id="4103" st_id="745" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_193 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_193"/></StgValue>
</operation>

<operation id="4104" st_id="745" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_37 = add i9 %k_0_37, 1

]]></Node>
<StgValue><ssdm name="add_ln41_37"/></StgValue>
</operation>

<operation id="4105" st_id="745" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_37, label %j_cycle_end37, label %k_cycle37

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="4106" st_id="745" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="17" op_0_bw="9">
<![CDATA[
k_cycle37:3  %zext_ln43_111 = zext i9 %k_0_37 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_111"/></StgValue>
</operation>

<operation id="4107" st_id="745" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle37:4  %add_ln43_74 = add i17 %mul_ln46_97, %zext_ln43_111

]]></Node>
<StgValue><ssdm name="add_ln43_74"/></StgValue>
</operation>

<operation id="4108" st_id="745" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="31" op_0_bw="17">
<![CDATA[
k_cycle37:5  %zext_ln43_112 = zext i17 %add_ln43_74 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_112"/></StgValue>
</operation>

<operation id="4109" st_id="745" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle37:6  %add_ln43_75 = add i31 %zext_ln43_112, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_75"/></StgValue>
</operation>

<operation id="4110" st_id="745" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle37:10  %add_ln44_74 = add i17 %phi_mul256, %zext_ln46_152

]]></Node>
<StgValue><ssdm name="add_ln44_74"/></StgValue>
</operation>
</state>

<state id="746" st_id="746">

<operation id="4111" st_id="746" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="64" op_0_bw="31">
<![CDATA[
k_cycle37:7  %zext_ln43_113 = zext i31 %add_ln43_75 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_113"/></StgValue>
</operation>

<operation id="4112" st_id="746" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle37:8  %gmem_addr_113 = getelementptr i32* %gmem, i64 %zext_ln43_113

]]></Node>
<StgValue><ssdm name="gmem_addr_113"/></StgValue>
</operation>

<operation id="4113" st_id="746" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle37:9  %add_ln44_157 = add i17 %phi_mul256, 300

]]></Node>
<StgValue><ssdm name="add_ln44_157"/></StgValue>
</operation>

<operation id="4114" st_id="746" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="31" op_0_bw="17">
<![CDATA[
k_cycle37:11  %zext_ln44_74 = zext i17 %add_ln44_74 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_74"/></StgValue>
</operation>

<operation id="4115" st_id="746" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle37:12  %add_ln44_75 = add i31 %zext_ln44_74, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_75"/></StgValue>
</operation>

<operation id="4116" st_id="746" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
k_cycle37:15  %gmem_load_74_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_113, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>
</state>

<state id="747" st_id="747">

<operation id="4117" st_id="747" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="64" op_0_bw="31">
<![CDATA[
k_cycle37:13  %zext_ln44_75 = zext i31 %add_ln44_75 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_75"/></StgValue>
</operation>

<operation id="4118" st_id="747" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle37:14  %gmem_addr_114 = getelementptr i32* %gmem, i64 %zext_ln44_75

]]></Node>
<StgValue><ssdm name="gmem_addr_114"/></StgValue>
</operation>

<operation id="4119" st_id="747" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
k_cycle37:15  %gmem_load_74_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_113, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="4120" st_id="747" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
k_cycle37:17  %gmem_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_114, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>
</state>

<state id="748" st_id="748">

<operation id="4121" st_id="748" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
k_cycle37:15  %gmem_load_74_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_113, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="4122" st_id="748" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
k_cycle37:17  %gmem_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_114, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>
</state>

<state id="749" st_id="749">

<operation id="4123" st_id="749" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
k_cycle37:15  %gmem_load_74_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_113, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="4124" st_id="749" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
k_cycle37:17  %gmem_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_114, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>
</state>

<state id="750" st_id="750">

<operation id="4125" st_id="750" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
k_cycle37:15  %gmem_load_74_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_113, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="4126" st_id="750" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
k_cycle37:17  %gmem_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_114, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>
</state>

<state id="751" st_id="751">

<operation id="4127" st_id="751" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
k_cycle37:15  %gmem_load_74_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_113, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="4128" st_id="751" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
k_cycle37:17  %gmem_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_114, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>
</state>

<state id="752" st_id="752">

<operation id="4129" st_id="752" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
k_cycle37:15  %gmem_load_74_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_113, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="4130" st_id="752" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
k_cycle37:17  %gmem_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_114, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>
</state>

<state id="753" st_id="753">

<operation id="4131" st_id="753" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle37:16  %gmem_addr_113_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_113)

]]></Node>
<StgValue><ssdm name="gmem_addr_113_read"/></StgValue>
</operation>

<operation id="4132" st_id="753" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
k_cycle37:17  %gmem_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_114, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>
</state>

<state id="754" st_id="754">

<operation id="4133" st_id="754" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle37:18  %gmem_addr_114_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_114)

]]></Node>
<StgValue><ssdm name="gmem_addr_114_read"/></StgValue>
</operation>
</state>

<state id="755" st_id="755">

<operation id="4134" st_id="755" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle37:19  %mul_ln46_37 = mul nsw i32 %gmem_addr_114_read, %gmem_addr_113_read

]]></Node>
<StgValue><ssdm name="mul_ln46_37"/></StgValue>
</operation>

<operation id="4135" st_id="755" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="32" op_0_bw="17">
<![CDATA[
k_cycle37:20  %c_t_load_97 = load i32* %c_t_addr_37, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_97"/></StgValue>
</operation>
</state>

<state id="756" st_id="756">

<operation id="4136" st_id="756" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle37:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="4137" st_id="756" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle37:1  %tmp_115 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="4138" st_id="756" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle37:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="4139" st_id="756" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="32" op_0_bw="17">
<![CDATA[
k_cycle37:20  %c_t_load_97 = load i32* %c_t_addr_37, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_97"/></StgValue>
</operation>

<operation id="4140" st_id="756" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle37:21  %add_ln46_37 = add nsw i32 %mul_ln46_37, %c_t_load_97

]]></Node>
<StgValue><ssdm name="add_ln46_37"/></StgValue>
</operation>

<operation id="4141" st_id="756" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle37:22  store i32 %add_ln46_37, i32* %c_t_addr_37, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="4142" st_id="756" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle37:23  %empty_194 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_115) nounwind

]]></Node>
<StgValue><ssdm name="empty_194"/></StgValue>
</operation>

<operation id="4143" st_id="756" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="0" op_0_bw="0">
<![CDATA[
k_cycle37:24  br label %77

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="757" st_id="757">

<operation id="4144" st_id="757" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end37:0  %c_t_load_37 = load i32* %c_t_addr_37, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_37"/></StgValue>
</operation>
</state>

<state id="758" st_id="758">

<operation id="4145" st_id="758" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end37:0  %c_t_load_37 = load i32* %c_t_addr_37, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_37"/></StgValue>
</operation>
</state>

<state id="759" st_id="759">

<operation id="4146" st_id="759" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
j_cycle_end37:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_109, i32 %c_t_load_37, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="4147" st_id="759" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end37:2  %empty_192 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_111) nounwind

]]></Node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>

<operation id="4148" st_id="759" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end37:3  br label %76

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="760" st_id="760">

<operation id="4149" st_id="760" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
i_cycle37:0  %p_wr_resp440 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_109)

]]></Node>
<StgValue><ssdm name="p_wr_resp440"/></StgValue>
</operation>
</state>

<state id="761" st_id="761">

<operation id="4150" st_id="761" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
i_cycle37:0  %p_wr_resp440 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_109)

]]></Node>
<StgValue><ssdm name="p_wr_resp440"/></StgValue>
</operation>

<operation id="4151" st_id="761" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle37:2  %add_ln36_34 = add i9 %i_0_0, 38

]]></Node>
<StgValue><ssdm name="add_ln36_34"/></StgValue>
</operation>
</state>

<state id="762" st_id="762">

<operation id="4152" st_id="762" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
i_cycle37:0  %p_wr_resp440 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_109)

]]></Node>
<StgValue><ssdm name="p_wr_resp440"/></StgValue>
</operation>

<operation id="4153" st_id="762" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="17" op_0_bw="9">
<![CDATA[
i_cycle37:4  %zext_ln46_150 = zext i9 %add_ln36_34 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_150"/></StgValue>
</operation>

<operation id="4154" st_id="762" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle37:5  %mul_ln46_98 = mul i17 %zext_ln46_150, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_98"/></StgValue>
</operation>

<operation id="4155" st_id="762" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="31" op_0_bw="17">
<![CDATA[
i_cycle37:6  %zext_ln46_151 = zext i17 %mul_ln46_98 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_151"/></StgValue>
</operation>

<operation id="4156" st_id="762" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle37:7  %add_ln49_38 = add i31 %zext_ln46_151, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_38"/></StgValue>
</operation>
</state>

<state id="763" st_id="763">

<operation id="4157" st_id="763" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1">
<![CDATA[
i_cycle37:0  %p_wr_resp440 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_109)

]]></Node>
<StgValue><ssdm name="p_wr_resp440"/></StgValue>
</operation>

<operation id="4158" st_id="763" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle37:1  %empty_190 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_107) nounwind

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>

<operation id="4159" st_id="763" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="64" op_0_bw="31">
<![CDATA[
i_cycle37:8  %zext_ln49_38 = zext i31 %add_ln49_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_38"/></StgValue>
</operation>

<operation id="4160" st_id="763" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle37:9  %gmem_addr_112 = getelementptr i32* %gmem, i64 %zext_ln49_38

]]></Node>
<StgValue><ssdm name="gmem_addr_112"/></StgValue>
</operation>

<operation id="4161" st_id="763" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
i_cycle37:10  %p_wr_req441 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_112, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req441"/></StgValue>
</operation>

<operation id="4162" st_id="763" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="0" op_0_bw="0">
<![CDATA[
i_cycle37:11  br label %78

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="764" st_id="764">

<operation id="4163" st_id="764" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_38 = phi i9 [ 0, %i_cycle37 ], [ %add_ln39_38, %j_cycle_end38 ]

]]></Node>
<StgValue><ssdm name="j_0_38"/></StgValue>
</operation>

<operation id="4164" st_id="764" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_38 = icmp eq i9 %j_0_38, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_38"/></StgValue>
</operation>

<operation id="4165" st_id="764" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_196 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_196"/></StgValue>
</operation>

<operation id="4166" st_id="764" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_38 = add i9 %j_0_38, 1

]]></Node>
<StgValue><ssdm name="add_ln39_38"/></StgValue>
</operation>

<operation id="4167" st_id="764" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_38, label %i_cycle38, label %j_cycle_begin38

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="4168" st_id="764" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin38:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="4169" st_id="764" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin38:1  %tmp_114 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="4170" st_id="764" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin38:2  %zext_ln46_156 = zext i9 %j_0_38 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_156"/></StgValue>
</operation>

<operation id="4171" st_id="764" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin38:3  %add_ln46_98 = add i17 %mul_ln46_98, %zext_ln46_156

]]></Node>
<StgValue><ssdm name="add_ln46_98"/></StgValue>
</operation>

<operation id="4172" st_id="764" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin38:4  %zext_ln46_157 = zext i17 %add_ln46_98 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_157"/></StgValue>
</operation>

<operation id="4173" st_id="764" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin38:5  %c_t_addr_38 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_157

]]></Node>
<StgValue><ssdm name="c_t_addr_38"/></StgValue>
</operation>

<operation id="4174" st_id="764" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin38:6  br label %79

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="4175" st_id="764" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
i_cycle38:0  %p_wr_resp442 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_112)

]]></Node>
<StgValue><ssdm name="p_wr_resp442"/></StgValue>
</operation>

<operation id="4176" st_id="764" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle38:3  %tmp_113 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>
</state>

<state id="765" st_id="765">

<operation id="4177" st_id="765" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_38 = phi i9 [ 0, %j_cycle_begin38 ], [ %add_ln41_38, %k_cycle38 ]

]]></Node>
<StgValue><ssdm name="k_0_38"/></StgValue>
</operation>

<operation id="4178" st_id="765" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul258 = phi i17 [ 0, %j_cycle_begin38 ], [ %add_ln44_158, %k_cycle38 ]

]]></Node>
<StgValue><ssdm name="phi_mul258"/></StgValue>
</operation>

<operation id="4179" st_id="765" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_38 = icmp eq i9 %k_0_38, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_38"/></StgValue>
</operation>

<operation id="4180" st_id="765" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_198 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_198"/></StgValue>
</operation>

<operation id="4181" st_id="765" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_38 = add i9 %k_0_38, 1

]]></Node>
<StgValue><ssdm name="add_ln41_38"/></StgValue>
</operation>

<operation id="4182" st_id="765" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_38, label %j_cycle_end38, label %k_cycle38

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="4183" st_id="765" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="17" op_0_bw="9">
<![CDATA[
k_cycle38:3  %zext_ln43_114 = zext i9 %k_0_38 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_114"/></StgValue>
</operation>

<operation id="4184" st_id="765" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle38:4  %add_ln43_76 = add i17 %mul_ln46_98, %zext_ln43_114

]]></Node>
<StgValue><ssdm name="add_ln43_76"/></StgValue>
</operation>

<operation id="4185" st_id="765" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="31" op_0_bw="17">
<![CDATA[
k_cycle38:5  %zext_ln43_115 = zext i17 %add_ln43_76 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_115"/></StgValue>
</operation>

<operation id="4186" st_id="765" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle38:6  %add_ln43_77 = add i31 %zext_ln43_115, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_77"/></StgValue>
</operation>

<operation id="4187" st_id="765" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle38:10  %add_ln44_76 = add i17 %phi_mul258, %zext_ln46_156

]]></Node>
<StgValue><ssdm name="add_ln44_76"/></StgValue>
</operation>
</state>

<state id="766" st_id="766">

<operation id="4188" st_id="766" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="64" op_0_bw="31">
<![CDATA[
k_cycle38:7  %zext_ln43_116 = zext i31 %add_ln43_77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_116"/></StgValue>
</operation>

<operation id="4189" st_id="766" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle38:8  %gmem_addr_116 = getelementptr i32* %gmem, i64 %zext_ln43_116

]]></Node>
<StgValue><ssdm name="gmem_addr_116"/></StgValue>
</operation>

<operation id="4190" st_id="766" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle38:9  %add_ln44_158 = add i17 %phi_mul258, 300

]]></Node>
<StgValue><ssdm name="add_ln44_158"/></StgValue>
</operation>

<operation id="4191" st_id="766" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="31" op_0_bw="17">
<![CDATA[
k_cycle38:11  %zext_ln44_76 = zext i17 %add_ln44_76 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_76"/></StgValue>
</operation>

<operation id="4192" st_id="766" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle38:12  %add_ln44_77 = add i31 %zext_ln44_76, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_77"/></StgValue>
</operation>

<operation id="4193" st_id="766" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
k_cycle38:15  %gmem_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_116, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>
</state>

<state id="767" st_id="767">

<operation id="4194" st_id="767" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="64" op_0_bw="31">
<![CDATA[
k_cycle38:13  %zext_ln44_77 = zext i31 %add_ln44_77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_77"/></StgValue>
</operation>

<operation id="4195" st_id="767" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle38:14  %gmem_addr_117 = getelementptr i32* %gmem, i64 %zext_ln44_77

]]></Node>
<StgValue><ssdm name="gmem_addr_117"/></StgValue>
</operation>

<operation id="4196" st_id="767" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
k_cycle38:15  %gmem_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_116, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="4197" st_id="767" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
k_cycle38:17  %gmem_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_117, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>
</state>

<state id="768" st_id="768">

<operation id="4198" st_id="768" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
k_cycle38:15  %gmem_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_116, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="4199" st_id="768" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
k_cycle38:17  %gmem_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_117, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>
</state>

<state id="769" st_id="769">

<operation id="4200" st_id="769" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
k_cycle38:15  %gmem_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_116, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="4201" st_id="769" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
k_cycle38:17  %gmem_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_117, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>
</state>

<state id="770" st_id="770">

<operation id="4202" st_id="770" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
k_cycle38:15  %gmem_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_116, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="4203" st_id="770" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
k_cycle38:17  %gmem_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_117, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>
</state>

<state id="771" st_id="771">

<operation id="4204" st_id="771" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
k_cycle38:15  %gmem_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_116, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="4205" st_id="771" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
k_cycle38:17  %gmem_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_117, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>
</state>

<state id="772" st_id="772">

<operation id="4206" st_id="772" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
k_cycle38:15  %gmem_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_116, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="4207" st_id="772" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
k_cycle38:17  %gmem_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_117, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>
</state>

<state id="773" st_id="773">

<operation id="4208" st_id="773" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle38:16  %gmem_addr_116_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_116)

]]></Node>
<StgValue><ssdm name="gmem_addr_116_read"/></StgValue>
</operation>

<operation id="4209" st_id="773" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
k_cycle38:17  %gmem_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_117, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>
</state>

<state id="774" st_id="774">

<operation id="4210" st_id="774" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle38:18  %gmem_addr_117_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_117)

]]></Node>
<StgValue><ssdm name="gmem_addr_117_read"/></StgValue>
</operation>
</state>

<state id="775" st_id="775">

<operation id="4211" st_id="775" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle38:19  %mul_ln46_38 = mul nsw i32 %gmem_addr_117_read, %gmem_addr_116_read

]]></Node>
<StgValue><ssdm name="mul_ln46_38"/></StgValue>
</operation>

<operation id="4212" st_id="775" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="32" op_0_bw="17">
<![CDATA[
k_cycle38:20  %c_t_load_98 = load i32* %c_t_addr_38, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_98"/></StgValue>
</operation>
</state>

<state id="776" st_id="776">

<operation id="4213" st_id="776" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle38:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="4214" st_id="776" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle38:1  %tmp_118 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="4215" st_id="776" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle38:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="4216" st_id="776" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="32" op_0_bw="17">
<![CDATA[
k_cycle38:20  %c_t_load_98 = load i32* %c_t_addr_38, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_98"/></StgValue>
</operation>

<operation id="4217" st_id="776" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle38:21  %add_ln46_38 = add nsw i32 %mul_ln46_38, %c_t_load_98

]]></Node>
<StgValue><ssdm name="add_ln46_38"/></StgValue>
</operation>

<operation id="4218" st_id="776" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle38:22  store i32 %add_ln46_38, i32* %c_t_addr_38, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="4219" st_id="776" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle38:23  %empty_199 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_118) nounwind

]]></Node>
<StgValue><ssdm name="empty_199"/></StgValue>
</operation>

<operation id="4220" st_id="776" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="0" op_0_bw="0">
<![CDATA[
k_cycle38:24  br label %79

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="777" st_id="777">

<operation id="4221" st_id="777" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end38:0  %c_t_load_38 = load i32* %c_t_addr_38, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_38"/></StgValue>
</operation>
</state>

<state id="778" st_id="778">

<operation id="4222" st_id="778" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end38:0  %c_t_load_38 = load i32* %c_t_addr_38, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_38"/></StgValue>
</operation>
</state>

<state id="779" st_id="779">

<operation id="4223" st_id="779" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
j_cycle_end38:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_112, i32 %c_t_load_38, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="4224" st_id="779" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end38:2  %empty_197 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_114) nounwind

]]></Node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>

<operation id="4225" st_id="779" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end38:3  br label %78

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="780" st_id="780">

<operation id="4226" st_id="780" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
i_cycle38:0  %p_wr_resp442 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_112)

]]></Node>
<StgValue><ssdm name="p_wr_resp442"/></StgValue>
</operation>
</state>

<state id="781" st_id="781">

<operation id="4227" st_id="781" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
i_cycle38:0  %p_wr_resp442 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_112)

]]></Node>
<StgValue><ssdm name="p_wr_resp442"/></StgValue>
</operation>

<operation id="4228" st_id="781" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle38:2  %add_ln36_35 = add i9 %i_0_0, 39

]]></Node>
<StgValue><ssdm name="add_ln36_35"/></StgValue>
</operation>
</state>

<state id="782" st_id="782">

<operation id="4229" st_id="782" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
i_cycle38:0  %p_wr_resp442 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_112)

]]></Node>
<StgValue><ssdm name="p_wr_resp442"/></StgValue>
</operation>

<operation id="4230" st_id="782" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="17" op_0_bw="9">
<![CDATA[
i_cycle38:4  %zext_ln46_154 = zext i9 %add_ln36_35 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_154"/></StgValue>
</operation>

<operation id="4231" st_id="782" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle38:5  %mul_ln46_99 = mul i17 %zext_ln46_154, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_99"/></StgValue>
</operation>

<operation id="4232" st_id="782" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="31" op_0_bw="17">
<![CDATA[
i_cycle38:6  %zext_ln46_155 = zext i17 %mul_ln46_99 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_155"/></StgValue>
</operation>

<operation id="4233" st_id="782" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle38:7  %add_ln49_39 = add i31 %zext_ln46_155, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_39"/></StgValue>
</operation>
</state>

<state id="783" st_id="783">

<operation id="4234" st_id="783" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1">
<![CDATA[
i_cycle38:0  %p_wr_resp442 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_112)

]]></Node>
<StgValue><ssdm name="p_wr_resp442"/></StgValue>
</operation>

<operation id="4235" st_id="783" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle38:1  %empty_195 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_110) nounwind

]]></Node>
<StgValue><ssdm name="empty_195"/></StgValue>
</operation>

<operation id="4236" st_id="783" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="64" op_0_bw="31">
<![CDATA[
i_cycle38:8  %zext_ln49_39 = zext i31 %add_ln49_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_39"/></StgValue>
</operation>

<operation id="4237" st_id="783" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle38:9  %gmem_addr_115 = getelementptr i32* %gmem, i64 %zext_ln49_39

]]></Node>
<StgValue><ssdm name="gmem_addr_115"/></StgValue>
</operation>

<operation id="4238" st_id="783" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
i_cycle38:10  %p_wr_req443 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_115, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req443"/></StgValue>
</operation>

<operation id="4239" st_id="783" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="0" op_0_bw="0">
<![CDATA[
i_cycle38:11  br label %80

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="784" st_id="784">

<operation id="4240" st_id="784" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_39 = phi i9 [ 0, %i_cycle38 ], [ %add_ln39_39, %j_cycle_end39 ]

]]></Node>
<StgValue><ssdm name="j_0_39"/></StgValue>
</operation>

<operation id="4241" st_id="784" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_39 = icmp eq i9 %j_0_39, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_39"/></StgValue>
</operation>

<operation id="4242" st_id="784" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_201 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_201"/></StgValue>
</operation>

<operation id="4243" st_id="784" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_39 = add i9 %j_0_39, 1

]]></Node>
<StgValue><ssdm name="add_ln39_39"/></StgValue>
</operation>

<operation id="4244" st_id="784" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_39, label %i_cycle39, label %j_cycle_begin39

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="4245" st_id="784" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin39:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="4246" st_id="784" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin39:1  %tmp_117 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="4247" st_id="784" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin39:2  %zext_ln46_160 = zext i9 %j_0_39 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_160"/></StgValue>
</operation>

<operation id="4248" st_id="784" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin39:3  %add_ln46_99 = add i17 %mul_ln46_99, %zext_ln46_160

]]></Node>
<StgValue><ssdm name="add_ln46_99"/></StgValue>
</operation>

<operation id="4249" st_id="784" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin39:4  %zext_ln46_161 = zext i17 %add_ln46_99 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_161"/></StgValue>
</operation>

<operation id="4250" st_id="784" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin39:5  %c_t_addr_39 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_161

]]></Node>
<StgValue><ssdm name="c_t_addr_39"/></StgValue>
</operation>

<operation id="4251" st_id="784" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin39:6  br label %81

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="4252" st_id="784" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
i_cycle39:0  %p_wr_resp444 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_115)

]]></Node>
<StgValue><ssdm name="p_wr_resp444"/></StgValue>
</operation>

<operation id="4253" st_id="784" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle39:3  %tmp_116 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>
</state>

<state id="785" st_id="785">

<operation id="4254" st_id="785" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_39 = phi i9 [ 0, %j_cycle_begin39 ], [ %add_ln41_39, %k_cycle39 ]

]]></Node>
<StgValue><ssdm name="k_0_39"/></StgValue>
</operation>

<operation id="4255" st_id="785" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul260 = phi i17 [ 0, %j_cycle_begin39 ], [ %add_ln44_159, %k_cycle39 ]

]]></Node>
<StgValue><ssdm name="phi_mul260"/></StgValue>
</operation>

<operation id="4256" st_id="785" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_39 = icmp eq i9 %k_0_39, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_39"/></StgValue>
</operation>

<operation id="4257" st_id="785" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_203 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_203"/></StgValue>
</operation>

<operation id="4258" st_id="785" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_39 = add i9 %k_0_39, 1

]]></Node>
<StgValue><ssdm name="add_ln41_39"/></StgValue>
</operation>

<operation id="4259" st_id="785" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_39, label %j_cycle_end39, label %k_cycle39

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="4260" st_id="785" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="17" op_0_bw="9">
<![CDATA[
k_cycle39:3  %zext_ln43_117 = zext i9 %k_0_39 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_117"/></StgValue>
</operation>

<operation id="4261" st_id="785" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle39:4  %add_ln43_78 = add i17 %mul_ln46_99, %zext_ln43_117

]]></Node>
<StgValue><ssdm name="add_ln43_78"/></StgValue>
</operation>

<operation id="4262" st_id="785" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="31" op_0_bw="17">
<![CDATA[
k_cycle39:5  %zext_ln43_118 = zext i17 %add_ln43_78 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_118"/></StgValue>
</operation>

<operation id="4263" st_id="785" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle39:6  %add_ln43_79 = add i31 %zext_ln43_118, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_79"/></StgValue>
</operation>

<operation id="4264" st_id="785" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle39:10  %add_ln44_78 = add i17 %phi_mul260, %zext_ln46_160

]]></Node>
<StgValue><ssdm name="add_ln44_78"/></StgValue>
</operation>
</state>

<state id="786" st_id="786">

<operation id="4265" st_id="786" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="64" op_0_bw="31">
<![CDATA[
k_cycle39:7  %zext_ln43_119 = zext i31 %add_ln43_79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_119"/></StgValue>
</operation>

<operation id="4266" st_id="786" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle39:8  %gmem_addr_119 = getelementptr i32* %gmem, i64 %zext_ln43_119

]]></Node>
<StgValue><ssdm name="gmem_addr_119"/></StgValue>
</operation>

<operation id="4267" st_id="786" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle39:9  %add_ln44_159 = add i17 %phi_mul260, 300

]]></Node>
<StgValue><ssdm name="add_ln44_159"/></StgValue>
</operation>

<operation id="4268" st_id="786" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="31" op_0_bw="17">
<![CDATA[
k_cycle39:11  %zext_ln44_78 = zext i17 %add_ln44_78 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_78"/></StgValue>
</operation>

<operation id="4269" st_id="786" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle39:12  %add_ln44_79 = add i31 %zext_ln44_78, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_79"/></StgValue>
</operation>

<operation id="4270" st_id="786" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
k_cycle39:15  %gmem_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_119, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>
</state>

<state id="787" st_id="787">

<operation id="4271" st_id="787" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="64" op_0_bw="31">
<![CDATA[
k_cycle39:13  %zext_ln44_79 = zext i31 %add_ln44_79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_79"/></StgValue>
</operation>

<operation id="4272" st_id="787" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle39:14  %gmem_addr_120 = getelementptr i32* %gmem, i64 %zext_ln44_79

]]></Node>
<StgValue><ssdm name="gmem_addr_120"/></StgValue>
</operation>

<operation id="4273" st_id="787" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
k_cycle39:15  %gmem_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_119, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="4274" st_id="787" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
k_cycle39:17  %gmem_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_120, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>
</state>

<state id="788" st_id="788">

<operation id="4275" st_id="788" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
k_cycle39:15  %gmem_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_119, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="4276" st_id="788" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
k_cycle39:17  %gmem_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_120, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>
</state>

<state id="789" st_id="789">

<operation id="4277" st_id="789" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
k_cycle39:15  %gmem_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_119, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="4278" st_id="789" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
k_cycle39:17  %gmem_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_120, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>
</state>

<state id="790" st_id="790">

<operation id="4279" st_id="790" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
k_cycle39:15  %gmem_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_119, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="4280" st_id="790" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
k_cycle39:17  %gmem_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_120, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>
</state>

<state id="791" st_id="791">

<operation id="4281" st_id="791" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
k_cycle39:15  %gmem_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_119, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="4282" st_id="791" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
k_cycle39:17  %gmem_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_120, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>
</state>

<state id="792" st_id="792">

<operation id="4283" st_id="792" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
k_cycle39:15  %gmem_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_119, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="4284" st_id="792" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
k_cycle39:17  %gmem_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_120, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>
</state>

<state id="793" st_id="793">

<operation id="4285" st_id="793" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle39:16  %gmem_addr_119_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_119)

]]></Node>
<StgValue><ssdm name="gmem_addr_119_read"/></StgValue>
</operation>

<operation id="4286" st_id="793" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
k_cycle39:17  %gmem_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_120, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>
</state>

<state id="794" st_id="794">

<operation id="4287" st_id="794" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle39:18  %gmem_addr_120_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_120)

]]></Node>
<StgValue><ssdm name="gmem_addr_120_read"/></StgValue>
</operation>
</state>

<state id="795" st_id="795">

<operation id="4288" st_id="795" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle39:19  %mul_ln46_39 = mul nsw i32 %gmem_addr_120_read, %gmem_addr_119_read

]]></Node>
<StgValue><ssdm name="mul_ln46_39"/></StgValue>
</operation>

<operation id="4289" st_id="795" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="32" op_0_bw="17">
<![CDATA[
k_cycle39:20  %c_t_load_99 = load i32* %c_t_addr_39, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_99"/></StgValue>
</operation>
</state>

<state id="796" st_id="796">

<operation id="4290" st_id="796" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle39:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="4291" st_id="796" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle39:1  %tmp_121 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="4292" st_id="796" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle39:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="4293" st_id="796" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="32" op_0_bw="17">
<![CDATA[
k_cycle39:20  %c_t_load_99 = load i32* %c_t_addr_39, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_99"/></StgValue>
</operation>

<operation id="4294" st_id="796" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle39:21  %add_ln46_39 = add nsw i32 %mul_ln46_39, %c_t_load_99

]]></Node>
<StgValue><ssdm name="add_ln46_39"/></StgValue>
</operation>

<operation id="4295" st_id="796" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle39:22  store i32 %add_ln46_39, i32* %c_t_addr_39, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="4296" st_id="796" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle39:23  %empty_204 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_121) nounwind

]]></Node>
<StgValue><ssdm name="empty_204"/></StgValue>
</operation>

<operation id="4297" st_id="796" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="0" op_0_bw="0">
<![CDATA[
k_cycle39:24  br label %81

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="797" st_id="797">

<operation id="4298" st_id="797" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end39:0  %c_t_load_39 = load i32* %c_t_addr_39, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_39"/></StgValue>
</operation>
</state>

<state id="798" st_id="798">

<operation id="4299" st_id="798" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end39:0  %c_t_load_39 = load i32* %c_t_addr_39, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_39"/></StgValue>
</operation>
</state>

<state id="799" st_id="799">

<operation id="4300" st_id="799" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
j_cycle_end39:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_115, i32 %c_t_load_39, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="4301" st_id="799" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end39:2  %empty_202 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_117) nounwind

]]></Node>
<StgValue><ssdm name="empty_202"/></StgValue>
</operation>

<operation id="4302" st_id="799" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end39:3  br label %80

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="800" st_id="800">

<operation id="4303" st_id="800" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
i_cycle39:0  %p_wr_resp444 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_115)

]]></Node>
<StgValue><ssdm name="p_wr_resp444"/></StgValue>
</operation>
</state>

<state id="801" st_id="801">

<operation id="4304" st_id="801" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
i_cycle39:0  %p_wr_resp444 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_115)

]]></Node>
<StgValue><ssdm name="p_wr_resp444"/></StgValue>
</operation>

<operation id="4305" st_id="801" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle39:2  %add_ln36_36 = add i9 %i_0_0, 40

]]></Node>
<StgValue><ssdm name="add_ln36_36"/></StgValue>
</operation>
</state>

<state id="802" st_id="802">

<operation id="4306" st_id="802" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
i_cycle39:0  %p_wr_resp444 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_115)

]]></Node>
<StgValue><ssdm name="p_wr_resp444"/></StgValue>
</operation>

<operation id="4307" st_id="802" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="17" op_0_bw="9">
<![CDATA[
i_cycle39:4  %zext_ln46_158 = zext i9 %add_ln36_36 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_158"/></StgValue>
</operation>

<operation id="4308" st_id="802" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle39:5  %mul_ln46_100 = mul i17 %zext_ln46_158, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_100"/></StgValue>
</operation>

<operation id="4309" st_id="802" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="31" op_0_bw="17">
<![CDATA[
i_cycle39:6  %zext_ln46_159 = zext i17 %mul_ln46_100 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_159"/></StgValue>
</operation>

<operation id="4310" st_id="802" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle39:7  %add_ln49_40 = add i31 %zext_ln46_159, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_40"/></StgValue>
</operation>
</state>

<state id="803" st_id="803">

<operation id="4311" st_id="803" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1">
<![CDATA[
i_cycle39:0  %p_wr_resp444 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_115)

]]></Node>
<StgValue><ssdm name="p_wr_resp444"/></StgValue>
</operation>

<operation id="4312" st_id="803" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle39:1  %empty_200 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_113) nounwind

]]></Node>
<StgValue><ssdm name="empty_200"/></StgValue>
</operation>

<operation id="4313" st_id="803" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="64" op_0_bw="31">
<![CDATA[
i_cycle39:8  %zext_ln49_40 = zext i31 %add_ln49_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_40"/></StgValue>
</operation>

<operation id="4314" st_id="803" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle39:9  %gmem_addr_118 = getelementptr i32* %gmem, i64 %zext_ln49_40

]]></Node>
<StgValue><ssdm name="gmem_addr_118"/></StgValue>
</operation>

<operation id="4315" st_id="803" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
i_cycle39:10  %p_wr_req445 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_118, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req445"/></StgValue>
</operation>

<operation id="4316" st_id="803" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="0" op_0_bw="0">
<![CDATA[
i_cycle39:11  br label %82

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="804" st_id="804">

<operation id="4317" st_id="804" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_40 = phi i9 [ 0, %i_cycle39 ], [ %add_ln39_40, %j_cycle_end40 ]

]]></Node>
<StgValue><ssdm name="j_0_40"/></StgValue>
</operation>

<operation id="4318" st_id="804" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_40 = icmp eq i9 %j_0_40, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_40"/></StgValue>
</operation>

<operation id="4319" st_id="804" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_206 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_206"/></StgValue>
</operation>

<operation id="4320" st_id="804" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_40 = add i9 %j_0_40, 1

]]></Node>
<StgValue><ssdm name="add_ln39_40"/></StgValue>
</operation>

<operation id="4321" st_id="804" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_40, label %i_cycle40, label %j_cycle_begin40

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="4322" st_id="804" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin40:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="4323" st_id="804" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin40:1  %tmp_120 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="4324" st_id="804" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin40:2  %zext_ln46_164 = zext i9 %j_0_40 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_164"/></StgValue>
</operation>

<operation id="4325" st_id="804" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin40:3  %add_ln46_100 = add i17 %mul_ln46_100, %zext_ln46_164

]]></Node>
<StgValue><ssdm name="add_ln46_100"/></StgValue>
</operation>

<operation id="4326" st_id="804" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin40:4  %zext_ln46_165 = zext i17 %add_ln46_100 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_165"/></StgValue>
</operation>

<operation id="4327" st_id="804" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin40:5  %c_t_addr_40 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_165

]]></Node>
<StgValue><ssdm name="c_t_addr_40"/></StgValue>
</operation>

<operation id="4328" st_id="804" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin40:6  br label %83

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="4329" st_id="804" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
i_cycle40:0  %p_wr_resp446 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_118)

]]></Node>
<StgValue><ssdm name="p_wr_resp446"/></StgValue>
</operation>

<operation id="4330" st_id="804" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle40:3  %tmp_119 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>
</state>

<state id="805" st_id="805">

<operation id="4331" st_id="805" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_40 = phi i9 [ 0, %j_cycle_begin40 ], [ %add_ln41_40, %k_cycle40 ]

]]></Node>
<StgValue><ssdm name="k_0_40"/></StgValue>
</operation>

<operation id="4332" st_id="805" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul262 = phi i17 [ 0, %j_cycle_begin40 ], [ %add_ln44_160, %k_cycle40 ]

]]></Node>
<StgValue><ssdm name="phi_mul262"/></StgValue>
</operation>

<operation id="4333" st_id="805" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_40 = icmp eq i9 %k_0_40, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_40"/></StgValue>
</operation>

<operation id="4334" st_id="805" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_208 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_208"/></StgValue>
</operation>

<operation id="4335" st_id="805" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_40 = add i9 %k_0_40, 1

]]></Node>
<StgValue><ssdm name="add_ln41_40"/></StgValue>
</operation>

<operation id="4336" st_id="805" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_40, label %j_cycle_end40, label %k_cycle40

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="4337" st_id="805" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="17" op_0_bw="9">
<![CDATA[
k_cycle40:3  %zext_ln43_120 = zext i9 %k_0_40 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_120"/></StgValue>
</operation>

<operation id="4338" st_id="805" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle40:4  %add_ln43_80 = add i17 %mul_ln46_100, %zext_ln43_120

]]></Node>
<StgValue><ssdm name="add_ln43_80"/></StgValue>
</operation>

<operation id="4339" st_id="805" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="31" op_0_bw="17">
<![CDATA[
k_cycle40:5  %zext_ln43_121 = zext i17 %add_ln43_80 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_121"/></StgValue>
</operation>

<operation id="4340" st_id="805" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle40:6  %add_ln43_81 = add i31 %zext_ln43_121, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_81"/></StgValue>
</operation>

<operation id="4341" st_id="805" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle40:10  %add_ln44_80 = add i17 %phi_mul262, %zext_ln46_164

]]></Node>
<StgValue><ssdm name="add_ln44_80"/></StgValue>
</operation>
</state>

<state id="806" st_id="806">

<operation id="4342" st_id="806" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="64" op_0_bw="31">
<![CDATA[
k_cycle40:7  %zext_ln43_122 = zext i31 %add_ln43_81 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_122"/></StgValue>
</operation>

<operation id="4343" st_id="806" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle40:8  %gmem_addr_122 = getelementptr i32* %gmem, i64 %zext_ln43_122

]]></Node>
<StgValue><ssdm name="gmem_addr_122"/></StgValue>
</operation>

<operation id="4344" st_id="806" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle40:9  %add_ln44_160 = add i17 %phi_mul262, 300

]]></Node>
<StgValue><ssdm name="add_ln44_160"/></StgValue>
</operation>

<operation id="4345" st_id="806" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="31" op_0_bw="17">
<![CDATA[
k_cycle40:11  %zext_ln44_80 = zext i17 %add_ln44_80 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_80"/></StgValue>
</operation>

<operation id="4346" st_id="806" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle40:12  %add_ln44_81 = add i31 %zext_ln44_80, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_81"/></StgValue>
</operation>

<operation id="4347" st_id="806" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
k_cycle40:15  %gmem_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_122, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>
</state>

<state id="807" st_id="807">

<operation id="4348" st_id="807" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="31">
<![CDATA[
k_cycle40:13  %zext_ln44_81 = zext i31 %add_ln44_81 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_81"/></StgValue>
</operation>

<operation id="4349" st_id="807" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle40:14  %gmem_addr_123 = getelementptr i32* %gmem, i64 %zext_ln44_81

]]></Node>
<StgValue><ssdm name="gmem_addr_123"/></StgValue>
</operation>

<operation id="4350" st_id="807" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
k_cycle40:15  %gmem_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_122, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>

<operation id="4351" st_id="807" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
k_cycle40:17  %gmem_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_123, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>
</state>

<state id="808" st_id="808">

<operation id="4352" st_id="808" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
k_cycle40:15  %gmem_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_122, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>

<operation id="4353" st_id="808" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
k_cycle40:17  %gmem_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_123, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>
</state>

<state id="809" st_id="809">

<operation id="4354" st_id="809" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
k_cycle40:15  %gmem_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_122, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>

<operation id="4355" st_id="809" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
k_cycle40:17  %gmem_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_123, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>
</state>

<state id="810" st_id="810">

<operation id="4356" st_id="810" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
k_cycle40:15  %gmem_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_122, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>

<operation id="4357" st_id="810" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
k_cycle40:17  %gmem_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_123, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>
</state>

<state id="811" st_id="811">

<operation id="4358" st_id="811" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
k_cycle40:15  %gmem_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_122, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>

<operation id="4359" st_id="811" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
k_cycle40:17  %gmem_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_123, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>
</state>

<state id="812" st_id="812">

<operation id="4360" st_id="812" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
k_cycle40:15  %gmem_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_122, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>

<operation id="4361" st_id="812" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
k_cycle40:17  %gmem_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_123, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>
</state>

<state id="813" st_id="813">

<operation id="4362" st_id="813" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle40:16  %gmem_addr_122_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_122)

]]></Node>
<StgValue><ssdm name="gmem_addr_122_read"/></StgValue>
</operation>

<operation id="4363" st_id="813" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
k_cycle40:17  %gmem_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_123, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>
</state>

<state id="814" st_id="814">

<operation id="4364" st_id="814" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2680" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle40:18  %gmem_addr_123_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_123)

]]></Node>
<StgValue><ssdm name="gmem_addr_123_read"/></StgValue>
</operation>
</state>

<state id="815" st_id="815">

<operation id="4365" st_id="815" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle40:19  %mul_ln46_40 = mul nsw i32 %gmem_addr_123_read, %gmem_addr_122_read

]]></Node>
<StgValue><ssdm name="mul_ln46_40"/></StgValue>
</operation>

<operation id="4366" st_id="815" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="32" op_0_bw="17">
<![CDATA[
k_cycle40:20  %c_t_load_100 = load i32* %c_t_addr_40, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_100"/></StgValue>
</operation>
</state>

<state id="816" st_id="816">

<operation id="4367" st_id="816" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle40:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="4368" st_id="816" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle40:1  %tmp_124 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="4369" st_id="816" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle40:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="4370" st_id="816" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="32" op_0_bw="17">
<![CDATA[
k_cycle40:20  %c_t_load_100 = load i32* %c_t_addr_40, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_100"/></StgValue>
</operation>

<operation id="4371" st_id="816" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle40:21  %add_ln46_40 = add nsw i32 %mul_ln46_40, %c_t_load_100

]]></Node>
<StgValue><ssdm name="add_ln46_40"/></StgValue>
</operation>

<operation id="4372" st_id="816" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle40:22  store i32 %add_ln46_40, i32* %c_t_addr_40, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="4373" st_id="816" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle40:23  %empty_209 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_124) nounwind

]]></Node>
<StgValue><ssdm name="empty_209"/></StgValue>
</operation>

<operation id="4374" st_id="816" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="0" op_0_bw="0">
<![CDATA[
k_cycle40:24  br label %83

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="817" st_id="817">

<operation id="4375" st_id="817" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end40:0  %c_t_load_40 = load i32* %c_t_addr_40, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_40"/></StgValue>
</operation>
</state>

<state id="818" st_id="818">

<operation id="4376" st_id="818" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end40:0  %c_t_load_40 = load i32* %c_t_addr_40, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_40"/></StgValue>
</operation>
</state>

<state id="819" st_id="819">

<operation id="4377" st_id="819" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
j_cycle_end40:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_118, i32 %c_t_load_40, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="4378" st_id="819" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end40:2  %empty_207 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_120) nounwind

]]></Node>
<StgValue><ssdm name="empty_207"/></StgValue>
</operation>

<operation id="4379" st_id="819" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end40:3  br label %82

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="820" st_id="820">

<operation id="4380" st_id="820" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
i_cycle40:0  %p_wr_resp446 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_118)

]]></Node>
<StgValue><ssdm name="p_wr_resp446"/></StgValue>
</operation>
</state>

<state id="821" st_id="821">

<operation id="4381" st_id="821" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
i_cycle40:0  %p_wr_resp446 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_118)

]]></Node>
<StgValue><ssdm name="p_wr_resp446"/></StgValue>
</operation>

<operation id="4382" st_id="821" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle40:2  %add_ln36_37 = add i9 %i_0_0, 41

]]></Node>
<StgValue><ssdm name="add_ln36_37"/></StgValue>
</operation>
</state>

<state id="822" st_id="822">

<operation id="4383" st_id="822" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
i_cycle40:0  %p_wr_resp446 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_118)

]]></Node>
<StgValue><ssdm name="p_wr_resp446"/></StgValue>
</operation>

<operation id="4384" st_id="822" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="17" op_0_bw="9">
<![CDATA[
i_cycle40:4  %zext_ln46_162 = zext i9 %add_ln36_37 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_162"/></StgValue>
</operation>

<operation id="4385" st_id="822" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle40:5  %mul_ln46_101 = mul i17 %zext_ln46_162, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_101"/></StgValue>
</operation>

<operation id="4386" st_id="822" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="31" op_0_bw="17">
<![CDATA[
i_cycle40:6  %zext_ln46_163 = zext i17 %mul_ln46_101 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_163"/></StgValue>
</operation>

<operation id="4387" st_id="822" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle40:7  %add_ln49_41 = add i31 %zext_ln46_163, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_41"/></StgValue>
</operation>
</state>

<state id="823" st_id="823">

<operation id="4388" st_id="823" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1">
<![CDATA[
i_cycle40:0  %p_wr_resp446 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_118)

]]></Node>
<StgValue><ssdm name="p_wr_resp446"/></StgValue>
</operation>

<operation id="4389" st_id="823" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle40:1  %empty_205 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_116) nounwind

]]></Node>
<StgValue><ssdm name="empty_205"/></StgValue>
</operation>

<operation id="4390" st_id="823" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="64" op_0_bw="31">
<![CDATA[
i_cycle40:8  %zext_ln49_41 = zext i31 %add_ln49_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_41"/></StgValue>
</operation>

<operation id="4391" st_id="823" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle40:9  %gmem_addr_121 = getelementptr i32* %gmem, i64 %zext_ln49_41

]]></Node>
<StgValue><ssdm name="gmem_addr_121"/></StgValue>
</operation>

<operation id="4392" st_id="823" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
i_cycle40:10  %p_wr_req447 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_121, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req447"/></StgValue>
</operation>

<operation id="4393" st_id="823" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="0" op_0_bw="0">
<![CDATA[
i_cycle40:11  br label %84

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="824" st_id="824">

<operation id="4394" st_id="824" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_41 = phi i9 [ 0, %i_cycle40 ], [ %add_ln39_41, %j_cycle_end41 ]

]]></Node>
<StgValue><ssdm name="j_0_41"/></StgValue>
</operation>

<operation id="4395" st_id="824" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_41 = icmp eq i9 %j_0_41, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_41"/></StgValue>
</operation>

<operation id="4396" st_id="824" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_211 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_211"/></StgValue>
</operation>

<operation id="4397" st_id="824" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_41 = add i9 %j_0_41, 1

]]></Node>
<StgValue><ssdm name="add_ln39_41"/></StgValue>
</operation>

<operation id="4398" st_id="824" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_41, label %i_cycle41, label %j_cycle_begin41

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="4399" st_id="824" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2712" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin41:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="4400" st_id="824" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2713" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin41:1  %tmp_123 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="4401" st_id="824" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2714" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin41:2  %zext_ln46_168 = zext i9 %j_0_41 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_168"/></StgValue>
</operation>

<operation id="4402" st_id="824" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2715" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin41:3  %add_ln46_101 = add i17 %mul_ln46_101, %zext_ln46_168

]]></Node>
<StgValue><ssdm name="add_ln46_101"/></StgValue>
</operation>

<operation id="4403" st_id="824" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin41:4  %zext_ln46_169 = zext i17 %add_ln46_101 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_169"/></StgValue>
</operation>

<operation id="4404" st_id="824" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2717" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin41:5  %c_t_addr_41 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_169

]]></Node>
<StgValue><ssdm name="c_t_addr_41"/></StgValue>
</operation>

<operation id="4405" st_id="824" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2718" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin41:6  br label %85

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="4406" st_id="824" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
i_cycle41:0  %p_wr_resp448 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_121)

]]></Node>
<StgValue><ssdm name="p_wr_resp448"/></StgValue>
</operation>

<operation id="4407" st_id="824" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle41:3  %tmp_122 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>
</state>

<state id="825" st_id="825">

<operation id="4408" st_id="825" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_41 = phi i9 [ 0, %j_cycle_begin41 ], [ %add_ln41_41, %k_cycle41 ]

]]></Node>
<StgValue><ssdm name="k_0_41"/></StgValue>
</operation>

<operation id="4409" st_id="825" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul264 = phi i17 [ 0, %j_cycle_begin41 ], [ %add_ln44_161, %k_cycle41 ]

]]></Node>
<StgValue><ssdm name="phi_mul264"/></StgValue>
</operation>

<operation id="4410" st_id="825" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_41 = icmp eq i9 %k_0_41, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_41"/></StgValue>
</operation>

<operation id="4411" st_id="825" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_213 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_213"/></StgValue>
</operation>

<operation id="4412" st_id="825" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_41 = add i9 %k_0_41, 1

]]></Node>
<StgValue><ssdm name="add_ln41_41"/></StgValue>
</operation>

<operation id="4413" st_id="825" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_41, label %j_cycle_end41, label %k_cycle41

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="4414" st_id="825" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="17" op_0_bw="9">
<![CDATA[
k_cycle41:3  %zext_ln43_123 = zext i9 %k_0_41 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_123"/></StgValue>
</operation>

<operation id="4415" st_id="825" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle41:4  %add_ln43_82 = add i17 %mul_ln46_101, %zext_ln43_123

]]></Node>
<StgValue><ssdm name="add_ln43_82"/></StgValue>
</operation>

<operation id="4416" st_id="825" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="31" op_0_bw="17">
<![CDATA[
k_cycle41:5  %zext_ln43_124 = zext i17 %add_ln43_82 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_124"/></StgValue>
</operation>

<operation id="4417" st_id="825" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle41:6  %add_ln43_83 = add i31 %zext_ln43_124, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_83"/></StgValue>
</operation>

<operation id="4418" st_id="825" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle41:10  %add_ln44_82 = add i17 %phi_mul264, %zext_ln46_168

]]></Node>
<StgValue><ssdm name="add_ln44_82"/></StgValue>
</operation>
</state>

<state id="826" st_id="826">

<operation id="4419" st_id="826" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2734" bw="64" op_0_bw="31">
<![CDATA[
k_cycle41:7  %zext_ln43_125 = zext i31 %add_ln43_83 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_125"/></StgValue>
</operation>

<operation id="4420" st_id="826" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle41:8  %gmem_addr_125 = getelementptr i32* %gmem, i64 %zext_ln43_125

]]></Node>
<StgValue><ssdm name="gmem_addr_125"/></StgValue>
</operation>

<operation id="4421" st_id="826" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2736" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle41:9  %add_ln44_161 = add i17 %phi_mul264, 300

]]></Node>
<StgValue><ssdm name="add_ln44_161"/></StgValue>
</operation>

<operation id="4422" st_id="826" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="31" op_0_bw="17">
<![CDATA[
k_cycle41:11  %zext_ln44_82 = zext i17 %add_ln44_82 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_82"/></StgValue>
</operation>

<operation id="4423" st_id="826" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2739" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle41:12  %add_ln44_83 = add i31 %zext_ln44_82, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_83"/></StgValue>
</operation>

<operation id="4424" st_id="826" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
k_cycle41:15  %gmem_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_125, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>
</state>

<state id="827" st_id="827">

<operation id="4425" st_id="827" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="64" op_0_bw="31">
<![CDATA[
k_cycle41:13  %zext_ln44_83 = zext i31 %add_ln44_83 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_83"/></StgValue>
</operation>

<operation id="4426" st_id="827" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2741" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle41:14  %gmem_addr_126 = getelementptr i32* %gmem, i64 %zext_ln44_83

]]></Node>
<StgValue><ssdm name="gmem_addr_126"/></StgValue>
</operation>

<operation id="4427" st_id="827" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
k_cycle41:15  %gmem_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_125, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>

<operation id="4428" st_id="827" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
k_cycle41:17  %gmem_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_126, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>
</state>

<state id="828" st_id="828">

<operation id="4429" st_id="828" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
k_cycle41:15  %gmem_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_125, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>

<operation id="4430" st_id="828" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
k_cycle41:17  %gmem_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_126, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>
</state>

<state id="829" st_id="829">

<operation id="4431" st_id="829" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
k_cycle41:15  %gmem_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_125, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>

<operation id="4432" st_id="829" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
k_cycle41:17  %gmem_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_126, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>
</state>

<state id="830" st_id="830">

<operation id="4433" st_id="830" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
k_cycle41:15  %gmem_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_125, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>

<operation id="4434" st_id="830" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
k_cycle41:17  %gmem_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_126, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>
</state>

<state id="831" st_id="831">

<operation id="4435" st_id="831" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
k_cycle41:15  %gmem_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_125, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>

<operation id="4436" st_id="831" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
k_cycle41:17  %gmem_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_126, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>
</state>

<state id="832" st_id="832">

<operation id="4437" st_id="832" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
k_cycle41:15  %gmem_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_125, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>

<operation id="4438" st_id="832" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
k_cycle41:17  %gmem_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_126, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>
</state>

<state id="833" st_id="833">

<operation id="4439" st_id="833" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2743" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle41:16  %gmem_addr_125_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_125)

]]></Node>
<StgValue><ssdm name="gmem_addr_125_read"/></StgValue>
</operation>

<operation id="4440" st_id="833" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
k_cycle41:17  %gmem_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_126, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>
</state>

<state id="834" st_id="834">

<operation id="4441" st_id="834" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2745" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle41:18  %gmem_addr_126_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_126)

]]></Node>
<StgValue><ssdm name="gmem_addr_126_read"/></StgValue>
</operation>
</state>

<state id="835" st_id="835">

<operation id="4442" st_id="835" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle41:19  %mul_ln46_41 = mul nsw i32 %gmem_addr_126_read, %gmem_addr_125_read

]]></Node>
<StgValue><ssdm name="mul_ln46_41"/></StgValue>
</operation>

<operation id="4443" st_id="835" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2747" bw="32" op_0_bw="17">
<![CDATA[
k_cycle41:20  %c_t_load_101 = load i32* %c_t_addr_41, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_101"/></StgValue>
</operation>
</state>

<state id="836" st_id="836">

<operation id="4444" st_id="836" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2727" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle41:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="4445" st_id="836" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle41:1  %tmp_127 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="4446" st_id="836" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle41:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="4447" st_id="836" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2747" bw="32" op_0_bw="17">
<![CDATA[
k_cycle41:20  %c_t_load_101 = load i32* %c_t_addr_41, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_101"/></StgValue>
</operation>

<operation id="4448" st_id="836" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle41:21  %add_ln46_41 = add nsw i32 %mul_ln46_41, %c_t_load_101

]]></Node>
<StgValue><ssdm name="add_ln46_41"/></StgValue>
</operation>

<operation id="4449" st_id="836" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle41:22  store i32 %add_ln46_41, i32* %c_t_addr_41, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="4450" st_id="836" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle41:23  %empty_214 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_127) nounwind

]]></Node>
<StgValue><ssdm name="empty_214"/></StgValue>
</operation>

<operation id="4451" st_id="836" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="0" op_0_bw="0">
<![CDATA[
k_cycle41:24  br label %85

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="837" st_id="837">

<operation id="4452" st_id="837" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end41:0  %c_t_load_41 = load i32* %c_t_addr_41, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_41"/></StgValue>
</operation>
</state>

<state id="838" st_id="838">

<operation id="4453" st_id="838" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end41:0  %c_t_load_41 = load i32* %c_t_addr_41, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_41"/></StgValue>
</operation>
</state>

<state id="839" st_id="839">

<operation id="4454" st_id="839" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
j_cycle_end41:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_121, i32 %c_t_load_41, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="4455" st_id="839" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end41:2  %empty_212 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_123) nounwind

]]></Node>
<StgValue><ssdm name="empty_212"/></StgValue>
</operation>

<operation id="4456" st_id="839" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end41:3  br label %84

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="840" st_id="840">

<operation id="4457" st_id="840" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
i_cycle41:0  %p_wr_resp448 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_121)

]]></Node>
<StgValue><ssdm name="p_wr_resp448"/></StgValue>
</operation>
</state>

<state id="841" st_id="841">

<operation id="4458" st_id="841" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
i_cycle41:0  %p_wr_resp448 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_121)

]]></Node>
<StgValue><ssdm name="p_wr_resp448"/></StgValue>
</operation>

<operation id="4459" st_id="841" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle41:2  %add_ln36_38 = add i9 %i_0_0, 42

]]></Node>
<StgValue><ssdm name="add_ln36_38"/></StgValue>
</operation>
</state>

<state id="842" st_id="842">

<operation id="4460" st_id="842" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
i_cycle41:0  %p_wr_resp448 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_121)

]]></Node>
<StgValue><ssdm name="p_wr_resp448"/></StgValue>
</operation>

<operation id="4461" st_id="842" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="17" op_0_bw="9">
<![CDATA[
i_cycle41:4  %zext_ln46_166 = zext i9 %add_ln36_38 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_166"/></StgValue>
</operation>

<operation id="4462" st_id="842" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle41:5  %mul_ln46_102 = mul i17 %zext_ln46_166, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_102"/></StgValue>
</operation>

<operation id="4463" st_id="842" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="31" op_0_bw="17">
<![CDATA[
i_cycle41:6  %zext_ln46_167 = zext i17 %mul_ln46_102 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_167"/></StgValue>
</operation>

<operation id="4464" st_id="842" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle41:7  %add_ln49_42 = add i31 %zext_ln46_167, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_42"/></StgValue>
</operation>
</state>

<state id="843" st_id="843">

<operation id="4465" st_id="843" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1">
<![CDATA[
i_cycle41:0  %p_wr_resp448 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_121)

]]></Node>
<StgValue><ssdm name="p_wr_resp448"/></StgValue>
</operation>

<operation id="4466" st_id="843" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle41:1  %empty_210 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_119) nounwind

]]></Node>
<StgValue><ssdm name="empty_210"/></StgValue>
</operation>

<operation id="4467" st_id="843" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="64" op_0_bw="31">
<![CDATA[
i_cycle41:8  %zext_ln49_42 = zext i31 %add_ln49_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_42"/></StgValue>
</operation>

<operation id="4468" st_id="843" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle41:9  %gmem_addr_124 = getelementptr i32* %gmem, i64 %zext_ln49_42

]]></Node>
<StgValue><ssdm name="gmem_addr_124"/></StgValue>
</operation>

<operation id="4469" st_id="843" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
i_cycle41:10  %p_wr_req449 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_124, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req449"/></StgValue>
</operation>

<operation id="4470" st_id="843" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="0" op_0_bw="0">
<![CDATA[
i_cycle41:11  br label %86

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="844" st_id="844">

<operation id="4471" st_id="844" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_42 = phi i9 [ 0, %i_cycle41 ], [ %add_ln39_42, %j_cycle_end42 ]

]]></Node>
<StgValue><ssdm name="j_0_42"/></StgValue>
</operation>

<operation id="4472" st_id="844" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_42 = icmp eq i9 %j_0_42, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_42"/></StgValue>
</operation>

<operation id="4473" st_id="844" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_216 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_216"/></StgValue>
</operation>

<operation id="4474" st_id="844" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_42 = add i9 %j_0_42, 1

]]></Node>
<StgValue><ssdm name="add_ln39_42"/></StgValue>
</operation>

<operation id="4475" st_id="844" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_42, label %i_cycle42, label %j_cycle_begin42

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="4476" st_id="844" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin42:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="4477" st_id="844" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2778" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin42:1  %tmp_126 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="4478" st_id="844" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin42:2  %zext_ln46_172 = zext i9 %j_0_42 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_172"/></StgValue>
</operation>

<operation id="4479" st_id="844" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin42:3  %add_ln46_102 = add i17 %mul_ln46_102, %zext_ln46_172

]]></Node>
<StgValue><ssdm name="add_ln46_102"/></StgValue>
</operation>

<operation id="4480" st_id="844" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2781" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin42:4  %zext_ln46_173 = zext i17 %add_ln46_102 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_173"/></StgValue>
</operation>

<operation id="4481" st_id="844" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2782" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin42:5  %c_t_addr_42 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_173

]]></Node>
<StgValue><ssdm name="c_t_addr_42"/></StgValue>
</operation>

<operation id="4482" st_id="844" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2783" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin42:6  br label %87

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="4483" st_id="844" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2823" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
i_cycle42:0  %p_wr_resp450 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_124)

]]></Node>
<StgValue><ssdm name="p_wr_resp450"/></StgValue>
</operation>

<operation id="4484" st_id="844" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2826" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle42:3  %tmp_125 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>
</state>

<state id="845" st_id="845">

<operation id="4485" st_id="845" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_42 = phi i9 [ 0, %j_cycle_begin42 ], [ %add_ln41_42, %k_cycle42 ]

]]></Node>
<StgValue><ssdm name="k_0_42"/></StgValue>
</operation>

<operation id="4486" st_id="845" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul266 = phi i17 [ 0, %j_cycle_begin42 ], [ %add_ln44_162, %k_cycle42 ]

]]></Node>
<StgValue><ssdm name="phi_mul266"/></StgValue>
</operation>

<operation id="4487" st_id="845" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_42 = icmp eq i9 %k_0_42, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_42"/></StgValue>
</operation>

<operation id="4488" st_id="845" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_218 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_218"/></StgValue>
</operation>

<operation id="4489" st_id="845" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_42 = add i9 %k_0_42, 1

]]></Node>
<StgValue><ssdm name="add_ln41_42"/></StgValue>
</operation>

<operation id="4490" st_id="845" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_42, label %j_cycle_end42, label %k_cycle42

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="4491" st_id="845" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2795" bw="17" op_0_bw="9">
<![CDATA[
k_cycle42:3  %zext_ln43_126 = zext i9 %k_0_42 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_126"/></StgValue>
</operation>

<operation id="4492" st_id="845" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2796" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle42:4  %add_ln43_84 = add i17 %mul_ln46_102, %zext_ln43_126

]]></Node>
<StgValue><ssdm name="add_ln43_84"/></StgValue>
</operation>

<operation id="4493" st_id="845" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="31" op_0_bw="17">
<![CDATA[
k_cycle42:5  %zext_ln43_127 = zext i17 %add_ln43_84 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_127"/></StgValue>
</operation>

<operation id="4494" st_id="845" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2798" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle42:6  %add_ln43_85 = add i31 %zext_ln43_127, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_85"/></StgValue>
</operation>

<operation id="4495" st_id="845" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2802" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle42:10  %add_ln44_84 = add i17 %phi_mul266, %zext_ln46_172

]]></Node>
<StgValue><ssdm name="add_ln44_84"/></StgValue>
</operation>
</state>

<state id="846" st_id="846">

<operation id="4496" st_id="846" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2799" bw="64" op_0_bw="31">
<![CDATA[
k_cycle42:7  %zext_ln43_128 = zext i31 %add_ln43_85 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_128"/></StgValue>
</operation>

<operation id="4497" st_id="846" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2800" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle42:8  %gmem_addr_128 = getelementptr i32* %gmem, i64 %zext_ln43_128

]]></Node>
<StgValue><ssdm name="gmem_addr_128"/></StgValue>
</operation>

<operation id="4498" st_id="846" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2801" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle42:9  %add_ln44_162 = add i17 %phi_mul266, 300

]]></Node>
<StgValue><ssdm name="add_ln44_162"/></StgValue>
</operation>

<operation id="4499" st_id="846" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2803" bw="31" op_0_bw="17">
<![CDATA[
k_cycle42:11  %zext_ln44_84 = zext i17 %add_ln44_84 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_84"/></StgValue>
</operation>

<operation id="4500" st_id="846" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2804" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle42:12  %add_ln44_85 = add i31 %zext_ln44_84, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_85"/></StgValue>
</operation>

<operation id="4501" st_id="846" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2807" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
k_cycle42:15  %gmem_load_84_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_128, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>
</state>

<state id="847" st_id="847">

<operation id="4502" st_id="847" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2805" bw="64" op_0_bw="31">
<![CDATA[
k_cycle42:13  %zext_ln44_85 = zext i31 %add_ln44_85 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_85"/></StgValue>
</operation>

<operation id="4503" st_id="847" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2806" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle42:14  %gmem_addr_129 = getelementptr i32* %gmem, i64 %zext_ln44_85

]]></Node>
<StgValue><ssdm name="gmem_addr_129"/></StgValue>
</operation>

<operation id="4504" st_id="847" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2807" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
k_cycle42:15  %gmem_load_84_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_128, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>

<operation id="4505" st_id="847" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
k_cycle42:17  %gmem_load_85_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_129, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>
</state>

<state id="848" st_id="848">

<operation id="4506" st_id="848" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2807" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
k_cycle42:15  %gmem_load_84_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_128, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>

<operation id="4507" st_id="848" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
k_cycle42:17  %gmem_load_85_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_129, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>
</state>

<state id="849" st_id="849">

<operation id="4508" st_id="849" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2807" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
k_cycle42:15  %gmem_load_84_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_128, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>

<operation id="4509" st_id="849" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
k_cycle42:17  %gmem_load_85_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_129, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>
</state>

<state id="850" st_id="850">

<operation id="4510" st_id="850" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2807" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
k_cycle42:15  %gmem_load_84_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_128, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>

<operation id="4511" st_id="850" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
k_cycle42:17  %gmem_load_85_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_129, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>
</state>

<state id="851" st_id="851">

<operation id="4512" st_id="851" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2807" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
k_cycle42:15  %gmem_load_84_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_128, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>

<operation id="4513" st_id="851" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
k_cycle42:17  %gmem_load_85_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_129, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>
</state>

<state id="852" st_id="852">

<operation id="4514" st_id="852" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2807" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
k_cycle42:15  %gmem_load_84_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_128, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>

<operation id="4515" st_id="852" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
k_cycle42:17  %gmem_load_85_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_129, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>
</state>

<state id="853" st_id="853">

<operation id="4516" st_id="853" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2808" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle42:16  %gmem_addr_128_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_128)

]]></Node>
<StgValue><ssdm name="gmem_addr_128_read"/></StgValue>
</operation>

<operation id="4517" st_id="853" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
k_cycle42:17  %gmem_load_85_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_129, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>
</state>

<state id="854" st_id="854">

<operation id="4518" st_id="854" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2810" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle42:18  %gmem_addr_129_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_129)

]]></Node>
<StgValue><ssdm name="gmem_addr_129_read"/></StgValue>
</operation>
</state>

<state id="855" st_id="855">

<operation id="4519" st_id="855" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle42:19  %mul_ln46_42 = mul nsw i32 %gmem_addr_129_read, %gmem_addr_128_read

]]></Node>
<StgValue><ssdm name="mul_ln46_42"/></StgValue>
</operation>

<operation id="4520" st_id="855" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2812" bw="32" op_0_bw="17">
<![CDATA[
k_cycle42:20  %c_t_load_102 = load i32* %c_t_addr_42, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_102"/></StgValue>
</operation>
</state>

<state id="856" st_id="856">

<operation id="4521" st_id="856" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2792" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle42:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="4522" st_id="856" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle42:1  %tmp_130 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="4523" st_id="856" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2794" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle42:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="4524" st_id="856" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2812" bw="32" op_0_bw="17">
<![CDATA[
k_cycle42:20  %c_t_load_102 = load i32* %c_t_addr_42, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_102"/></StgValue>
</operation>

<operation id="4525" st_id="856" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2813" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle42:21  %add_ln46_42 = add nsw i32 %mul_ln46_42, %c_t_load_102

]]></Node>
<StgValue><ssdm name="add_ln46_42"/></StgValue>
</operation>

<operation id="4526" st_id="856" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2814" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle42:22  store i32 %add_ln46_42, i32* %c_t_addr_42, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="4527" st_id="856" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2815" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle42:23  %empty_219 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_130) nounwind

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="4528" st_id="856" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="0" op_0_bw="0">
<![CDATA[
k_cycle42:24  br label %87

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="857" st_id="857">

<operation id="4529" st_id="857" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end42:0  %c_t_load_42 = load i32* %c_t_addr_42, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_42"/></StgValue>
</operation>
</state>

<state id="858" st_id="858">

<operation id="4530" st_id="858" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end42:0  %c_t_load_42 = load i32* %c_t_addr_42, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_42"/></StgValue>
</operation>
</state>

<state id="859" st_id="859">

<operation id="4531" st_id="859" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
j_cycle_end42:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_124, i32 %c_t_load_42, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="4532" st_id="859" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end42:2  %empty_217 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_126) nounwind

]]></Node>
<StgValue><ssdm name="empty_217"/></StgValue>
</operation>

<operation id="4533" st_id="859" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end42:3  br label %86

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="860" st_id="860">

<operation id="4534" st_id="860" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
i_cycle42:0  %p_wr_resp450 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_124)

]]></Node>
<StgValue><ssdm name="p_wr_resp450"/></StgValue>
</operation>
</state>

<state id="861" st_id="861">

<operation id="4535" st_id="861" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
i_cycle42:0  %p_wr_resp450 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_124)

]]></Node>
<StgValue><ssdm name="p_wr_resp450"/></StgValue>
</operation>

<operation id="4536" st_id="861" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle42:2  %add_ln36_39 = add i9 %i_0_0, 43

]]></Node>
<StgValue><ssdm name="add_ln36_39"/></StgValue>
</operation>
</state>

<state id="862" st_id="862">

<operation id="4537" st_id="862" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
i_cycle42:0  %p_wr_resp450 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_124)

]]></Node>
<StgValue><ssdm name="p_wr_resp450"/></StgValue>
</operation>

<operation id="4538" st_id="862" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="17" op_0_bw="9">
<![CDATA[
i_cycle42:4  %zext_ln46_170 = zext i9 %add_ln36_39 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_170"/></StgValue>
</operation>

<operation id="4539" st_id="862" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle42:5  %mul_ln46_103 = mul i17 %zext_ln46_170, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_103"/></StgValue>
</operation>

<operation id="4540" st_id="862" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="31" op_0_bw="17">
<![CDATA[
i_cycle42:6  %zext_ln46_171 = zext i17 %mul_ln46_103 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_171"/></StgValue>
</operation>

<operation id="4541" st_id="862" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle42:7  %add_ln49_43 = add i31 %zext_ln46_171, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_43"/></StgValue>
</operation>
</state>

<state id="863" st_id="863">

<operation id="4542" st_id="863" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1">
<![CDATA[
i_cycle42:0  %p_wr_resp450 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_124)

]]></Node>
<StgValue><ssdm name="p_wr_resp450"/></StgValue>
</operation>

<operation id="4543" st_id="863" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle42:1  %empty_215 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_122) nounwind

]]></Node>
<StgValue><ssdm name="empty_215"/></StgValue>
</operation>

<operation id="4544" st_id="863" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="64" op_0_bw="31">
<![CDATA[
i_cycle42:8  %zext_ln49_43 = zext i31 %add_ln49_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_43"/></StgValue>
</operation>

<operation id="4545" st_id="863" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle42:9  %gmem_addr_127 = getelementptr i32* %gmem, i64 %zext_ln49_43

]]></Node>
<StgValue><ssdm name="gmem_addr_127"/></StgValue>
</operation>

<operation id="4546" st_id="863" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
i_cycle42:10  %p_wr_req451 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_127, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req451"/></StgValue>
</operation>

<operation id="4547" st_id="863" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="0" op_0_bw="0">
<![CDATA[
i_cycle42:11  br label %88

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="864" st_id="864">

<operation id="4548" st_id="864" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_43 = phi i9 [ 0, %i_cycle42 ], [ %add_ln39_43, %j_cycle_end43 ]

]]></Node>
<StgValue><ssdm name="j_0_43"/></StgValue>
</operation>

<operation id="4549" st_id="864" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_43 = icmp eq i9 %j_0_43, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_43"/></StgValue>
</operation>

<operation id="4550" st_id="864" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_221 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_221"/></StgValue>
</operation>

<operation id="4551" st_id="864" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_43 = add i9 %j_0_43, 1

]]></Node>
<StgValue><ssdm name="add_ln39_43"/></StgValue>
</operation>

<operation id="4552" st_id="864" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_43, label %i_cycle43, label %j_cycle_begin43

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="4553" st_id="864" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2842" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin43:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="4554" st_id="864" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin43:1  %tmp_129 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="4555" st_id="864" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2844" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin43:2  %zext_ln46_176 = zext i9 %j_0_43 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_176"/></StgValue>
</operation>

<operation id="4556" st_id="864" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin43:3  %add_ln46_103 = add i17 %mul_ln46_103, %zext_ln46_176

]]></Node>
<StgValue><ssdm name="add_ln46_103"/></StgValue>
</operation>

<operation id="4557" st_id="864" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin43:4  %zext_ln46_177 = zext i17 %add_ln46_103 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_177"/></StgValue>
</operation>

<operation id="4558" st_id="864" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin43:5  %c_t_addr_43 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_177

]]></Node>
<StgValue><ssdm name="c_t_addr_43"/></StgValue>
</operation>

<operation id="4559" st_id="864" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2848" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin43:6  br label %89

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="4560" st_id="864" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2888" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
i_cycle43:0  %p_wr_resp452 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_127)

]]></Node>
<StgValue><ssdm name="p_wr_resp452"/></StgValue>
</operation>

<operation id="4561" st_id="864" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle43:3  %tmp_128 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>
</state>

<state id="865" st_id="865">

<operation id="4562" st_id="865" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_43 = phi i9 [ 0, %j_cycle_begin43 ], [ %add_ln41_43, %k_cycle43 ]

]]></Node>
<StgValue><ssdm name="k_0_43"/></StgValue>
</operation>

<operation id="4563" st_id="865" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul268 = phi i17 [ 0, %j_cycle_begin43 ], [ %add_ln44_163, %k_cycle43 ]

]]></Node>
<StgValue><ssdm name="phi_mul268"/></StgValue>
</operation>

<operation id="4564" st_id="865" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_43 = icmp eq i9 %k_0_43, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_43"/></StgValue>
</operation>

<operation id="4565" st_id="865" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_223 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_223"/></StgValue>
</operation>

<operation id="4566" st_id="865" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_43 = add i9 %k_0_43, 1

]]></Node>
<StgValue><ssdm name="add_ln41_43"/></StgValue>
</operation>

<operation id="4567" st_id="865" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_43, label %j_cycle_end43, label %k_cycle43

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="4568" st_id="865" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2860" bw="17" op_0_bw="9">
<![CDATA[
k_cycle43:3  %zext_ln43_129 = zext i9 %k_0_43 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_129"/></StgValue>
</operation>

<operation id="4569" st_id="865" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2861" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle43:4  %add_ln43_86 = add i17 %mul_ln46_103, %zext_ln43_129

]]></Node>
<StgValue><ssdm name="add_ln43_86"/></StgValue>
</operation>

<operation id="4570" st_id="865" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2862" bw="31" op_0_bw="17">
<![CDATA[
k_cycle43:5  %zext_ln43_130 = zext i17 %add_ln43_86 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_130"/></StgValue>
</operation>

<operation id="4571" st_id="865" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2863" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle43:6  %add_ln43_87 = add i31 %zext_ln43_130, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_87"/></StgValue>
</operation>

<operation id="4572" st_id="865" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2867" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle43:10  %add_ln44_86 = add i17 %phi_mul268, %zext_ln46_176

]]></Node>
<StgValue><ssdm name="add_ln44_86"/></StgValue>
</operation>
</state>

<state id="866" st_id="866">

<operation id="4573" st_id="866" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2864" bw="64" op_0_bw="31">
<![CDATA[
k_cycle43:7  %zext_ln43_131 = zext i31 %add_ln43_87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_131"/></StgValue>
</operation>

<operation id="4574" st_id="866" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2865" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle43:8  %gmem_addr_131 = getelementptr i32* %gmem, i64 %zext_ln43_131

]]></Node>
<StgValue><ssdm name="gmem_addr_131"/></StgValue>
</operation>

<operation id="4575" st_id="866" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2866" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle43:9  %add_ln44_163 = add i17 %phi_mul268, 300

]]></Node>
<StgValue><ssdm name="add_ln44_163"/></StgValue>
</operation>

<operation id="4576" st_id="866" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2868" bw="31" op_0_bw="17">
<![CDATA[
k_cycle43:11  %zext_ln44_86 = zext i17 %add_ln44_86 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_86"/></StgValue>
</operation>

<operation id="4577" st_id="866" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2869" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle43:12  %add_ln44_87 = add i31 %zext_ln44_86, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_87"/></StgValue>
</operation>

<operation id="4578" st_id="866" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
k_cycle43:15  %gmem_load_86_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_131, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>
</state>

<state id="867" st_id="867">

<operation id="4579" st_id="867" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="64" op_0_bw="31">
<![CDATA[
k_cycle43:13  %zext_ln44_87 = zext i31 %add_ln44_87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_87"/></StgValue>
</operation>

<operation id="4580" st_id="867" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2871" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle43:14  %gmem_addr_132 = getelementptr i32* %gmem, i64 %zext_ln44_87

]]></Node>
<StgValue><ssdm name="gmem_addr_132"/></StgValue>
</operation>

<operation id="4581" st_id="867" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
k_cycle43:15  %gmem_load_86_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_131, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>

<operation id="4582" st_id="867" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
k_cycle43:17  %gmem_load_87_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_132, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>
</state>

<state id="868" st_id="868">

<operation id="4583" st_id="868" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
k_cycle43:15  %gmem_load_86_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_131, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>

<operation id="4584" st_id="868" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
k_cycle43:17  %gmem_load_87_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_132, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>
</state>

<state id="869" st_id="869">

<operation id="4585" st_id="869" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
k_cycle43:15  %gmem_load_86_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_131, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>

<operation id="4586" st_id="869" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
k_cycle43:17  %gmem_load_87_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_132, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>
</state>

<state id="870" st_id="870">

<operation id="4587" st_id="870" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
k_cycle43:15  %gmem_load_86_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_131, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>

<operation id="4588" st_id="870" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
k_cycle43:17  %gmem_load_87_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_132, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>
</state>

<state id="871" st_id="871">

<operation id="4589" st_id="871" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
k_cycle43:15  %gmem_load_86_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_131, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>

<operation id="4590" st_id="871" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
k_cycle43:17  %gmem_load_87_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_132, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>
</state>

<state id="872" st_id="872">

<operation id="4591" st_id="872" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2872" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
k_cycle43:15  %gmem_load_86_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_131, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>

<operation id="4592" st_id="872" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
k_cycle43:17  %gmem_load_87_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_132, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>
</state>

<state id="873" st_id="873">

<operation id="4593" st_id="873" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2873" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle43:16  %gmem_addr_131_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_131)

]]></Node>
<StgValue><ssdm name="gmem_addr_131_read"/></StgValue>
</operation>

<operation id="4594" st_id="873" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
k_cycle43:17  %gmem_load_87_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_132, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>
</state>

<state id="874" st_id="874">

<operation id="4595" st_id="874" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2875" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle43:18  %gmem_addr_132_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_132)

]]></Node>
<StgValue><ssdm name="gmem_addr_132_read"/></StgValue>
</operation>
</state>

<state id="875" st_id="875">

<operation id="4596" st_id="875" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle43:19  %mul_ln46_43 = mul nsw i32 %gmem_addr_132_read, %gmem_addr_131_read

]]></Node>
<StgValue><ssdm name="mul_ln46_43"/></StgValue>
</operation>

<operation id="4597" st_id="875" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2877" bw="32" op_0_bw="17">
<![CDATA[
k_cycle43:20  %c_t_load_103 = load i32* %c_t_addr_43, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_103"/></StgValue>
</operation>
</state>

<state id="876" st_id="876">

<operation id="4598" st_id="876" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2857" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle43:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="4599" st_id="876" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2858" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle43:1  %tmp_133 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="4600" st_id="876" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2859" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle43:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="4601" st_id="876" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2877" bw="32" op_0_bw="17">
<![CDATA[
k_cycle43:20  %c_t_load_103 = load i32* %c_t_addr_43, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_103"/></StgValue>
</operation>

<operation id="4602" st_id="876" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle43:21  %add_ln46_43 = add nsw i32 %mul_ln46_43, %c_t_load_103

]]></Node>
<StgValue><ssdm name="add_ln46_43"/></StgValue>
</operation>

<operation id="4603" st_id="876" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2879" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle43:22  store i32 %add_ln46_43, i32* %c_t_addr_43, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="4604" st_id="876" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2880" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle43:23  %empty_224 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_133) nounwind

]]></Node>
<StgValue><ssdm name="empty_224"/></StgValue>
</operation>

<operation id="4605" st_id="876" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="0" op_0_bw="0">
<![CDATA[
k_cycle43:24  br label %89

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="877" st_id="877">

<operation id="4606" st_id="877" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end43:0  %c_t_load_43 = load i32* %c_t_addr_43, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_43"/></StgValue>
</operation>
</state>

<state id="878" st_id="878">

<operation id="4607" st_id="878" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end43:0  %c_t_load_43 = load i32* %c_t_addr_43, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_43"/></StgValue>
</operation>
</state>

<state id="879" st_id="879">

<operation id="4608" st_id="879" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
j_cycle_end43:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_127, i32 %c_t_load_43, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="4609" st_id="879" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end43:2  %empty_222 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_129) nounwind

]]></Node>
<StgValue><ssdm name="empty_222"/></StgValue>
</operation>

<operation id="4610" st_id="879" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end43:3  br label %88

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="880" st_id="880">

<operation id="4611" st_id="880" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
i_cycle43:0  %p_wr_resp452 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_127)

]]></Node>
<StgValue><ssdm name="p_wr_resp452"/></StgValue>
</operation>
</state>

<state id="881" st_id="881">

<operation id="4612" st_id="881" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
i_cycle43:0  %p_wr_resp452 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_127)

]]></Node>
<StgValue><ssdm name="p_wr_resp452"/></StgValue>
</operation>

<operation id="4613" st_id="881" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle43:2  %add_ln36_40 = add i9 %i_0_0, 44

]]></Node>
<StgValue><ssdm name="add_ln36_40"/></StgValue>
</operation>
</state>

<state id="882" st_id="882">

<operation id="4614" st_id="882" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
i_cycle43:0  %p_wr_resp452 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_127)

]]></Node>
<StgValue><ssdm name="p_wr_resp452"/></StgValue>
</operation>

<operation id="4615" st_id="882" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="17" op_0_bw="9">
<![CDATA[
i_cycle43:4  %zext_ln46_174 = zext i9 %add_ln36_40 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_174"/></StgValue>
</operation>

<operation id="4616" st_id="882" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle43:5  %mul_ln46_104 = mul i17 %zext_ln46_174, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_104"/></StgValue>
</operation>

<operation id="4617" st_id="882" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="31" op_0_bw="17">
<![CDATA[
i_cycle43:6  %zext_ln46_175 = zext i17 %mul_ln46_104 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_175"/></StgValue>
</operation>

<operation id="4618" st_id="882" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle43:7  %add_ln49_44 = add i31 %zext_ln46_175, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_44"/></StgValue>
</operation>
</state>

<state id="883" st_id="883">

<operation id="4619" st_id="883" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1">
<![CDATA[
i_cycle43:0  %p_wr_resp452 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_127)

]]></Node>
<StgValue><ssdm name="p_wr_resp452"/></StgValue>
</operation>

<operation id="4620" st_id="883" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle43:1  %empty_220 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_125) nounwind

]]></Node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>

<operation id="4621" st_id="883" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="64" op_0_bw="31">
<![CDATA[
i_cycle43:8  %zext_ln49_44 = zext i31 %add_ln49_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_44"/></StgValue>
</operation>

<operation id="4622" st_id="883" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle43:9  %gmem_addr_130 = getelementptr i32* %gmem, i64 %zext_ln49_44

]]></Node>
<StgValue><ssdm name="gmem_addr_130"/></StgValue>
</operation>

<operation id="4623" st_id="883" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
i_cycle43:10  %p_wr_req453 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_130, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req453"/></StgValue>
</operation>

<operation id="4624" st_id="883" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="0" op_0_bw="0">
<![CDATA[
i_cycle43:11  br label %90

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="884" st_id="884">

<operation id="4625" st_id="884" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_44 = phi i9 [ 0, %i_cycle43 ], [ %add_ln39_44, %j_cycle_end44 ]

]]></Node>
<StgValue><ssdm name="j_0_44"/></StgValue>
</operation>

<operation id="4626" st_id="884" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_44 = icmp eq i9 %j_0_44, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_44"/></StgValue>
</operation>

<operation id="4627" st_id="884" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_226 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_226"/></StgValue>
</operation>

<operation id="4628" st_id="884" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_44 = add i9 %j_0_44, 1

]]></Node>
<StgValue><ssdm name="add_ln39_44"/></StgValue>
</operation>

<operation id="4629" st_id="884" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_44, label %i_cycle44, label %j_cycle_begin44

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="4630" st_id="884" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2907" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin44:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="4631" st_id="884" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2908" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin44:1  %tmp_132 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="4632" st_id="884" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin44:2  %zext_ln46_180 = zext i9 %j_0_44 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_180"/></StgValue>
</operation>

<operation id="4633" st_id="884" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2910" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin44:3  %add_ln46_104 = add i17 %mul_ln46_104, %zext_ln46_180

]]></Node>
<StgValue><ssdm name="add_ln46_104"/></StgValue>
</operation>

<operation id="4634" st_id="884" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin44:4  %zext_ln46_181 = zext i17 %add_ln46_104 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_181"/></StgValue>
</operation>

<operation id="4635" st_id="884" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2912" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin44:5  %c_t_addr_44 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_181

]]></Node>
<StgValue><ssdm name="c_t_addr_44"/></StgValue>
</operation>

<operation id="4636" st_id="884" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2913" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin44:6  br label %91

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="4637" st_id="884" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2953" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
i_cycle44:0  %p_wr_resp454 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_130)

]]></Node>
<StgValue><ssdm name="p_wr_resp454"/></StgValue>
</operation>

<operation id="4638" st_id="884" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2956" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle44:3  %tmp_131 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>
</state>

<state id="885" st_id="885">

<operation id="4639" st_id="885" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_44 = phi i9 [ 0, %j_cycle_begin44 ], [ %add_ln41_44, %k_cycle44 ]

]]></Node>
<StgValue><ssdm name="k_0_44"/></StgValue>
</operation>

<operation id="4640" st_id="885" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul270 = phi i17 [ 0, %j_cycle_begin44 ], [ %add_ln44_164, %k_cycle44 ]

]]></Node>
<StgValue><ssdm name="phi_mul270"/></StgValue>
</operation>

<operation id="4641" st_id="885" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_44 = icmp eq i9 %k_0_44, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_44"/></StgValue>
</operation>

<operation id="4642" st_id="885" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_228 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_228"/></StgValue>
</operation>

<operation id="4643" st_id="885" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_44 = add i9 %k_0_44, 1

]]></Node>
<StgValue><ssdm name="add_ln41_44"/></StgValue>
</operation>

<operation id="4644" st_id="885" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_44, label %j_cycle_end44, label %k_cycle44

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="4645" st_id="885" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2925" bw="17" op_0_bw="9">
<![CDATA[
k_cycle44:3  %zext_ln43_132 = zext i9 %k_0_44 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_132"/></StgValue>
</operation>

<operation id="4646" st_id="885" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle44:4  %add_ln43_88 = add i17 %mul_ln46_104, %zext_ln43_132

]]></Node>
<StgValue><ssdm name="add_ln43_88"/></StgValue>
</operation>

<operation id="4647" st_id="885" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2927" bw="31" op_0_bw="17">
<![CDATA[
k_cycle44:5  %zext_ln43_133 = zext i17 %add_ln43_88 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_133"/></StgValue>
</operation>

<operation id="4648" st_id="885" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2928" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle44:6  %add_ln43_89 = add i31 %zext_ln43_133, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_89"/></StgValue>
</operation>

<operation id="4649" st_id="885" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2932" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle44:10  %add_ln44_88 = add i17 %phi_mul270, %zext_ln46_180

]]></Node>
<StgValue><ssdm name="add_ln44_88"/></StgValue>
</operation>
</state>

<state id="886" st_id="886">

<operation id="4650" st_id="886" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2929" bw="64" op_0_bw="31">
<![CDATA[
k_cycle44:7  %zext_ln43_134 = zext i31 %add_ln43_89 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_134"/></StgValue>
</operation>

<operation id="4651" st_id="886" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2930" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle44:8  %gmem_addr_134 = getelementptr i32* %gmem, i64 %zext_ln43_134

]]></Node>
<StgValue><ssdm name="gmem_addr_134"/></StgValue>
</operation>

<operation id="4652" st_id="886" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle44:9  %add_ln44_164 = add i17 %phi_mul270, 300

]]></Node>
<StgValue><ssdm name="add_ln44_164"/></StgValue>
</operation>

<operation id="4653" st_id="886" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2933" bw="31" op_0_bw="17">
<![CDATA[
k_cycle44:11  %zext_ln44_88 = zext i17 %add_ln44_88 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_88"/></StgValue>
</operation>

<operation id="4654" st_id="886" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2934" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle44:12  %add_ln44_89 = add i31 %zext_ln44_88, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_89"/></StgValue>
</operation>

<operation id="4655" st_id="886" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
k_cycle44:15  %gmem_load_88_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_134, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>
</state>

<state id="887" st_id="887">

<operation id="4656" st_id="887" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2935" bw="64" op_0_bw="31">
<![CDATA[
k_cycle44:13  %zext_ln44_89 = zext i31 %add_ln44_89 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_89"/></StgValue>
</operation>

<operation id="4657" st_id="887" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle44:14  %gmem_addr_135 = getelementptr i32* %gmem, i64 %zext_ln44_89

]]></Node>
<StgValue><ssdm name="gmem_addr_135"/></StgValue>
</operation>

<operation id="4658" st_id="887" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
k_cycle44:15  %gmem_load_88_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_134, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>

<operation id="4659" st_id="887" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
k_cycle44:17  %gmem_load_89_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_135, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>
</state>

<state id="888" st_id="888">

<operation id="4660" st_id="888" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
k_cycle44:15  %gmem_load_88_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_134, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>

<operation id="4661" st_id="888" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
k_cycle44:17  %gmem_load_89_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_135, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>
</state>

<state id="889" st_id="889">

<operation id="4662" st_id="889" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
k_cycle44:15  %gmem_load_88_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_134, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>

<operation id="4663" st_id="889" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
k_cycle44:17  %gmem_load_89_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_135, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>
</state>

<state id="890" st_id="890">

<operation id="4664" st_id="890" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
k_cycle44:15  %gmem_load_88_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_134, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>

<operation id="4665" st_id="890" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
k_cycle44:17  %gmem_load_89_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_135, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>
</state>

<state id="891" st_id="891">

<operation id="4666" st_id="891" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
k_cycle44:15  %gmem_load_88_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_134, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>

<operation id="4667" st_id="891" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
k_cycle44:17  %gmem_load_89_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_135, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>
</state>

<state id="892" st_id="892">

<operation id="4668" st_id="892" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
k_cycle44:15  %gmem_load_88_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_134, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>

<operation id="4669" st_id="892" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
k_cycle44:17  %gmem_load_89_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_135, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>
</state>

<state id="893" st_id="893">

<operation id="4670" st_id="893" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle44:16  %gmem_addr_134_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_134)

]]></Node>
<StgValue><ssdm name="gmem_addr_134_read"/></StgValue>
</operation>

<operation id="4671" st_id="893" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
k_cycle44:17  %gmem_load_89_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_135, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>
</state>

<state id="894" st_id="894">

<operation id="4672" st_id="894" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle44:18  %gmem_addr_135_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_135)

]]></Node>
<StgValue><ssdm name="gmem_addr_135_read"/></StgValue>
</operation>
</state>

<state id="895" st_id="895">

<operation id="4673" st_id="895" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle44:19  %mul_ln46_44 = mul nsw i32 %gmem_addr_135_read, %gmem_addr_134_read

]]></Node>
<StgValue><ssdm name="mul_ln46_44"/></StgValue>
</operation>

<operation id="4674" st_id="895" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="32" op_0_bw="17">
<![CDATA[
k_cycle44:20  %c_t_load_104 = load i32* %c_t_addr_44, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_104"/></StgValue>
</operation>
</state>

<state id="896" st_id="896">

<operation id="4675" st_id="896" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2922" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle44:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="4676" st_id="896" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2923" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle44:1  %tmp_136 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="4677" st_id="896" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2924" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle44:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="4678" st_id="896" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="32" op_0_bw="17">
<![CDATA[
k_cycle44:20  %c_t_load_104 = load i32* %c_t_addr_44, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_104"/></StgValue>
</operation>

<operation id="4679" st_id="896" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle44:21  %add_ln46_44 = add nsw i32 %mul_ln46_44, %c_t_load_104

]]></Node>
<StgValue><ssdm name="add_ln46_44"/></StgValue>
</operation>

<operation id="4680" st_id="896" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2944" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle44:22  store i32 %add_ln46_44, i32* %c_t_addr_44, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="4681" st_id="896" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2945" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle44:23  %empty_229 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_136) nounwind

]]></Node>
<StgValue><ssdm name="empty_229"/></StgValue>
</operation>

<operation id="4682" st_id="896" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="0" op_0_bw="0">
<![CDATA[
k_cycle44:24  br label %91

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="897" st_id="897">

<operation id="4683" st_id="897" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end44:0  %c_t_load_44 = load i32* %c_t_addr_44, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_44"/></StgValue>
</operation>
</state>

<state id="898" st_id="898">

<operation id="4684" st_id="898" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end44:0  %c_t_load_44 = load i32* %c_t_addr_44, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_44"/></StgValue>
</operation>
</state>

<state id="899" st_id="899">

<operation id="4685" st_id="899" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
j_cycle_end44:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_130, i32 %c_t_load_44, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="4686" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end44:2  %empty_227 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_132) nounwind

]]></Node>
<StgValue><ssdm name="empty_227"/></StgValue>
</operation>

<operation id="4687" st_id="899" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end44:3  br label %90

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="900" st_id="900">

<operation id="4688" st_id="900" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
i_cycle44:0  %p_wr_resp454 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_130)

]]></Node>
<StgValue><ssdm name="p_wr_resp454"/></StgValue>
</operation>
</state>

<state id="901" st_id="901">

<operation id="4689" st_id="901" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
i_cycle44:0  %p_wr_resp454 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_130)

]]></Node>
<StgValue><ssdm name="p_wr_resp454"/></StgValue>
</operation>

<operation id="4690" st_id="901" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle44:2  %add_ln36_41 = add i9 %i_0_0, 45

]]></Node>
<StgValue><ssdm name="add_ln36_41"/></StgValue>
</operation>
</state>

<state id="902" st_id="902">

<operation id="4691" st_id="902" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
i_cycle44:0  %p_wr_resp454 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_130)

]]></Node>
<StgValue><ssdm name="p_wr_resp454"/></StgValue>
</operation>

<operation id="4692" st_id="902" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="17" op_0_bw="9">
<![CDATA[
i_cycle44:4  %zext_ln46_178 = zext i9 %add_ln36_41 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_178"/></StgValue>
</operation>

<operation id="4693" st_id="902" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle44:5  %mul_ln46_105 = mul i17 %zext_ln46_178, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_105"/></StgValue>
</operation>

<operation id="4694" st_id="902" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="31" op_0_bw="17">
<![CDATA[
i_cycle44:6  %zext_ln46_179 = zext i17 %mul_ln46_105 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_179"/></StgValue>
</operation>

<operation id="4695" st_id="902" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle44:7  %add_ln49_45 = add i31 %zext_ln46_179, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_45"/></StgValue>
</operation>
</state>

<state id="903" st_id="903">

<operation id="4696" st_id="903" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1">
<![CDATA[
i_cycle44:0  %p_wr_resp454 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_130)

]]></Node>
<StgValue><ssdm name="p_wr_resp454"/></StgValue>
</operation>

<operation id="4697" st_id="903" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle44:1  %empty_225 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_128) nounwind

]]></Node>
<StgValue><ssdm name="empty_225"/></StgValue>
</operation>

<operation id="4698" st_id="903" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="64" op_0_bw="31">
<![CDATA[
i_cycle44:8  %zext_ln49_45 = zext i31 %add_ln49_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_45"/></StgValue>
</operation>

<operation id="4699" st_id="903" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle44:9  %gmem_addr_133 = getelementptr i32* %gmem, i64 %zext_ln49_45

]]></Node>
<StgValue><ssdm name="gmem_addr_133"/></StgValue>
</operation>

<operation id="4700" st_id="903" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
i_cycle44:10  %p_wr_req455 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_133, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req455"/></StgValue>
</operation>

<operation id="4701" st_id="903" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="0" op_0_bw="0">
<![CDATA[
i_cycle44:11  br label %92

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="904" st_id="904">

<operation id="4702" st_id="904" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_45 = phi i9 [ 0, %i_cycle44 ], [ %add_ln39_45, %j_cycle_end45 ]

]]></Node>
<StgValue><ssdm name="j_0_45"/></StgValue>
</operation>

<operation id="4703" st_id="904" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_45 = icmp eq i9 %j_0_45, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_45"/></StgValue>
</operation>

<operation id="4704" st_id="904" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_231 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_231"/></StgValue>
</operation>

<operation id="4705" st_id="904" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_45 = add i9 %j_0_45, 1

]]></Node>
<StgValue><ssdm name="add_ln39_45"/></StgValue>
</operation>

<operation id="4706" st_id="904" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_45, label %i_cycle45, label %j_cycle_begin45

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="4707" st_id="904" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2972" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin45:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="4708" st_id="904" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2973" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin45:1  %tmp_135 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="4709" st_id="904" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2974" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin45:2  %zext_ln46_184 = zext i9 %j_0_45 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_184"/></StgValue>
</operation>

<operation id="4710" st_id="904" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2975" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin45:3  %add_ln46_105 = add i17 %mul_ln46_105, %zext_ln46_184

]]></Node>
<StgValue><ssdm name="add_ln46_105"/></StgValue>
</operation>

<operation id="4711" st_id="904" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin45:4  %zext_ln46_185 = zext i17 %add_ln46_105 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_185"/></StgValue>
</operation>

<operation id="4712" st_id="904" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin45:5  %c_t_addr_45 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_185

]]></Node>
<StgValue><ssdm name="c_t_addr_45"/></StgValue>
</operation>

<operation id="4713" st_id="904" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin45:6  br label %93

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="4714" st_id="904" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3018" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
i_cycle45:0  %p_wr_resp456 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_133)

]]></Node>
<StgValue><ssdm name="p_wr_resp456"/></StgValue>
</operation>

<operation id="4715" st_id="904" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3021" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle45:3  %tmp_134 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>
</state>

<state id="905" st_id="905">

<operation id="4716" st_id="905" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_45 = phi i9 [ 0, %j_cycle_begin45 ], [ %add_ln41_45, %k_cycle45 ]

]]></Node>
<StgValue><ssdm name="k_0_45"/></StgValue>
</operation>

<operation id="4717" st_id="905" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul272 = phi i17 [ 0, %j_cycle_begin45 ], [ %add_ln44_165, %k_cycle45 ]

]]></Node>
<StgValue><ssdm name="phi_mul272"/></StgValue>
</operation>

<operation id="4718" st_id="905" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_45 = icmp eq i9 %k_0_45, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_45"/></StgValue>
</operation>

<operation id="4719" st_id="905" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_233 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_233"/></StgValue>
</operation>

<operation id="4720" st_id="905" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_45 = add i9 %k_0_45, 1

]]></Node>
<StgValue><ssdm name="add_ln41_45"/></StgValue>
</operation>

<operation id="4721" st_id="905" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_45, label %j_cycle_end45, label %k_cycle45

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="4722" st_id="905" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="17" op_0_bw="9">
<![CDATA[
k_cycle45:3  %zext_ln43_135 = zext i9 %k_0_45 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_135"/></StgValue>
</operation>

<operation id="4723" st_id="905" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2991" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle45:4  %add_ln43_90 = add i17 %mul_ln46_105, %zext_ln43_135

]]></Node>
<StgValue><ssdm name="add_ln43_90"/></StgValue>
</operation>

<operation id="4724" st_id="905" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="31" op_0_bw="17">
<![CDATA[
k_cycle45:5  %zext_ln43_136 = zext i17 %add_ln43_90 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_136"/></StgValue>
</operation>

<operation id="4725" st_id="905" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle45:6  %add_ln43_91 = add i31 %zext_ln43_136, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_91"/></StgValue>
</operation>

<operation id="4726" st_id="905" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2997" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle45:10  %add_ln44_90 = add i17 %phi_mul272, %zext_ln46_184

]]></Node>
<StgValue><ssdm name="add_ln44_90"/></StgValue>
</operation>
</state>

<state id="906" st_id="906">

<operation id="4727" st_id="906" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2994" bw="64" op_0_bw="31">
<![CDATA[
k_cycle45:7  %zext_ln43_137 = zext i31 %add_ln43_91 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_137"/></StgValue>
</operation>

<operation id="4728" st_id="906" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2995" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle45:8  %gmem_addr_137 = getelementptr i32* %gmem, i64 %zext_ln43_137

]]></Node>
<StgValue><ssdm name="gmem_addr_137"/></StgValue>
</operation>

<operation id="4729" st_id="906" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2996" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle45:9  %add_ln44_165 = add i17 %phi_mul272, 300

]]></Node>
<StgValue><ssdm name="add_ln44_165"/></StgValue>
</operation>

<operation id="4730" st_id="906" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2998" bw="31" op_0_bw="17">
<![CDATA[
k_cycle45:11  %zext_ln44_90 = zext i17 %add_ln44_90 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_90"/></StgValue>
</operation>

<operation id="4731" st_id="906" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle45:12  %add_ln44_91 = add i31 %zext_ln44_90, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_91"/></StgValue>
</operation>

<operation id="4732" st_id="906" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
k_cycle45:15  %gmem_load_90_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_137, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>
</state>

<state id="907" st_id="907">

<operation id="4733" st_id="907" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3000" bw="64" op_0_bw="31">
<![CDATA[
k_cycle45:13  %zext_ln44_91 = zext i31 %add_ln44_91 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_91"/></StgValue>
</operation>

<operation id="4734" st_id="907" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle45:14  %gmem_addr_138 = getelementptr i32* %gmem, i64 %zext_ln44_91

]]></Node>
<StgValue><ssdm name="gmem_addr_138"/></StgValue>
</operation>

<operation id="4735" st_id="907" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
k_cycle45:15  %gmem_load_90_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_137, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>

<operation id="4736" st_id="907" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
k_cycle45:17  %gmem_load_91_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_138, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>
</state>

<state id="908" st_id="908">

<operation id="4737" st_id="908" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
k_cycle45:15  %gmem_load_90_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_137, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>

<operation id="4738" st_id="908" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
k_cycle45:17  %gmem_load_91_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_138, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>
</state>

<state id="909" st_id="909">

<operation id="4739" st_id="909" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
k_cycle45:15  %gmem_load_90_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_137, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>

<operation id="4740" st_id="909" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
k_cycle45:17  %gmem_load_91_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_138, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>
</state>

<state id="910" st_id="910">

<operation id="4741" st_id="910" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
k_cycle45:15  %gmem_load_90_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_137, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>

<operation id="4742" st_id="910" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
k_cycle45:17  %gmem_load_91_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_138, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>
</state>

<state id="911" st_id="911">

<operation id="4743" st_id="911" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
k_cycle45:15  %gmem_load_90_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_137, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>

<operation id="4744" st_id="911" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
k_cycle45:17  %gmem_load_91_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_138, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>
</state>

<state id="912" st_id="912">

<operation id="4745" st_id="912" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
k_cycle45:15  %gmem_load_90_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_137, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>

<operation id="4746" st_id="912" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
k_cycle45:17  %gmem_load_91_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_138, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>
</state>

<state id="913" st_id="913">

<operation id="4747" st_id="913" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3003" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle45:16  %gmem_addr_137_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_137)

]]></Node>
<StgValue><ssdm name="gmem_addr_137_read"/></StgValue>
</operation>

<operation id="4748" st_id="913" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
k_cycle45:17  %gmem_load_91_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_138, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>
</state>

<state id="914" st_id="914">

<operation id="4749" st_id="914" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3005" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle45:18  %gmem_addr_138_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_138)

]]></Node>
<StgValue><ssdm name="gmem_addr_138_read"/></StgValue>
</operation>
</state>

<state id="915" st_id="915">

<operation id="4750" st_id="915" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle45:19  %mul_ln46_45 = mul nsw i32 %gmem_addr_138_read, %gmem_addr_137_read

]]></Node>
<StgValue><ssdm name="mul_ln46_45"/></StgValue>
</operation>

<operation id="4751" st_id="915" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3007" bw="32" op_0_bw="17">
<![CDATA[
k_cycle45:20  %c_t_load_105 = load i32* %c_t_addr_45, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_105"/></StgValue>
</operation>
</state>

<state id="916" st_id="916">

<operation id="4752" st_id="916" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2987" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle45:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="4753" st_id="916" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2988" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle45:1  %tmp_139 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="4754" st_id="916" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2989" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle45:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="4755" st_id="916" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3007" bw="32" op_0_bw="17">
<![CDATA[
k_cycle45:20  %c_t_load_105 = load i32* %c_t_addr_45, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_105"/></StgValue>
</operation>

<operation id="4756" st_id="916" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle45:21  %add_ln46_45 = add nsw i32 %mul_ln46_45, %c_t_load_105

]]></Node>
<StgValue><ssdm name="add_ln46_45"/></StgValue>
</operation>

<operation id="4757" st_id="916" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3009" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle45:22  store i32 %add_ln46_45, i32* %c_t_addr_45, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="4758" st_id="916" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3010" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle45:23  %empty_234 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_139) nounwind

]]></Node>
<StgValue><ssdm name="empty_234"/></StgValue>
</operation>

<operation id="4759" st_id="916" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3011" bw="0" op_0_bw="0">
<![CDATA[
k_cycle45:24  br label %93

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="917" st_id="917">

<operation id="4760" st_id="917" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end45:0  %c_t_load_45 = load i32* %c_t_addr_45, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_45"/></StgValue>
</operation>
</state>

<state id="918" st_id="918">

<operation id="4761" st_id="918" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end45:0  %c_t_load_45 = load i32* %c_t_addr_45, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_45"/></StgValue>
</operation>
</state>

<state id="919" st_id="919">

<operation id="4762" st_id="919" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
j_cycle_end45:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_133, i32 %c_t_load_45, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="4763" st_id="919" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end45:2  %empty_232 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_135) nounwind

]]></Node>
<StgValue><ssdm name="empty_232"/></StgValue>
</operation>

<operation id="4764" st_id="919" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end45:3  br label %92

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="920" st_id="920">

<operation id="4765" st_id="920" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
i_cycle45:0  %p_wr_resp456 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_133)

]]></Node>
<StgValue><ssdm name="p_wr_resp456"/></StgValue>
</operation>
</state>

<state id="921" st_id="921">

<operation id="4766" st_id="921" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
i_cycle45:0  %p_wr_resp456 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_133)

]]></Node>
<StgValue><ssdm name="p_wr_resp456"/></StgValue>
</operation>

<operation id="4767" st_id="921" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle45:2  %add_ln36_42 = add i9 %i_0_0, 46

]]></Node>
<StgValue><ssdm name="add_ln36_42"/></StgValue>
</operation>
</state>

<state id="922" st_id="922">

<operation id="4768" st_id="922" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
i_cycle45:0  %p_wr_resp456 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_133)

]]></Node>
<StgValue><ssdm name="p_wr_resp456"/></StgValue>
</operation>

<operation id="4769" st_id="922" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="17" op_0_bw="9">
<![CDATA[
i_cycle45:4  %zext_ln46_182 = zext i9 %add_ln36_42 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_182"/></StgValue>
</operation>

<operation id="4770" st_id="922" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle45:5  %mul_ln46_106 = mul i17 %zext_ln46_182, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_106"/></StgValue>
</operation>

<operation id="4771" st_id="922" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="31" op_0_bw="17">
<![CDATA[
i_cycle45:6  %zext_ln46_183 = zext i17 %mul_ln46_106 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_183"/></StgValue>
</operation>

<operation id="4772" st_id="922" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle45:7  %add_ln49_46 = add i31 %zext_ln46_183, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_46"/></StgValue>
</operation>
</state>

<state id="923" st_id="923">

<operation id="4773" st_id="923" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1">
<![CDATA[
i_cycle45:0  %p_wr_resp456 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_133)

]]></Node>
<StgValue><ssdm name="p_wr_resp456"/></StgValue>
</operation>

<operation id="4774" st_id="923" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle45:1  %empty_230 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_131) nounwind

]]></Node>
<StgValue><ssdm name="empty_230"/></StgValue>
</operation>

<operation id="4775" st_id="923" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="64" op_0_bw="31">
<![CDATA[
i_cycle45:8  %zext_ln49_46 = zext i31 %add_ln49_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_46"/></StgValue>
</operation>

<operation id="4776" st_id="923" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle45:9  %gmem_addr_136 = getelementptr i32* %gmem, i64 %zext_ln49_46

]]></Node>
<StgValue><ssdm name="gmem_addr_136"/></StgValue>
</operation>

<operation id="4777" st_id="923" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
i_cycle45:10  %p_wr_req457 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_136, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req457"/></StgValue>
</operation>

<operation id="4778" st_id="923" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="0" op_0_bw="0">
<![CDATA[
i_cycle45:11  br label %94

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="924" st_id="924">

<operation id="4779" st_id="924" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_46 = phi i9 [ 0, %i_cycle45 ], [ %add_ln39_46, %j_cycle_end46 ]

]]></Node>
<StgValue><ssdm name="j_0_46"/></StgValue>
</operation>

<operation id="4780" st_id="924" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_46 = icmp eq i9 %j_0_46, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_46"/></StgValue>
</operation>

<operation id="4781" st_id="924" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_236 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_236"/></StgValue>
</operation>

<operation id="4782" st_id="924" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_46 = add i9 %j_0_46, 1

]]></Node>
<StgValue><ssdm name="add_ln39_46"/></StgValue>
</operation>

<operation id="4783" st_id="924" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_46, label %i_cycle46, label %j_cycle_begin46

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="4784" st_id="924" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3037" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin46:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="4785" st_id="924" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin46:1  %tmp_138 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="4786" st_id="924" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin46:2  %zext_ln46_188 = zext i9 %j_0_46 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_188"/></StgValue>
</operation>

<operation id="4787" st_id="924" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3040" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin46:3  %add_ln46_106 = add i17 %mul_ln46_106, %zext_ln46_188

]]></Node>
<StgValue><ssdm name="add_ln46_106"/></StgValue>
</operation>

<operation id="4788" st_id="924" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin46:4  %zext_ln46_189 = zext i17 %add_ln46_106 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_189"/></StgValue>
</operation>

<operation id="4789" st_id="924" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3042" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin46:5  %c_t_addr_46 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_189

]]></Node>
<StgValue><ssdm name="c_t_addr_46"/></StgValue>
</operation>

<operation id="4790" st_id="924" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3043" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin46:6  br label %95

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="4791" st_id="924" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3083" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
i_cycle46:0  %p_wr_resp458 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_136)

]]></Node>
<StgValue><ssdm name="p_wr_resp458"/></StgValue>
</operation>

<operation id="4792" st_id="924" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle46:3  %tmp_137 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>
</state>

<state id="925" st_id="925">

<operation id="4793" st_id="925" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_46 = phi i9 [ 0, %j_cycle_begin46 ], [ %add_ln41_46, %k_cycle46 ]

]]></Node>
<StgValue><ssdm name="k_0_46"/></StgValue>
</operation>

<operation id="4794" st_id="925" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul274 = phi i17 [ 0, %j_cycle_begin46 ], [ %add_ln44_166, %k_cycle46 ]

]]></Node>
<StgValue><ssdm name="phi_mul274"/></StgValue>
</operation>

<operation id="4795" st_id="925" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_46 = icmp eq i9 %k_0_46, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_46"/></StgValue>
</operation>

<operation id="4796" st_id="925" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_238 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_238"/></StgValue>
</operation>

<operation id="4797" st_id="925" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_46 = add i9 %k_0_46, 1

]]></Node>
<StgValue><ssdm name="add_ln41_46"/></StgValue>
</operation>

<operation id="4798" st_id="925" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_46, label %j_cycle_end46, label %k_cycle46

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="4799" st_id="925" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3055" bw="17" op_0_bw="9">
<![CDATA[
k_cycle46:3  %zext_ln43_138 = zext i9 %k_0_46 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_138"/></StgValue>
</operation>

<operation id="4800" st_id="925" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3056" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle46:4  %add_ln43_92 = add i17 %mul_ln46_106, %zext_ln43_138

]]></Node>
<StgValue><ssdm name="add_ln43_92"/></StgValue>
</operation>

<operation id="4801" st_id="925" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3057" bw="31" op_0_bw="17">
<![CDATA[
k_cycle46:5  %zext_ln43_139 = zext i17 %add_ln43_92 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_139"/></StgValue>
</operation>

<operation id="4802" st_id="925" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3058" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle46:6  %add_ln43_93 = add i31 %zext_ln43_139, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_93"/></StgValue>
</operation>

<operation id="4803" st_id="925" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle46:10  %add_ln44_92 = add i17 %phi_mul274, %zext_ln46_188

]]></Node>
<StgValue><ssdm name="add_ln44_92"/></StgValue>
</operation>
</state>

<state id="926" st_id="926">

<operation id="4804" st_id="926" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3059" bw="64" op_0_bw="31">
<![CDATA[
k_cycle46:7  %zext_ln43_140 = zext i31 %add_ln43_93 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_140"/></StgValue>
</operation>

<operation id="4805" st_id="926" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3060" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle46:8  %gmem_addr_140 = getelementptr i32* %gmem, i64 %zext_ln43_140

]]></Node>
<StgValue><ssdm name="gmem_addr_140"/></StgValue>
</operation>

<operation id="4806" st_id="926" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle46:9  %add_ln44_166 = add i17 %phi_mul274, 300

]]></Node>
<StgValue><ssdm name="add_ln44_166"/></StgValue>
</operation>

<operation id="4807" st_id="926" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3063" bw="31" op_0_bw="17">
<![CDATA[
k_cycle46:11  %zext_ln44_92 = zext i17 %add_ln44_92 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_92"/></StgValue>
</operation>

<operation id="4808" st_id="926" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle46:12  %add_ln44_93 = add i31 %zext_ln44_92, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_93"/></StgValue>
</operation>

<operation id="4809" st_id="926" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
k_cycle46:15  %gmem_load_92_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_140, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>
</state>

<state id="927" st_id="927">

<operation id="4810" st_id="927" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3065" bw="64" op_0_bw="31">
<![CDATA[
k_cycle46:13  %zext_ln44_93 = zext i31 %add_ln44_93 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_93"/></StgValue>
</operation>

<operation id="4811" st_id="927" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle46:14  %gmem_addr_141 = getelementptr i32* %gmem, i64 %zext_ln44_93

]]></Node>
<StgValue><ssdm name="gmem_addr_141"/></StgValue>
</operation>

<operation id="4812" st_id="927" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
k_cycle46:15  %gmem_load_92_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_140, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>

<operation id="4813" st_id="927" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3069" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
k_cycle46:17  %gmem_load_93_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_141, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>
</state>

<state id="928" st_id="928">

<operation id="4814" st_id="928" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
k_cycle46:15  %gmem_load_92_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_140, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>

<operation id="4815" st_id="928" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3069" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
k_cycle46:17  %gmem_load_93_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_141, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>
</state>

<state id="929" st_id="929">

<operation id="4816" st_id="929" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
k_cycle46:15  %gmem_load_92_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_140, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>

<operation id="4817" st_id="929" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3069" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
k_cycle46:17  %gmem_load_93_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_141, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>
</state>

<state id="930" st_id="930">

<operation id="4818" st_id="930" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
k_cycle46:15  %gmem_load_92_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_140, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>

<operation id="4819" st_id="930" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3069" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
k_cycle46:17  %gmem_load_93_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_141, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>
</state>

<state id="931" st_id="931">

<operation id="4820" st_id="931" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
k_cycle46:15  %gmem_load_92_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_140, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>

<operation id="4821" st_id="931" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3069" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
k_cycle46:17  %gmem_load_93_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_141, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>
</state>

<state id="932" st_id="932">

<operation id="4822" st_id="932" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
k_cycle46:15  %gmem_load_92_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_140, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>

<operation id="4823" st_id="932" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3069" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
k_cycle46:17  %gmem_load_93_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_141, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>
</state>

<state id="933" st_id="933">

<operation id="4824" st_id="933" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3068" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle46:16  %gmem_addr_140_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_140)

]]></Node>
<StgValue><ssdm name="gmem_addr_140_read"/></StgValue>
</operation>

<operation id="4825" st_id="933" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3069" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
k_cycle46:17  %gmem_load_93_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_141, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>
</state>

<state id="934" st_id="934">

<operation id="4826" st_id="934" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3070" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle46:18  %gmem_addr_141_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_141)

]]></Node>
<StgValue><ssdm name="gmem_addr_141_read"/></StgValue>
</operation>
</state>

<state id="935" st_id="935">

<operation id="4827" st_id="935" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle46:19  %mul_ln46_46 = mul nsw i32 %gmem_addr_141_read, %gmem_addr_140_read

]]></Node>
<StgValue><ssdm name="mul_ln46_46"/></StgValue>
</operation>

<operation id="4828" st_id="935" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3072" bw="32" op_0_bw="17">
<![CDATA[
k_cycle46:20  %c_t_load_106 = load i32* %c_t_addr_46, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_106"/></StgValue>
</operation>
</state>

<state id="936" st_id="936">

<operation id="4829" st_id="936" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle46:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="4830" st_id="936" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3053" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle46:1  %tmp_142 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="4831" st_id="936" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3054" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle46:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="4832" st_id="936" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3072" bw="32" op_0_bw="17">
<![CDATA[
k_cycle46:20  %c_t_load_106 = load i32* %c_t_addr_46, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_106"/></StgValue>
</operation>

<operation id="4833" st_id="936" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3073" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle46:21  %add_ln46_46 = add nsw i32 %mul_ln46_46, %c_t_load_106

]]></Node>
<StgValue><ssdm name="add_ln46_46"/></StgValue>
</operation>

<operation id="4834" st_id="936" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3074" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle46:22  store i32 %add_ln46_46, i32* %c_t_addr_46, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="4835" st_id="936" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3075" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle46:23  %empty_239 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_142) nounwind

]]></Node>
<StgValue><ssdm name="empty_239"/></StgValue>
</operation>

<operation id="4836" st_id="936" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="0" op_0_bw="0">
<![CDATA[
k_cycle46:24  br label %95

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="937" st_id="937">

<operation id="4837" st_id="937" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end46:0  %c_t_load_46 = load i32* %c_t_addr_46, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_46"/></StgValue>
</operation>
</state>

<state id="938" st_id="938">

<operation id="4838" st_id="938" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end46:0  %c_t_load_46 = load i32* %c_t_addr_46, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_46"/></StgValue>
</operation>
</state>

<state id="939" st_id="939">

<operation id="4839" st_id="939" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
j_cycle_end46:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_136, i32 %c_t_load_46, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="4840" st_id="939" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end46:2  %empty_237 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_138) nounwind

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>

<operation id="4841" st_id="939" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end46:3  br label %94

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="940" st_id="940">

<operation id="4842" st_id="940" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
i_cycle46:0  %p_wr_resp458 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_136)

]]></Node>
<StgValue><ssdm name="p_wr_resp458"/></StgValue>
</operation>
</state>

<state id="941" st_id="941">

<operation id="4843" st_id="941" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
i_cycle46:0  %p_wr_resp458 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_136)

]]></Node>
<StgValue><ssdm name="p_wr_resp458"/></StgValue>
</operation>

<operation id="4844" st_id="941" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle46:2  %add_ln36_43 = add i9 %i_0_0, 47

]]></Node>
<StgValue><ssdm name="add_ln36_43"/></StgValue>
</operation>
</state>

<state id="942" st_id="942">

<operation id="4845" st_id="942" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
i_cycle46:0  %p_wr_resp458 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_136)

]]></Node>
<StgValue><ssdm name="p_wr_resp458"/></StgValue>
</operation>

<operation id="4846" st_id="942" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="17" op_0_bw="9">
<![CDATA[
i_cycle46:4  %zext_ln46_186 = zext i9 %add_ln36_43 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_186"/></StgValue>
</operation>

<operation id="4847" st_id="942" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle46:5  %mul_ln46_107 = mul i17 %zext_ln46_186, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_107"/></StgValue>
</operation>

<operation id="4848" st_id="942" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="31" op_0_bw="17">
<![CDATA[
i_cycle46:6  %zext_ln46_187 = zext i17 %mul_ln46_107 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_187"/></StgValue>
</operation>

<operation id="4849" st_id="942" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle46:7  %add_ln49_47 = add i31 %zext_ln46_187, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_47"/></StgValue>
</operation>
</state>

<state id="943" st_id="943">

<operation id="4850" st_id="943" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1">
<![CDATA[
i_cycle46:0  %p_wr_resp458 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_136)

]]></Node>
<StgValue><ssdm name="p_wr_resp458"/></StgValue>
</operation>

<operation id="4851" st_id="943" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle46:1  %empty_235 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_134) nounwind

]]></Node>
<StgValue><ssdm name="empty_235"/></StgValue>
</operation>

<operation id="4852" st_id="943" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="64" op_0_bw="31">
<![CDATA[
i_cycle46:8  %zext_ln49_47 = zext i31 %add_ln49_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_47"/></StgValue>
</operation>

<operation id="4853" st_id="943" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle46:9  %gmem_addr_139 = getelementptr i32* %gmem, i64 %zext_ln49_47

]]></Node>
<StgValue><ssdm name="gmem_addr_139"/></StgValue>
</operation>

<operation id="4854" st_id="943" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
i_cycle46:10  %p_wr_req459 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_139, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req459"/></StgValue>
</operation>

<operation id="4855" st_id="943" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="0" op_0_bw="0">
<![CDATA[
i_cycle46:11  br label %96

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="944" st_id="944">

<operation id="4856" st_id="944" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_47 = phi i9 [ 0, %i_cycle46 ], [ %add_ln39_47, %j_cycle_end47 ]

]]></Node>
<StgValue><ssdm name="j_0_47"/></StgValue>
</operation>

<operation id="4857" st_id="944" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_47 = icmp eq i9 %j_0_47, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_47"/></StgValue>
</operation>

<operation id="4858" st_id="944" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_241 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>

<operation id="4859" st_id="944" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_47 = add i9 %j_0_47, 1

]]></Node>
<StgValue><ssdm name="add_ln39_47"/></StgValue>
</operation>

<operation id="4860" st_id="944" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_47, label %i_cycle47, label %j_cycle_begin47

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="4861" st_id="944" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3102" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin47:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="4862" st_id="944" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3103" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin47:1  %tmp_141 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="4863" st_id="944" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin47:2  %zext_ln46_192 = zext i9 %j_0_47 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_192"/></StgValue>
</operation>

<operation id="4864" st_id="944" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3105" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin47:3  %add_ln46_107 = add i17 %mul_ln46_107, %zext_ln46_192

]]></Node>
<StgValue><ssdm name="add_ln46_107"/></StgValue>
</operation>

<operation id="4865" st_id="944" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin47:4  %zext_ln46_193 = zext i17 %add_ln46_107 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_193"/></StgValue>
</operation>

<operation id="4866" st_id="944" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3107" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin47:5  %c_t_addr_47 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_193

]]></Node>
<StgValue><ssdm name="c_t_addr_47"/></StgValue>
</operation>

<operation id="4867" st_id="944" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin47:6  br label %97

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="4868" st_id="944" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
i_cycle47:0  %p_wr_resp460 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_139)

]]></Node>
<StgValue><ssdm name="p_wr_resp460"/></StgValue>
</operation>

<operation id="4869" st_id="944" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3151" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle47:3  %tmp_140 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>
</state>

<state id="945" st_id="945">

<operation id="4870" st_id="945" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_47 = phi i9 [ 0, %j_cycle_begin47 ], [ %add_ln41_47, %k_cycle47 ]

]]></Node>
<StgValue><ssdm name="k_0_47"/></StgValue>
</operation>

<operation id="4871" st_id="945" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul276 = phi i17 [ 0, %j_cycle_begin47 ], [ %add_ln44_167, %k_cycle47 ]

]]></Node>
<StgValue><ssdm name="phi_mul276"/></StgValue>
</operation>

<operation id="4872" st_id="945" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_47 = icmp eq i9 %k_0_47, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_47"/></StgValue>
</operation>

<operation id="4873" st_id="945" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_243 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="4874" st_id="945" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_47 = add i9 %k_0_47, 1

]]></Node>
<StgValue><ssdm name="add_ln41_47"/></StgValue>
</operation>

<operation id="4875" st_id="945" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_47, label %j_cycle_end47, label %k_cycle47

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="4876" st_id="945" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3120" bw="17" op_0_bw="9">
<![CDATA[
k_cycle47:3  %zext_ln43_141 = zext i9 %k_0_47 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_141"/></StgValue>
</operation>

<operation id="4877" st_id="945" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle47:4  %add_ln43_94 = add i17 %mul_ln46_107, %zext_ln43_141

]]></Node>
<StgValue><ssdm name="add_ln43_94"/></StgValue>
</operation>

<operation id="4878" st_id="945" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3122" bw="31" op_0_bw="17">
<![CDATA[
k_cycle47:5  %zext_ln43_142 = zext i17 %add_ln43_94 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_142"/></StgValue>
</operation>

<operation id="4879" st_id="945" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3123" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle47:6  %add_ln43_95 = add i31 %zext_ln43_142, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_95"/></StgValue>
</operation>

<operation id="4880" st_id="945" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3127" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle47:10  %add_ln44_94 = add i17 %phi_mul276, %zext_ln46_192

]]></Node>
<StgValue><ssdm name="add_ln44_94"/></StgValue>
</operation>
</state>

<state id="946" st_id="946">

<operation id="4881" st_id="946" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="64" op_0_bw="31">
<![CDATA[
k_cycle47:7  %zext_ln43_143 = zext i31 %add_ln43_95 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_143"/></StgValue>
</operation>

<operation id="4882" st_id="946" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3125" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle47:8  %gmem_addr_143 = getelementptr i32* %gmem, i64 %zext_ln43_143

]]></Node>
<StgValue><ssdm name="gmem_addr_143"/></StgValue>
</operation>

<operation id="4883" st_id="946" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle47:9  %add_ln44_167 = add i17 %phi_mul276, 300

]]></Node>
<StgValue><ssdm name="add_ln44_167"/></StgValue>
</operation>

<operation id="4884" st_id="946" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="31" op_0_bw="17">
<![CDATA[
k_cycle47:11  %zext_ln44_94 = zext i17 %add_ln44_94 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_94"/></StgValue>
</operation>

<operation id="4885" st_id="946" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle47:12  %add_ln44_95 = add i31 %zext_ln44_94, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_95"/></StgValue>
</operation>

<operation id="4886" st_id="946" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
k_cycle47:15  %gmem_load_94_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_143, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>
</state>

<state id="947" st_id="947">

<operation id="4887" st_id="947" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="64" op_0_bw="31">
<![CDATA[
k_cycle47:13  %zext_ln44_95 = zext i31 %add_ln44_95 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_95"/></StgValue>
</operation>

<operation id="4888" st_id="947" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle47:14  %gmem_addr_144 = getelementptr i32* %gmem, i64 %zext_ln44_95

]]></Node>
<StgValue><ssdm name="gmem_addr_144"/></StgValue>
</operation>

<operation id="4889" st_id="947" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
k_cycle47:15  %gmem_load_94_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_143, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>

<operation id="4890" st_id="947" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
k_cycle47:17  %gmem_load_95_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_144, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>
</state>

<state id="948" st_id="948">

<operation id="4891" st_id="948" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
k_cycle47:15  %gmem_load_94_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_143, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>

<operation id="4892" st_id="948" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
k_cycle47:17  %gmem_load_95_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_144, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>
</state>

<state id="949" st_id="949">

<operation id="4893" st_id="949" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
k_cycle47:15  %gmem_load_94_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_143, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>

<operation id="4894" st_id="949" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
k_cycle47:17  %gmem_load_95_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_144, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>
</state>

<state id="950" st_id="950">

<operation id="4895" st_id="950" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
k_cycle47:15  %gmem_load_94_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_143, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>

<operation id="4896" st_id="950" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
k_cycle47:17  %gmem_load_95_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_144, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>
</state>

<state id="951" st_id="951">

<operation id="4897" st_id="951" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
k_cycle47:15  %gmem_load_94_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_143, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>

<operation id="4898" st_id="951" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
k_cycle47:17  %gmem_load_95_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_144, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>
</state>

<state id="952" st_id="952">

<operation id="4899" st_id="952" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
k_cycle47:15  %gmem_load_94_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_143, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>

<operation id="4900" st_id="952" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
k_cycle47:17  %gmem_load_95_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_144, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>
</state>

<state id="953" st_id="953">

<operation id="4901" st_id="953" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3133" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle47:16  %gmem_addr_143_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_143)

]]></Node>
<StgValue><ssdm name="gmem_addr_143_read"/></StgValue>
</operation>

<operation id="4902" st_id="953" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
k_cycle47:17  %gmem_load_95_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_144, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>
</state>

<state id="954" st_id="954">

<operation id="4903" st_id="954" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle47:18  %gmem_addr_144_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_144)

]]></Node>
<StgValue><ssdm name="gmem_addr_144_read"/></StgValue>
</operation>
</state>

<state id="955" st_id="955">

<operation id="4904" st_id="955" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle47:19  %mul_ln46_47 = mul nsw i32 %gmem_addr_144_read, %gmem_addr_143_read

]]></Node>
<StgValue><ssdm name="mul_ln46_47"/></StgValue>
</operation>

<operation id="4905" st_id="955" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3137" bw="32" op_0_bw="17">
<![CDATA[
k_cycle47:20  %c_t_load_107 = load i32* %c_t_addr_47, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_107"/></StgValue>
</operation>
</state>

<state id="956" st_id="956">

<operation id="4906" st_id="956" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3117" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle47:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="4907" st_id="956" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle47:1  %tmp_145 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="4908" st_id="956" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle47:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="4909" st_id="956" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3137" bw="32" op_0_bw="17">
<![CDATA[
k_cycle47:20  %c_t_load_107 = load i32* %c_t_addr_47, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_107"/></StgValue>
</operation>

<operation id="4910" st_id="956" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle47:21  %add_ln46_47 = add nsw i32 %mul_ln46_47, %c_t_load_107

]]></Node>
<StgValue><ssdm name="add_ln46_47"/></StgValue>
</operation>

<operation id="4911" st_id="956" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle47:22  store i32 %add_ln46_47, i32* %c_t_addr_47, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="4912" st_id="956" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle47:23  %empty_244 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_145) nounwind

]]></Node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>

<operation id="4913" st_id="956" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="0" op_0_bw="0">
<![CDATA[
k_cycle47:24  br label %97

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="957" st_id="957">

<operation id="4914" st_id="957" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end47:0  %c_t_load_47 = load i32* %c_t_addr_47, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_47"/></StgValue>
</operation>
</state>

<state id="958" st_id="958">

<operation id="4915" st_id="958" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end47:0  %c_t_load_47 = load i32* %c_t_addr_47, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_47"/></StgValue>
</operation>
</state>

<state id="959" st_id="959">

<operation id="4916" st_id="959" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
j_cycle_end47:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_139, i32 %c_t_load_47, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="4917" st_id="959" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end47:2  %empty_242 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_141) nounwind

]]></Node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>

<operation id="4918" st_id="959" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end47:3  br label %96

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="960" st_id="960">

<operation id="4919" st_id="960" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
i_cycle47:0  %p_wr_resp460 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_139)

]]></Node>
<StgValue><ssdm name="p_wr_resp460"/></StgValue>
</operation>
</state>

<state id="961" st_id="961">

<operation id="4920" st_id="961" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
i_cycle47:0  %p_wr_resp460 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_139)

]]></Node>
<StgValue><ssdm name="p_wr_resp460"/></StgValue>
</operation>

<operation id="4921" st_id="961" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle47:2  %add_ln36_44 = add i9 %i_0_0, 48

]]></Node>
<StgValue><ssdm name="add_ln36_44"/></StgValue>
</operation>
</state>

<state id="962" st_id="962">

<operation id="4922" st_id="962" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
i_cycle47:0  %p_wr_resp460 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_139)

]]></Node>
<StgValue><ssdm name="p_wr_resp460"/></StgValue>
</operation>

<operation id="4923" st_id="962" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="17" op_0_bw="9">
<![CDATA[
i_cycle47:4  %zext_ln46_190 = zext i9 %add_ln36_44 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_190"/></StgValue>
</operation>

<operation id="4924" st_id="962" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle47:5  %mul_ln46_108 = mul i17 %zext_ln46_190, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_108"/></StgValue>
</operation>

<operation id="4925" st_id="962" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="31" op_0_bw="17">
<![CDATA[
i_cycle47:6  %zext_ln46_191 = zext i17 %mul_ln46_108 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_191"/></StgValue>
</operation>

<operation id="4926" st_id="962" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle47:7  %add_ln49_48 = add i31 %zext_ln46_191, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_48"/></StgValue>
</operation>
</state>

<state id="963" st_id="963">

<operation id="4927" st_id="963" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1">
<![CDATA[
i_cycle47:0  %p_wr_resp460 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_139)

]]></Node>
<StgValue><ssdm name="p_wr_resp460"/></StgValue>
</operation>

<operation id="4928" st_id="963" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle47:1  %empty_240 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_137) nounwind

]]></Node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="4929" st_id="963" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="64" op_0_bw="31">
<![CDATA[
i_cycle47:8  %zext_ln49_48 = zext i31 %add_ln49_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_48"/></StgValue>
</operation>

<operation id="4930" st_id="963" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle47:9  %gmem_addr_142 = getelementptr i32* %gmem, i64 %zext_ln49_48

]]></Node>
<StgValue><ssdm name="gmem_addr_142"/></StgValue>
</operation>

<operation id="4931" st_id="963" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
i_cycle47:10  %p_wr_req461 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_142, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req461"/></StgValue>
</operation>

<operation id="4932" st_id="963" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="0" op_0_bw="0">
<![CDATA[
i_cycle47:11  br label %98

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="964" st_id="964">

<operation id="4933" st_id="964" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_48 = phi i9 [ 0, %i_cycle47 ], [ %add_ln39_48, %j_cycle_end48 ]

]]></Node>
<StgValue><ssdm name="j_0_48"/></StgValue>
</operation>

<operation id="4934" st_id="964" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_48 = icmp eq i9 %j_0_48, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_48"/></StgValue>
</operation>

<operation id="4935" st_id="964" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_246 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_246"/></StgValue>
</operation>

<operation id="4936" st_id="964" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_48 = add i9 %j_0_48, 1

]]></Node>
<StgValue><ssdm name="add_ln39_48"/></StgValue>
</operation>

<operation id="4937" st_id="964" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_48, label %i_cycle48, label %j_cycle_begin48

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="4938" st_id="964" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3167" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin48:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="4939" st_id="964" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3168" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin48:1  %tmp_144 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="4940" st_id="964" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin48:2  %zext_ln46_196 = zext i9 %j_0_48 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_196"/></StgValue>
</operation>

<operation id="4941" st_id="964" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3170" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin48:3  %add_ln46_108 = add i17 %mul_ln46_108, %zext_ln46_196

]]></Node>
<StgValue><ssdm name="add_ln46_108"/></StgValue>
</operation>

<operation id="4942" st_id="964" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3171" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin48:4  %zext_ln46_197 = zext i17 %add_ln46_108 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_197"/></StgValue>
</operation>

<operation id="4943" st_id="964" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3172" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin48:5  %c_t_addr_48 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_197

]]></Node>
<StgValue><ssdm name="c_t_addr_48"/></StgValue>
</operation>

<operation id="4944" st_id="964" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3173" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin48:6  br label %99

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="4945" st_id="964" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3213" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
i_cycle48:0  %p_wr_resp462 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_142)

]]></Node>
<StgValue><ssdm name="p_wr_resp462"/></StgValue>
</operation>

<operation id="4946" st_id="964" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3216" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle48:3  %tmp_143 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>
</state>

<state id="965" st_id="965">

<operation id="4947" st_id="965" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_48 = phi i9 [ 0, %j_cycle_begin48 ], [ %add_ln41_48, %k_cycle48 ]

]]></Node>
<StgValue><ssdm name="k_0_48"/></StgValue>
</operation>

<operation id="4948" st_id="965" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul278 = phi i17 [ 0, %j_cycle_begin48 ], [ %add_ln44_168, %k_cycle48 ]

]]></Node>
<StgValue><ssdm name="phi_mul278"/></StgValue>
</operation>

<operation id="4949" st_id="965" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_48 = icmp eq i9 %k_0_48, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_48"/></StgValue>
</operation>

<operation id="4950" st_id="965" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_248 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_248"/></StgValue>
</operation>

<operation id="4951" st_id="965" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_48 = add i9 %k_0_48, 1

]]></Node>
<StgValue><ssdm name="add_ln41_48"/></StgValue>
</operation>

<operation id="4952" st_id="965" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_48, label %j_cycle_end48, label %k_cycle48

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="4953" st_id="965" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3185" bw="17" op_0_bw="9">
<![CDATA[
k_cycle48:3  %zext_ln43_144 = zext i9 %k_0_48 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_144"/></StgValue>
</operation>

<operation id="4954" st_id="965" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle48:4  %add_ln43_96 = add i17 %mul_ln46_108, %zext_ln43_144

]]></Node>
<StgValue><ssdm name="add_ln43_96"/></StgValue>
</operation>

<operation id="4955" st_id="965" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3187" bw="31" op_0_bw="17">
<![CDATA[
k_cycle48:5  %zext_ln43_145 = zext i17 %add_ln43_96 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_145"/></StgValue>
</operation>

<operation id="4956" st_id="965" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle48:6  %add_ln43_97 = add i31 %zext_ln43_145, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_97"/></StgValue>
</operation>

<operation id="4957" st_id="965" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3192" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle48:10  %add_ln44_96 = add i17 %phi_mul278, %zext_ln46_196

]]></Node>
<StgValue><ssdm name="add_ln44_96"/></StgValue>
</operation>
</state>

<state id="966" st_id="966">

<operation id="4958" st_id="966" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3189" bw="64" op_0_bw="31">
<![CDATA[
k_cycle48:7  %zext_ln43_146 = zext i31 %add_ln43_97 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_146"/></StgValue>
</operation>

<operation id="4959" st_id="966" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3190" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle48:8  %gmem_addr_146 = getelementptr i32* %gmem, i64 %zext_ln43_146

]]></Node>
<StgValue><ssdm name="gmem_addr_146"/></StgValue>
</operation>

<operation id="4960" st_id="966" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle48:9  %add_ln44_168 = add i17 %phi_mul278, 300

]]></Node>
<StgValue><ssdm name="add_ln44_168"/></StgValue>
</operation>

<operation id="4961" st_id="966" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="31" op_0_bw="17">
<![CDATA[
k_cycle48:11  %zext_ln44_96 = zext i17 %add_ln44_96 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_96"/></StgValue>
</operation>

<operation id="4962" st_id="966" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3194" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle48:12  %add_ln44_97 = add i31 %zext_ln44_96, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_97"/></StgValue>
</operation>

<operation id="4963" st_id="966" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
k_cycle48:15  %gmem_load_96_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_146, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>
</state>

<state id="967" st_id="967">

<operation id="4964" st_id="967" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3195" bw="64" op_0_bw="31">
<![CDATA[
k_cycle48:13  %zext_ln44_97 = zext i31 %add_ln44_97 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_97"/></StgValue>
</operation>

<operation id="4965" st_id="967" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle48:14  %gmem_addr_147 = getelementptr i32* %gmem, i64 %zext_ln44_97

]]></Node>
<StgValue><ssdm name="gmem_addr_147"/></StgValue>
</operation>

<operation id="4966" st_id="967" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
k_cycle48:15  %gmem_load_96_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_146, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>

<operation id="4967" st_id="967" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
k_cycle48:17  %gmem_load_97_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_147, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>
</state>

<state id="968" st_id="968">

<operation id="4968" st_id="968" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
k_cycle48:15  %gmem_load_96_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_146, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>

<operation id="4969" st_id="968" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
k_cycle48:17  %gmem_load_97_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_147, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>
</state>

<state id="969" st_id="969">

<operation id="4970" st_id="969" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
k_cycle48:15  %gmem_load_96_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_146, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>

<operation id="4971" st_id="969" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
k_cycle48:17  %gmem_load_97_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_147, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>
</state>

<state id="970" st_id="970">

<operation id="4972" st_id="970" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
k_cycle48:15  %gmem_load_96_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_146, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>

<operation id="4973" st_id="970" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
k_cycle48:17  %gmem_load_97_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_147, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>
</state>

<state id="971" st_id="971">

<operation id="4974" st_id="971" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
k_cycle48:15  %gmem_load_96_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_146, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>

<operation id="4975" st_id="971" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
k_cycle48:17  %gmem_load_97_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_147, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>
</state>

<state id="972" st_id="972">

<operation id="4976" st_id="972" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
k_cycle48:15  %gmem_load_96_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_146, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>

<operation id="4977" st_id="972" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
k_cycle48:17  %gmem_load_97_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_147, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>
</state>

<state id="973" st_id="973">

<operation id="4978" st_id="973" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3198" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle48:16  %gmem_addr_146_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_146)

]]></Node>
<StgValue><ssdm name="gmem_addr_146_read"/></StgValue>
</operation>

<operation id="4979" st_id="973" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
k_cycle48:17  %gmem_load_97_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_147, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>
</state>

<state id="974" st_id="974">

<operation id="4980" st_id="974" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3200" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle48:18  %gmem_addr_147_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_147)

]]></Node>
<StgValue><ssdm name="gmem_addr_147_read"/></StgValue>
</operation>
</state>

<state id="975" st_id="975">

<operation id="4981" st_id="975" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle48:19  %mul_ln46_48 = mul nsw i32 %gmem_addr_147_read, %gmem_addr_146_read

]]></Node>
<StgValue><ssdm name="mul_ln46_48"/></StgValue>
</operation>

<operation id="4982" st_id="975" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3202" bw="32" op_0_bw="17">
<![CDATA[
k_cycle48:20  %c_t_load_108 = load i32* %c_t_addr_48, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_108"/></StgValue>
</operation>
</state>

<state id="976" st_id="976">

<operation id="4983" st_id="976" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3182" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle48:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="4984" st_id="976" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3183" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle48:1  %tmp_148 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="4985" st_id="976" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3184" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle48:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="4986" st_id="976" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3202" bw="32" op_0_bw="17">
<![CDATA[
k_cycle48:20  %c_t_load_108 = load i32* %c_t_addr_48, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_108"/></StgValue>
</operation>

<operation id="4987" st_id="976" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle48:21  %add_ln46_48 = add nsw i32 %mul_ln46_48, %c_t_load_108

]]></Node>
<StgValue><ssdm name="add_ln46_48"/></StgValue>
</operation>

<operation id="4988" st_id="976" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3204" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle48:22  store i32 %add_ln46_48, i32* %c_t_addr_48, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="4989" st_id="976" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3205" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle48:23  %empty_249 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_148) nounwind

]]></Node>
<StgValue><ssdm name="empty_249"/></StgValue>
</operation>

<operation id="4990" st_id="976" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3206" bw="0" op_0_bw="0">
<![CDATA[
k_cycle48:24  br label %99

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="977" st_id="977">

<operation id="4991" st_id="977" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end48:0  %c_t_load_48 = load i32* %c_t_addr_48, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_48"/></StgValue>
</operation>
</state>

<state id="978" st_id="978">

<operation id="4992" st_id="978" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end48:0  %c_t_load_48 = load i32* %c_t_addr_48, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_48"/></StgValue>
</operation>
</state>

<state id="979" st_id="979">

<operation id="4993" st_id="979" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
j_cycle_end48:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_142, i32 %c_t_load_48, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="4994" st_id="979" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end48:2  %empty_247 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_144) nounwind

]]></Node>
<StgValue><ssdm name="empty_247"/></StgValue>
</operation>

<operation id="4995" st_id="979" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end48:3  br label %98

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="980" st_id="980">

<operation id="4996" st_id="980" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
i_cycle48:0  %p_wr_resp462 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_142)

]]></Node>
<StgValue><ssdm name="p_wr_resp462"/></StgValue>
</operation>
</state>

<state id="981" st_id="981">

<operation id="4997" st_id="981" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
i_cycle48:0  %p_wr_resp462 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_142)

]]></Node>
<StgValue><ssdm name="p_wr_resp462"/></StgValue>
</operation>

<operation id="4998" st_id="981" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle48:2  %add_ln36_45 = add i9 %i_0_0, 49

]]></Node>
<StgValue><ssdm name="add_ln36_45"/></StgValue>
</operation>
</state>

<state id="982" st_id="982">

<operation id="4999" st_id="982" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
i_cycle48:0  %p_wr_resp462 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_142)

]]></Node>
<StgValue><ssdm name="p_wr_resp462"/></StgValue>
</operation>

<operation id="5000" st_id="982" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="17" op_0_bw="9">
<![CDATA[
i_cycle48:4  %zext_ln46_194 = zext i9 %add_ln36_45 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_194"/></StgValue>
</operation>

<operation id="5001" st_id="982" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle48:5  %mul_ln46_109 = mul i17 %zext_ln46_194, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_109"/></StgValue>
</operation>

<operation id="5002" st_id="982" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="31" op_0_bw="17">
<![CDATA[
i_cycle48:6  %zext_ln46_195 = zext i17 %mul_ln46_109 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_195"/></StgValue>
</operation>

<operation id="5003" st_id="982" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle48:7  %add_ln49_49 = add i31 %zext_ln46_195, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_49"/></StgValue>
</operation>
</state>

<state id="983" st_id="983">

<operation id="5004" st_id="983" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1">
<![CDATA[
i_cycle48:0  %p_wr_resp462 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_142)

]]></Node>
<StgValue><ssdm name="p_wr_resp462"/></StgValue>
</operation>

<operation id="5005" st_id="983" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle48:1  %empty_245 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_140) nounwind

]]></Node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>

<operation id="5006" st_id="983" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="64" op_0_bw="31">
<![CDATA[
i_cycle48:8  %zext_ln49_49 = zext i31 %add_ln49_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_49"/></StgValue>
</operation>

<operation id="5007" st_id="983" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle48:9  %gmem_addr_145 = getelementptr i32* %gmem, i64 %zext_ln49_49

]]></Node>
<StgValue><ssdm name="gmem_addr_145"/></StgValue>
</operation>

<operation id="5008" st_id="983" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
i_cycle48:10  %p_wr_req463 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_145, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req463"/></StgValue>
</operation>

<operation id="5009" st_id="983" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="0" op_0_bw="0">
<![CDATA[
i_cycle48:11  br label %100

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="984" st_id="984">

<operation id="5010" st_id="984" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_49 = phi i9 [ 0, %i_cycle48 ], [ %add_ln39_49, %j_cycle_end49 ]

]]></Node>
<StgValue><ssdm name="j_0_49"/></StgValue>
</operation>

<operation id="5011" st_id="984" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_49 = icmp eq i9 %j_0_49, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_49"/></StgValue>
</operation>

<operation id="5012" st_id="984" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_251 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_251"/></StgValue>
</operation>

<operation id="5013" st_id="984" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_49 = add i9 %j_0_49, 1

]]></Node>
<StgValue><ssdm name="add_ln39_49"/></StgValue>
</operation>

<operation id="5014" st_id="984" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_49, label %i_cycle49, label %j_cycle_begin49

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="5015" st_id="984" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3232" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin49:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="5016" st_id="984" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3233" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin49:1  %tmp_147 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="5017" st_id="984" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3234" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin49:2  %zext_ln46_200 = zext i9 %j_0_49 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_200"/></StgValue>
</operation>

<operation id="5018" st_id="984" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3235" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin49:3  %add_ln46_109 = add i17 %mul_ln46_109, %zext_ln46_200

]]></Node>
<StgValue><ssdm name="add_ln46_109"/></StgValue>
</operation>

<operation id="5019" st_id="984" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3236" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin49:4  %zext_ln46_201 = zext i17 %add_ln46_109 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_201"/></StgValue>
</operation>

<operation id="5020" st_id="984" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3237" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin49:5  %c_t_addr_49 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_201

]]></Node>
<StgValue><ssdm name="c_t_addr_49"/></StgValue>
</operation>

<operation id="5021" st_id="984" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3238" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin49:6  br label %101

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="5022" st_id="984" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3278" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
i_cycle49:0  %p_wr_resp464 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_145)

]]></Node>
<StgValue><ssdm name="p_wr_resp464"/></StgValue>
</operation>

<operation id="5023" st_id="984" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3281" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle49:3  %tmp_146 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>
</state>

<state id="985" st_id="985">

<operation id="5024" st_id="985" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_49 = phi i9 [ 0, %j_cycle_begin49 ], [ %add_ln41_49, %k_cycle49 ]

]]></Node>
<StgValue><ssdm name="k_0_49"/></StgValue>
</operation>

<operation id="5025" st_id="985" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul280 = phi i17 [ 0, %j_cycle_begin49 ], [ %add_ln44_169, %k_cycle49 ]

]]></Node>
<StgValue><ssdm name="phi_mul280"/></StgValue>
</operation>

<operation id="5026" st_id="985" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_49 = icmp eq i9 %k_0_49, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_49"/></StgValue>
</operation>

<operation id="5027" st_id="985" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_253 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>

<operation id="5028" st_id="985" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_49 = add i9 %k_0_49, 1

]]></Node>
<StgValue><ssdm name="add_ln41_49"/></StgValue>
</operation>

<operation id="5029" st_id="985" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_49, label %j_cycle_end49, label %k_cycle49

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="5030" st_id="985" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3250" bw="17" op_0_bw="9">
<![CDATA[
k_cycle49:3  %zext_ln43_147 = zext i9 %k_0_49 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_147"/></StgValue>
</operation>

<operation id="5031" st_id="985" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3251" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle49:4  %add_ln43_98 = add i17 %mul_ln46_109, %zext_ln43_147

]]></Node>
<StgValue><ssdm name="add_ln43_98"/></StgValue>
</operation>

<operation id="5032" st_id="985" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3252" bw="31" op_0_bw="17">
<![CDATA[
k_cycle49:5  %zext_ln43_148 = zext i17 %add_ln43_98 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_148"/></StgValue>
</operation>

<operation id="5033" st_id="985" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3253" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle49:6  %add_ln43_99 = add i31 %zext_ln43_148, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_99"/></StgValue>
</operation>

<operation id="5034" st_id="985" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3257" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle49:10  %add_ln44_98 = add i17 %phi_mul280, %zext_ln46_200

]]></Node>
<StgValue><ssdm name="add_ln44_98"/></StgValue>
</operation>
</state>

<state id="986" st_id="986">

<operation id="5035" st_id="986" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3254" bw="64" op_0_bw="31">
<![CDATA[
k_cycle49:7  %zext_ln43_149 = zext i31 %add_ln43_99 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_149"/></StgValue>
</operation>

<operation id="5036" st_id="986" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3255" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle49:8  %gmem_addr_149 = getelementptr i32* %gmem, i64 %zext_ln43_149

]]></Node>
<StgValue><ssdm name="gmem_addr_149"/></StgValue>
</operation>

<operation id="5037" st_id="986" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3256" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle49:9  %add_ln44_169 = add i17 %phi_mul280, 300

]]></Node>
<StgValue><ssdm name="add_ln44_169"/></StgValue>
</operation>

<operation id="5038" st_id="986" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3258" bw="31" op_0_bw="17">
<![CDATA[
k_cycle49:11  %zext_ln44_98 = zext i17 %add_ln44_98 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_98"/></StgValue>
</operation>

<operation id="5039" st_id="986" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3259" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle49:12  %add_ln44_99 = add i31 %zext_ln44_98, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_99"/></StgValue>
</operation>

<operation id="5040" st_id="986" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3262" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
k_cycle49:15  %gmem_load_98_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_149, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_98_req"/></StgValue>
</operation>
</state>

<state id="987" st_id="987">

<operation id="5041" st_id="987" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3260" bw="64" op_0_bw="31">
<![CDATA[
k_cycle49:13  %zext_ln44_99 = zext i31 %add_ln44_99 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_99"/></StgValue>
</operation>

<operation id="5042" st_id="987" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3261" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle49:14  %gmem_addr_150 = getelementptr i32* %gmem, i64 %zext_ln44_99

]]></Node>
<StgValue><ssdm name="gmem_addr_150"/></StgValue>
</operation>

<operation id="5043" st_id="987" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3262" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
k_cycle49:15  %gmem_load_98_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_149, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_98_req"/></StgValue>
</operation>

<operation id="5044" st_id="987" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
k_cycle49:17  %gmem_load_99_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_150, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_99_req"/></StgValue>
</operation>
</state>

<state id="988" st_id="988">

<operation id="5045" st_id="988" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3262" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
k_cycle49:15  %gmem_load_98_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_149, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_98_req"/></StgValue>
</operation>

<operation id="5046" st_id="988" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
k_cycle49:17  %gmem_load_99_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_150, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_99_req"/></StgValue>
</operation>
</state>

<state id="989" st_id="989">

<operation id="5047" st_id="989" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3262" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
k_cycle49:15  %gmem_load_98_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_149, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_98_req"/></StgValue>
</operation>

<operation id="5048" st_id="989" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
k_cycle49:17  %gmem_load_99_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_150, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_99_req"/></StgValue>
</operation>
</state>

<state id="990" st_id="990">

<operation id="5049" st_id="990" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3262" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
k_cycle49:15  %gmem_load_98_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_149, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_98_req"/></StgValue>
</operation>

<operation id="5050" st_id="990" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
k_cycle49:17  %gmem_load_99_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_150, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_99_req"/></StgValue>
</operation>
</state>

<state id="991" st_id="991">

<operation id="5051" st_id="991" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3262" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
k_cycle49:15  %gmem_load_98_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_149, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_98_req"/></StgValue>
</operation>

<operation id="5052" st_id="991" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
k_cycle49:17  %gmem_load_99_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_150, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_99_req"/></StgValue>
</operation>
</state>

<state id="992" st_id="992">

<operation id="5053" st_id="992" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3262" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
k_cycle49:15  %gmem_load_98_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_149, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_98_req"/></StgValue>
</operation>

<operation id="5054" st_id="992" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
k_cycle49:17  %gmem_load_99_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_150, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_99_req"/></StgValue>
</operation>
</state>

<state id="993" st_id="993">

<operation id="5055" st_id="993" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3263" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle49:16  %gmem_addr_149_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_149)

]]></Node>
<StgValue><ssdm name="gmem_addr_149_read"/></StgValue>
</operation>

<operation id="5056" st_id="993" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3264" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
k_cycle49:17  %gmem_load_99_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_150, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_99_req"/></StgValue>
</operation>
</state>

<state id="994" st_id="994">

<operation id="5057" st_id="994" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3265" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle49:18  %gmem_addr_150_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_150)

]]></Node>
<StgValue><ssdm name="gmem_addr_150_read"/></StgValue>
</operation>
</state>

<state id="995" st_id="995">

<operation id="5058" st_id="995" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle49:19  %mul_ln46_49 = mul nsw i32 %gmem_addr_150_read, %gmem_addr_149_read

]]></Node>
<StgValue><ssdm name="mul_ln46_49"/></StgValue>
</operation>

<operation id="5059" st_id="995" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3267" bw="32" op_0_bw="17">
<![CDATA[
k_cycle49:20  %c_t_load_109 = load i32* %c_t_addr_49, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_109"/></StgValue>
</operation>
</state>

<state id="996" st_id="996">

<operation id="5060" st_id="996" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3247" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle49:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="5061" st_id="996" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3248" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle49:1  %tmp_151 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="5062" st_id="996" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3249" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle49:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="5063" st_id="996" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3267" bw="32" op_0_bw="17">
<![CDATA[
k_cycle49:20  %c_t_load_109 = load i32* %c_t_addr_49, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_109"/></StgValue>
</operation>

<operation id="5064" st_id="996" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle49:21  %add_ln46_49 = add nsw i32 %mul_ln46_49, %c_t_load_109

]]></Node>
<StgValue><ssdm name="add_ln46_49"/></StgValue>
</operation>

<operation id="5065" st_id="996" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3269" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle49:22  store i32 %add_ln46_49, i32* %c_t_addr_49, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="5066" st_id="996" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3270" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle49:23  %empty_254 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_151) nounwind

]]></Node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>

<operation id="5067" st_id="996" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3271" bw="0" op_0_bw="0">
<![CDATA[
k_cycle49:24  br label %101

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="997" st_id="997">

<operation id="5068" st_id="997" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end49:0  %c_t_load_49 = load i32* %c_t_addr_49, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_49"/></StgValue>
</operation>
</state>

<state id="998" st_id="998">

<operation id="5069" st_id="998" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end49:0  %c_t_load_49 = load i32* %c_t_addr_49, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_49"/></StgValue>
</operation>
</state>

<state id="999" st_id="999">

<operation id="5070" st_id="999" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
j_cycle_end49:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_145, i32 %c_t_load_49, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="5071" st_id="999" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end49:2  %empty_252 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_147) nounwind

]]></Node>
<StgValue><ssdm name="empty_252"/></StgValue>
</operation>

<operation id="5072" st_id="999" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end49:3  br label %100

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="1000" st_id="1000">

<operation id="5073" st_id="1000" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
i_cycle49:0  %p_wr_resp464 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_145)

]]></Node>
<StgValue><ssdm name="p_wr_resp464"/></StgValue>
</operation>
</state>

<state id="1001" st_id="1001">

<operation id="5074" st_id="1001" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
i_cycle49:0  %p_wr_resp464 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_145)

]]></Node>
<StgValue><ssdm name="p_wr_resp464"/></StgValue>
</operation>

<operation id="5075" st_id="1001" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle49:2  %add_ln36_46 = add i9 %i_0_0, 50

]]></Node>
<StgValue><ssdm name="add_ln36_46"/></StgValue>
</operation>
</state>

<state id="1002" st_id="1002">

<operation id="5076" st_id="1002" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
i_cycle49:0  %p_wr_resp464 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_145)

]]></Node>
<StgValue><ssdm name="p_wr_resp464"/></StgValue>
</operation>

<operation id="5077" st_id="1002" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="17" op_0_bw="9">
<![CDATA[
i_cycle49:4  %zext_ln46_198 = zext i9 %add_ln36_46 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_198"/></StgValue>
</operation>

<operation id="5078" st_id="1002" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle49:5  %mul_ln46_110 = mul i17 %zext_ln46_198, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_110"/></StgValue>
</operation>

<operation id="5079" st_id="1002" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="31" op_0_bw="17">
<![CDATA[
i_cycle49:6  %zext_ln46_199 = zext i17 %mul_ln46_110 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_199"/></StgValue>
</operation>

<operation id="5080" st_id="1002" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle49:7  %add_ln49_50 = add i31 %zext_ln46_199, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_50"/></StgValue>
</operation>
</state>

<state id="1003" st_id="1003">

<operation id="5081" st_id="1003" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1">
<![CDATA[
i_cycle49:0  %p_wr_resp464 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_145)

]]></Node>
<StgValue><ssdm name="p_wr_resp464"/></StgValue>
</operation>

<operation id="5082" st_id="1003" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle49:1  %empty_250 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_143) nounwind

]]></Node>
<StgValue><ssdm name="empty_250"/></StgValue>
</operation>

<operation id="5083" st_id="1003" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="64" op_0_bw="31">
<![CDATA[
i_cycle49:8  %zext_ln49_50 = zext i31 %add_ln49_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_50"/></StgValue>
</operation>

<operation id="5084" st_id="1003" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle49:9  %gmem_addr_148 = getelementptr i32* %gmem, i64 %zext_ln49_50

]]></Node>
<StgValue><ssdm name="gmem_addr_148"/></StgValue>
</operation>

<operation id="5085" st_id="1003" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
i_cycle49:10  %p_wr_req465 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_148, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req465"/></StgValue>
</operation>

<operation id="5086" st_id="1003" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="0" op_0_bw="0">
<![CDATA[
i_cycle49:11  br label %102

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="1004" st_id="1004">

<operation id="5087" st_id="1004" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_50 = phi i9 [ 0, %i_cycle49 ], [ %add_ln39_50, %j_cycle_end50 ]

]]></Node>
<StgValue><ssdm name="j_0_50"/></StgValue>
</operation>

<operation id="5088" st_id="1004" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_50 = icmp eq i9 %j_0_50, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_50"/></StgValue>
</operation>

<operation id="5089" st_id="1004" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_256 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>

<operation id="5090" st_id="1004" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_50 = add i9 %j_0_50, 1

]]></Node>
<StgValue><ssdm name="add_ln39_50"/></StgValue>
</operation>

<operation id="5091" st_id="1004" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_50, label %i_cycle50, label %j_cycle_begin50

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="5092" st_id="1004" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3297" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin50:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="5093" st_id="1004" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3298" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin50:1  %tmp_150 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="5094" st_id="1004" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3299" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin50:2  %zext_ln46_204 = zext i9 %j_0_50 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_204"/></StgValue>
</operation>

<operation id="5095" st_id="1004" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3300" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin50:3  %add_ln46_110 = add i17 %mul_ln46_110, %zext_ln46_204

]]></Node>
<StgValue><ssdm name="add_ln46_110"/></StgValue>
</operation>

<operation id="5096" st_id="1004" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3301" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin50:4  %zext_ln46_205 = zext i17 %add_ln46_110 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_205"/></StgValue>
</operation>

<operation id="5097" st_id="1004" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3302" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin50:5  %c_t_addr_50 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_205

]]></Node>
<StgValue><ssdm name="c_t_addr_50"/></StgValue>
</operation>

<operation id="5098" st_id="1004" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3303" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin50:6  br label %103

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="5099" st_id="1004" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3343" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
i_cycle50:0  %p_wr_resp466 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_148)

]]></Node>
<StgValue><ssdm name="p_wr_resp466"/></StgValue>
</operation>

<operation id="5100" st_id="1004" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3346" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle50:3  %tmp_149 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>
</state>

<state id="1005" st_id="1005">

<operation id="5101" st_id="1005" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_50 = phi i9 [ 0, %j_cycle_begin50 ], [ %add_ln41_50, %k_cycle50 ]

]]></Node>
<StgValue><ssdm name="k_0_50"/></StgValue>
</operation>

<operation id="5102" st_id="1005" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul282 = phi i17 [ 0, %j_cycle_begin50 ], [ %add_ln44_170, %k_cycle50 ]

]]></Node>
<StgValue><ssdm name="phi_mul282"/></StgValue>
</operation>

<operation id="5103" st_id="1005" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_50 = icmp eq i9 %k_0_50, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_50"/></StgValue>
</operation>

<operation id="5104" st_id="1005" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_258 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>

<operation id="5105" st_id="1005" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_50 = add i9 %k_0_50, 1

]]></Node>
<StgValue><ssdm name="add_ln41_50"/></StgValue>
</operation>

<operation id="5106" st_id="1005" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_50, label %j_cycle_end50, label %k_cycle50

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="5107" st_id="1005" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3315" bw="17" op_0_bw="9">
<![CDATA[
k_cycle50:3  %zext_ln43_150 = zext i9 %k_0_50 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_150"/></StgValue>
</operation>

<operation id="5108" st_id="1005" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3316" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle50:4  %add_ln43_100 = add i17 %mul_ln46_110, %zext_ln43_150

]]></Node>
<StgValue><ssdm name="add_ln43_100"/></StgValue>
</operation>

<operation id="5109" st_id="1005" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3317" bw="31" op_0_bw="17">
<![CDATA[
k_cycle50:5  %zext_ln43_151 = zext i17 %add_ln43_100 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_151"/></StgValue>
</operation>

<operation id="5110" st_id="1005" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3318" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle50:6  %add_ln43_101 = add i31 %zext_ln43_151, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_101"/></StgValue>
</operation>

<operation id="5111" st_id="1005" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3322" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle50:10  %add_ln44_100 = add i17 %phi_mul282, %zext_ln46_204

]]></Node>
<StgValue><ssdm name="add_ln44_100"/></StgValue>
</operation>
</state>

<state id="1006" st_id="1006">

<operation id="5112" st_id="1006" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3319" bw="64" op_0_bw="31">
<![CDATA[
k_cycle50:7  %zext_ln43_152 = zext i31 %add_ln43_101 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_152"/></StgValue>
</operation>

<operation id="5113" st_id="1006" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3320" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle50:8  %gmem_addr_152 = getelementptr i32* %gmem, i64 %zext_ln43_152

]]></Node>
<StgValue><ssdm name="gmem_addr_152"/></StgValue>
</operation>

<operation id="5114" st_id="1006" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3321" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle50:9  %add_ln44_170 = add i17 %phi_mul282, 300

]]></Node>
<StgValue><ssdm name="add_ln44_170"/></StgValue>
</operation>

<operation id="5115" st_id="1006" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3323" bw="31" op_0_bw="17">
<![CDATA[
k_cycle50:11  %zext_ln44_100 = zext i17 %add_ln44_100 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_100"/></StgValue>
</operation>

<operation id="5116" st_id="1006" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3324" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle50:12  %add_ln44_101 = add i31 %zext_ln44_100, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_101"/></StgValue>
</operation>

<operation id="5117" st_id="1006" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
k_cycle50:15  %gmem_load_100_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_152, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_100_req"/></StgValue>
</operation>
</state>

<state id="1007" st_id="1007">

<operation id="5118" st_id="1007" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3325" bw="64" op_0_bw="31">
<![CDATA[
k_cycle50:13  %zext_ln44_101 = zext i31 %add_ln44_101 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_101"/></StgValue>
</operation>

<operation id="5119" st_id="1007" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3326" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle50:14  %gmem_addr_153 = getelementptr i32* %gmem, i64 %zext_ln44_101

]]></Node>
<StgValue><ssdm name="gmem_addr_153"/></StgValue>
</operation>

<operation id="5120" st_id="1007" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
k_cycle50:15  %gmem_load_100_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_152, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_100_req"/></StgValue>
</operation>

<operation id="5121" st_id="1007" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3329" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
k_cycle50:17  %gmem_load_101_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_153, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_101_req"/></StgValue>
</operation>
</state>

<state id="1008" st_id="1008">

<operation id="5122" st_id="1008" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
k_cycle50:15  %gmem_load_100_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_152, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_100_req"/></StgValue>
</operation>

<operation id="5123" st_id="1008" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3329" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
k_cycle50:17  %gmem_load_101_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_153, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_101_req"/></StgValue>
</operation>
</state>

<state id="1009" st_id="1009">

<operation id="5124" st_id="1009" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
k_cycle50:15  %gmem_load_100_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_152, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_100_req"/></StgValue>
</operation>

<operation id="5125" st_id="1009" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3329" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
k_cycle50:17  %gmem_load_101_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_153, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_101_req"/></StgValue>
</operation>
</state>

<state id="1010" st_id="1010">

<operation id="5126" st_id="1010" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
k_cycle50:15  %gmem_load_100_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_152, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_100_req"/></StgValue>
</operation>

<operation id="5127" st_id="1010" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3329" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
k_cycle50:17  %gmem_load_101_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_153, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_101_req"/></StgValue>
</operation>
</state>

<state id="1011" st_id="1011">

<operation id="5128" st_id="1011" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
k_cycle50:15  %gmem_load_100_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_152, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_100_req"/></StgValue>
</operation>

<operation id="5129" st_id="1011" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3329" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
k_cycle50:17  %gmem_load_101_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_153, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_101_req"/></StgValue>
</operation>
</state>

<state id="1012" st_id="1012">

<operation id="5130" st_id="1012" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
k_cycle50:15  %gmem_load_100_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_152, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_100_req"/></StgValue>
</operation>

<operation id="5131" st_id="1012" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3329" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
k_cycle50:17  %gmem_load_101_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_153, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_101_req"/></StgValue>
</operation>
</state>

<state id="1013" st_id="1013">

<operation id="5132" st_id="1013" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3328" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle50:16  %gmem_addr_152_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_152)

]]></Node>
<StgValue><ssdm name="gmem_addr_152_read"/></StgValue>
</operation>

<operation id="5133" st_id="1013" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3329" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
k_cycle50:17  %gmem_load_101_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_153, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_101_req"/></StgValue>
</operation>
</state>

<state id="1014" st_id="1014">

<operation id="5134" st_id="1014" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3330" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle50:18  %gmem_addr_153_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_153)

]]></Node>
<StgValue><ssdm name="gmem_addr_153_read"/></StgValue>
</operation>
</state>

<state id="1015" st_id="1015">

<operation id="5135" st_id="1015" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle50:19  %mul_ln46_50 = mul nsw i32 %gmem_addr_153_read, %gmem_addr_152_read

]]></Node>
<StgValue><ssdm name="mul_ln46_50"/></StgValue>
</operation>

<operation id="5136" st_id="1015" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3332" bw="32" op_0_bw="17">
<![CDATA[
k_cycle50:20  %c_t_load_110 = load i32* %c_t_addr_50, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_110"/></StgValue>
</operation>
</state>

<state id="1016" st_id="1016">

<operation id="5137" st_id="1016" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3312" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle50:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="5138" st_id="1016" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3313" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle50:1  %tmp_154 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="5139" st_id="1016" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3314" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle50:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="5140" st_id="1016" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3332" bw="32" op_0_bw="17">
<![CDATA[
k_cycle50:20  %c_t_load_110 = load i32* %c_t_addr_50, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_110"/></StgValue>
</operation>

<operation id="5141" st_id="1016" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle50:21  %add_ln46_50 = add nsw i32 %mul_ln46_50, %c_t_load_110

]]></Node>
<StgValue><ssdm name="add_ln46_50"/></StgValue>
</operation>

<operation id="5142" st_id="1016" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3334" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle50:22  store i32 %add_ln46_50, i32* %c_t_addr_50, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="5143" st_id="1016" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3335" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle50:23  %empty_259 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_154) nounwind

]]></Node>
<StgValue><ssdm name="empty_259"/></StgValue>
</operation>

<operation id="5144" st_id="1016" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3336" bw="0" op_0_bw="0">
<![CDATA[
k_cycle50:24  br label %103

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="1017" st_id="1017">

<operation id="5145" st_id="1017" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end50:0  %c_t_load_50 = load i32* %c_t_addr_50, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_50"/></StgValue>
</operation>
</state>

<state id="1018" st_id="1018">

<operation id="5146" st_id="1018" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end50:0  %c_t_load_50 = load i32* %c_t_addr_50, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_50"/></StgValue>
</operation>
</state>

<state id="1019" st_id="1019">

<operation id="5147" st_id="1019" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
j_cycle_end50:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_148, i32 %c_t_load_50, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="5148" st_id="1019" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end50:2  %empty_257 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_150) nounwind

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>

<operation id="5149" st_id="1019" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end50:3  br label %102

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="1020" st_id="1020">

<operation id="5150" st_id="1020" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
i_cycle50:0  %p_wr_resp466 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_148)

]]></Node>
<StgValue><ssdm name="p_wr_resp466"/></StgValue>
</operation>
</state>

<state id="1021" st_id="1021">

<operation id="5151" st_id="1021" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
i_cycle50:0  %p_wr_resp466 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_148)

]]></Node>
<StgValue><ssdm name="p_wr_resp466"/></StgValue>
</operation>

<operation id="5152" st_id="1021" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle50:2  %add_ln36_47 = add i9 %i_0_0, 51

]]></Node>
<StgValue><ssdm name="add_ln36_47"/></StgValue>
</operation>
</state>

<state id="1022" st_id="1022">

<operation id="5153" st_id="1022" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
i_cycle50:0  %p_wr_resp466 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_148)

]]></Node>
<StgValue><ssdm name="p_wr_resp466"/></StgValue>
</operation>

<operation id="5154" st_id="1022" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="17" op_0_bw="9">
<![CDATA[
i_cycle50:4  %zext_ln46_202 = zext i9 %add_ln36_47 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_202"/></StgValue>
</operation>

<operation id="5155" st_id="1022" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle50:5  %mul_ln46_111 = mul i17 %zext_ln46_202, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_111"/></StgValue>
</operation>

<operation id="5156" st_id="1022" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="31" op_0_bw="17">
<![CDATA[
i_cycle50:6  %zext_ln46_203 = zext i17 %mul_ln46_111 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_203"/></StgValue>
</operation>

<operation id="5157" st_id="1022" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle50:7  %add_ln49_51 = add i31 %zext_ln46_203, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_51"/></StgValue>
</operation>
</state>

<state id="1023" st_id="1023">

<operation id="5158" st_id="1023" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1">
<![CDATA[
i_cycle50:0  %p_wr_resp466 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_148)

]]></Node>
<StgValue><ssdm name="p_wr_resp466"/></StgValue>
</operation>

<operation id="5159" st_id="1023" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle50:1  %empty_255 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_146) nounwind

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>

<operation id="5160" st_id="1023" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="64" op_0_bw="31">
<![CDATA[
i_cycle50:8  %zext_ln49_51 = zext i31 %add_ln49_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_51"/></StgValue>
</operation>

<operation id="5161" st_id="1023" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle50:9  %gmem_addr_151 = getelementptr i32* %gmem, i64 %zext_ln49_51

]]></Node>
<StgValue><ssdm name="gmem_addr_151"/></StgValue>
</operation>

<operation id="5162" st_id="1023" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
i_cycle50:10  %p_wr_req467 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_151, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req467"/></StgValue>
</operation>

<operation id="5163" st_id="1023" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="0" op_0_bw="0">
<![CDATA[
i_cycle50:11  br label %104

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="1024" st_id="1024">

<operation id="5164" st_id="1024" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_51 = phi i9 [ 0, %i_cycle50 ], [ %add_ln39_51, %j_cycle_end51 ]

]]></Node>
<StgValue><ssdm name="j_0_51"/></StgValue>
</operation>

<operation id="5165" st_id="1024" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_51 = icmp eq i9 %j_0_51, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_51"/></StgValue>
</operation>

<operation id="5166" st_id="1024" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_261 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_261"/></StgValue>
</operation>

<operation id="5167" st_id="1024" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_51 = add i9 %j_0_51, 1

]]></Node>
<StgValue><ssdm name="add_ln39_51"/></StgValue>
</operation>

<operation id="5168" st_id="1024" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_51, label %i_cycle51, label %j_cycle_begin51

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="5169" st_id="1024" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3362" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin51:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="5170" st_id="1024" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3363" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin51:1  %tmp_153 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="5171" st_id="1024" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3364" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin51:2  %zext_ln46_208 = zext i9 %j_0_51 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_208"/></StgValue>
</operation>

<operation id="5172" st_id="1024" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3365" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin51:3  %add_ln46_111 = add i17 %mul_ln46_111, %zext_ln46_208

]]></Node>
<StgValue><ssdm name="add_ln46_111"/></StgValue>
</operation>

<operation id="5173" st_id="1024" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3366" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin51:4  %zext_ln46_209 = zext i17 %add_ln46_111 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_209"/></StgValue>
</operation>

<operation id="5174" st_id="1024" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3367" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin51:5  %c_t_addr_51 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_209

]]></Node>
<StgValue><ssdm name="c_t_addr_51"/></StgValue>
</operation>

<operation id="5175" st_id="1024" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3368" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin51:6  br label %105

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="5176" st_id="1024" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
i_cycle51:0  %p_wr_resp468 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_151)

]]></Node>
<StgValue><ssdm name="p_wr_resp468"/></StgValue>
</operation>

<operation id="5177" st_id="1024" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3411" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle51:3  %tmp_152 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>
</state>

<state id="1025" st_id="1025">

<operation id="5178" st_id="1025" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_51 = phi i9 [ 0, %j_cycle_begin51 ], [ %add_ln41_51, %k_cycle51 ]

]]></Node>
<StgValue><ssdm name="k_0_51"/></StgValue>
</operation>

<operation id="5179" st_id="1025" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul284 = phi i17 [ 0, %j_cycle_begin51 ], [ %add_ln44_171, %k_cycle51 ]

]]></Node>
<StgValue><ssdm name="phi_mul284"/></StgValue>
</operation>

<operation id="5180" st_id="1025" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_51 = icmp eq i9 %k_0_51, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_51"/></StgValue>
</operation>

<operation id="5181" st_id="1025" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_263 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_263"/></StgValue>
</operation>

<operation id="5182" st_id="1025" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3374" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_51 = add i9 %k_0_51, 1

]]></Node>
<StgValue><ssdm name="add_ln41_51"/></StgValue>
</operation>

<operation id="5183" st_id="1025" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_51, label %j_cycle_end51, label %k_cycle51

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="5184" st_id="1025" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3380" bw="17" op_0_bw="9">
<![CDATA[
k_cycle51:3  %zext_ln43_153 = zext i9 %k_0_51 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_153"/></StgValue>
</operation>

<operation id="5185" st_id="1025" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3381" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle51:4  %add_ln43_102 = add i17 %mul_ln46_111, %zext_ln43_153

]]></Node>
<StgValue><ssdm name="add_ln43_102"/></StgValue>
</operation>

<operation id="5186" st_id="1025" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3382" bw="31" op_0_bw="17">
<![CDATA[
k_cycle51:5  %zext_ln43_154 = zext i17 %add_ln43_102 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_154"/></StgValue>
</operation>

<operation id="5187" st_id="1025" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3383" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle51:6  %add_ln43_103 = add i31 %zext_ln43_154, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_103"/></StgValue>
</operation>

<operation id="5188" st_id="1025" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3387" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle51:10  %add_ln44_102 = add i17 %phi_mul284, %zext_ln46_208

]]></Node>
<StgValue><ssdm name="add_ln44_102"/></StgValue>
</operation>
</state>

<state id="1026" st_id="1026">

<operation id="5189" st_id="1026" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3384" bw="64" op_0_bw="31">
<![CDATA[
k_cycle51:7  %zext_ln43_155 = zext i31 %add_ln43_103 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_155"/></StgValue>
</operation>

<operation id="5190" st_id="1026" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3385" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle51:8  %gmem_addr_155 = getelementptr i32* %gmem, i64 %zext_ln43_155

]]></Node>
<StgValue><ssdm name="gmem_addr_155"/></StgValue>
</operation>

<operation id="5191" st_id="1026" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3386" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle51:9  %add_ln44_171 = add i17 %phi_mul284, 300

]]></Node>
<StgValue><ssdm name="add_ln44_171"/></StgValue>
</operation>

<operation id="5192" st_id="1026" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3388" bw="31" op_0_bw="17">
<![CDATA[
k_cycle51:11  %zext_ln44_102 = zext i17 %add_ln44_102 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_102"/></StgValue>
</operation>

<operation id="5193" st_id="1026" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3389" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle51:12  %add_ln44_103 = add i31 %zext_ln44_102, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_103"/></StgValue>
</operation>

<operation id="5194" st_id="1026" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3392" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
k_cycle51:15  %gmem_load_102_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_155, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_102_req"/></StgValue>
</operation>
</state>

<state id="1027" st_id="1027">

<operation id="5195" st_id="1027" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3390" bw="64" op_0_bw="31">
<![CDATA[
k_cycle51:13  %zext_ln44_103 = zext i31 %add_ln44_103 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_103"/></StgValue>
</operation>

<operation id="5196" st_id="1027" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3391" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle51:14  %gmem_addr_156 = getelementptr i32* %gmem, i64 %zext_ln44_103

]]></Node>
<StgValue><ssdm name="gmem_addr_156"/></StgValue>
</operation>

<operation id="5197" st_id="1027" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3392" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
k_cycle51:15  %gmem_load_102_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_155, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_102_req"/></StgValue>
</operation>

<operation id="5198" st_id="1027" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
k_cycle51:17  %gmem_load_103_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_156, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_103_req"/></StgValue>
</operation>
</state>

<state id="1028" st_id="1028">

<operation id="5199" st_id="1028" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3392" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
k_cycle51:15  %gmem_load_102_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_155, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_102_req"/></StgValue>
</operation>

<operation id="5200" st_id="1028" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
k_cycle51:17  %gmem_load_103_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_156, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_103_req"/></StgValue>
</operation>
</state>

<state id="1029" st_id="1029">

<operation id="5201" st_id="1029" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3392" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
k_cycle51:15  %gmem_load_102_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_155, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_102_req"/></StgValue>
</operation>

<operation id="5202" st_id="1029" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
k_cycle51:17  %gmem_load_103_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_156, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_103_req"/></StgValue>
</operation>
</state>

<state id="1030" st_id="1030">

<operation id="5203" st_id="1030" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3392" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
k_cycle51:15  %gmem_load_102_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_155, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_102_req"/></StgValue>
</operation>

<operation id="5204" st_id="1030" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
k_cycle51:17  %gmem_load_103_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_156, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_103_req"/></StgValue>
</operation>
</state>

<state id="1031" st_id="1031">

<operation id="5205" st_id="1031" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3392" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
k_cycle51:15  %gmem_load_102_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_155, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_102_req"/></StgValue>
</operation>

<operation id="5206" st_id="1031" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
k_cycle51:17  %gmem_load_103_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_156, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_103_req"/></StgValue>
</operation>
</state>

<state id="1032" st_id="1032">

<operation id="5207" st_id="1032" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3392" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
k_cycle51:15  %gmem_load_102_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_155, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_102_req"/></StgValue>
</operation>

<operation id="5208" st_id="1032" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
k_cycle51:17  %gmem_load_103_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_156, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_103_req"/></StgValue>
</operation>
</state>

<state id="1033" st_id="1033">

<operation id="5209" st_id="1033" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3393" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle51:16  %gmem_addr_155_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_155)

]]></Node>
<StgValue><ssdm name="gmem_addr_155_read"/></StgValue>
</operation>

<operation id="5210" st_id="1033" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
k_cycle51:17  %gmem_load_103_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_156, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_103_req"/></StgValue>
</operation>
</state>

<state id="1034" st_id="1034">

<operation id="5211" st_id="1034" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3395" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle51:18  %gmem_addr_156_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_156)

]]></Node>
<StgValue><ssdm name="gmem_addr_156_read"/></StgValue>
</operation>
</state>

<state id="1035" st_id="1035">

<operation id="5212" st_id="1035" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle51:19  %mul_ln46_51 = mul nsw i32 %gmem_addr_156_read, %gmem_addr_155_read

]]></Node>
<StgValue><ssdm name="mul_ln46_51"/></StgValue>
</operation>

<operation id="5213" st_id="1035" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3397" bw="32" op_0_bw="17">
<![CDATA[
k_cycle51:20  %c_t_load_111 = load i32* %c_t_addr_51, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_111"/></StgValue>
</operation>
</state>

<state id="1036" st_id="1036">

<operation id="5214" st_id="1036" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3377" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle51:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="5215" st_id="1036" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3378" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle51:1  %tmp_157 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="5216" st_id="1036" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3379" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle51:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="5217" st_id="1036" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3397" bw="32" op_0_bw="17">
<![CDATA[
k_cycle51:20  %c_t_load_111 = load i32* %c_t_addr_51, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_111"/></StgValue>
</operation>

<operation id="5218" st_id="1036" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle51:21  %add_ln46_51 = add nsw i32 %mul_ln46_51, %c_t_load_111

]]></Node>
<StgValue><ssdm name="add_ln46_51"/></StgValue>
</operation>

<operation id="5219" st_id="1036" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3399" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle51:22  store i32 %add_ln46_51, i32* %c_t_addr_51, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="5220" st_id="1036" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3400" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle51:23  %empty_264 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_157) nounwind

]]></Node>
<StgValue><ssdm name="empty_264"/></StgValue>
</operation>

<operation id="5221" st_id="1036" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3401" bw="0" op_0_bw="0">
<![CDATA[
k_cycle51:24  br label %105

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="1037" st_id="1037">

<operation id="5222" st_id="1037" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end51:0  %c_t_load_51 = load i32* %c_t_addr_51, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_51"/></StgValue>
</operation>
</state>

<state id="1038" st_id="1038">

<operation id="5223" st_id="1038" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end51:0  %c_t_load_51 = load i32* %c_t_addr_51, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_51"/></StgValue>
</operation>
</state>

<state id="1039" st_id="1039">

<operation id="5224" st_id="1039" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
j_cycle_end51:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_151, i32 %c_t_load_51, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="5225" st_id="1039" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end51:2  %empty_262 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_153) nounwind

]]></Node>
<StgValue><ssdm name="empty_262"/></StgValue>
</operation>

<operation id="5226" st_id="1039" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end51:3  br label %104

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="1040" st_id="1040">

<operation id="5227" st_id="1040" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
i_cycle51:0  %p_wr_resp468 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_151)

]]></Node>
<StgValue><ssdm name="p_wr_resp468"/></StgValue>
</operation>
</state>

<state id="1041" st_id="1041">

<operation id="5228" st_id="1041" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
i_cycle51:0  %p_wr_resp468 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_151)

]]></Node>
<StgValue><ssdm name="p_wr_resp468"/></StgValue>
</operation>

<operation id="5229" st_id="1041" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle51:2  %add_ln36_48 = add i9 %i_0_0, 52

]]></Node>
<StgValue><ssdm name="add_ln36_48"/></StgValue>
</operation>
</state>

<state id="1042" st_id="1042">

<operation id="5230" st_id="1042" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
i_cycle51:0  %p_wr_resp468 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_151)

]]></Node>
<StgValue><ssdm name="p_wr_resp468"/></StgValue>
</operation>

<operation id="5231" st_id="1042" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3412" bw="17" op_0_bw="9">
<![CDATA[
i_cycle51:4  %zext_ln46_206 = zext i9 %add_ln36_48 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_206"/></StgValue>
</operation>

<operation id="5232" st_id="1042" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle51:5  %mul_ln46_112 = mul i17 %zext_ln46_206, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_112"/></StgValue>
</operation>

<operation id="5233" st_id="1042" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="31" op_0_bw="17">
<![CDATA[
i_cycle51:6  %zext_ln46_207 = zext i17 %mul_ln46_112 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_207"/></StgValue>
</operation>

<operation id="5234" st_id="1042" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle51:7  %add_ln49_52 = add i31 %zext_ln46_207, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_52"/></StgValue>
</operation>
</state>

<state id="1043" st_id="1043">

<operation id="5235" st_id="1043" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1">
<![CDATA[
i_cycle51:0  %p_wr_resp468 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_151)

]]></Node>
<StgValue><ssdm name="p_wr_resp468"/></StgValue>
</operation>

<operation id="5236" st_id="1043" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle51:1  %empty_260 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_149) nounwind

]]></Node>
<StgValue><ssdm name="empty_260"/></StgValue>
</operation>

<operation id="5237" st_id="1043" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3416" bw="64" op_0_bw="31">
<![CDATA[
i_cycle51:8  %zext_ln49_52 = zext i31 %add_ln49_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_52"/></StgValue>
</operation>

<operation id="5238" st_id="1043" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle51:9  %gmem_addr_154 = getelementptr i32* %gmem, i64 %zext_ln49_52

]]></Node>
<StgValue><ssdm name="gmem_addr_154"/></StgValue>
</operation>

<operation id="5239" st_id="1043" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
i_cycle51:10  %p_wr_req469 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_154, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req469"/></StgValue>
</operation>

<operation id="5240" st_id="1043" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="0" op_0_bw="0">
<![CDATA[
i_cycle51:11  br label %106

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="1044" st_id="1044">

<operation id="5241" st_id="1044" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_52 = phi i9 [ 0, %i_cycle51 ], [ %add_ln39_52, %j_cycle_end52 ]

]]></Node>
<StgValue><ssdm name="j_0_52"/></StgValue>
</operation>

<operation id="5242" st_id="1044" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_52 = icmp eq i9 %j_0_52, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_52"/></StgValue>
</operation>

<operation id="5243" st_id="1044" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_266 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_266"/></StgValue>
</operation>

<operation id="5244" st_id="1044" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_52 = add i9 %j_0_52, 1

]]></Node>
<StgValue><ssdm name="add_ln39_52"/></StgValue>
</operation>

<operation id="5245" st_id="1044" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_52, label %i_cycle52, label %j_cycle_begin52

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="5246" st_id="1044" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3427" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin52:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="5247" st_id="1044" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3428" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin52:1  %tmp_156 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="5248" st_id="1044" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3429" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin52:2  %zext_ln46_212 = zext i9 %j_0_52 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_212"/></StgValue>
</operation>

<operation id="5249" st_id="1044" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3430" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin52:3  %add_ln46_112 = add i17 %mul_ln46_112, %zext_ln46_212

]]></Node>
<StgValue><ssdm name="add_ln46_112"/></StgValue>
</operation>

<operation id="5250" st_id="1044" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3431" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin52:4  %zext_ln46_213 = zext i17 %add_ln46_112 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_213"/></StgValue>
</operation>

<operation id="5251" st_id="1044" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3432" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin52:5  %c_t_addr_52 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_213

]]></Node>
<StgValue><ssdm name="c_t_addr_52"/></StgValue>
</operation>

<operation id="5252" st_id="1044" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3433" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin52:6  br label %107

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="5253" st_id="1044" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3473" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
i_cycle52:0  %p_wr_resp470 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_154)

]]></Node>
<StgValue><ssdm name="p_wr_resp470"/></StgValue>
</operation>

<operation id="5254" st_id="1044" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3476" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle52:3  %tmp_155 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>
</state>

<state id="1045" st_id="1045">

<operation id="5255" st_id="1045" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_52 = phi i9 [ 0, %j_cycle_begin52 ], [ %add_ln41_52, %k_cycle52 ]

]]></Node>
<StgValue><ssdm name="k_0_52"/></StgValue>
</operation>

<operation id="5256" st_id="1045" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul286 = phi i17 [ 0, %j_cycle_begin52 ], [ %add_ln44_172, %k_cycle52 ]

]]></Node>
<StgValue><ssdm name="phi_mul286"/></StgValue>
</operation>

<operation id="5257" st_id="1045" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_52 = icmp eq i9 %k_0_52, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_52"/></StgValue>
</operation>

<operation id="5258" st_id="1045" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_268 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_268"/></StgValue>
</operation>

<operation id="5259" st_id="1045" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_52 = add i9 %k_0_52, 1

]]></Node>
<StgValue><ssdm name="add_ln41_52"/></StgValue>
</operation>

<operation id="5260" st_id="1045" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_52, label %j_cycle_end52, label %k_cycle52

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="5261" st_id="1045" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3445" bw="17" op_0_bw="9">
<![CDATA[
k_cycle52:3  %zext_ln43_156 = zext i9 %k_0_52 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_156"/></StgValue>
</operation>

<operation id="5262" st_id="1045" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3446" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle52:4  %add_ln43_104 = add i17 %mul_ln46_112, %zext_ln43_156

]]></Node>
<StgValue><ssdm name="add_ln43_104"/></StgValue>
</operation>

<operation id="5263" st_id="1045" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3447" bw="31" op_0_bw="17">
<![CDATA[
k_cycle52:5  %zext_ln43_157 = zext i17 %add_ln43_104 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_157"/></StgValue>
</operation>

<operation id="5264" st_id="1045" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3448" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle52:6  %add_ln43_105 = add i31 %zext_ln43_157, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_105"/></StgValue>
</operation>

<operation id="5265" st_id="1045" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3452" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle52:10  %add_ln44_104 = add i17 %phi_mul286, %zext_ln46_212

]]></Node>
<StgValue><ssdm name="add_ln44_104"/></StgValue>
</operation>
</state>

<state id="1046" st_id="1046">

<operation id="5266" st_id="1046" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3449" bw="64" op_0_bw="31">
<![CDATA[
k_cycle52:7  %zext_ln43_158 = zext i31 %add_ln43_105 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_158"/></StgValue>
</operation>

<operation id="5267" st_id="1046" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3450" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle52:8  %gmem_addr_158 = getelementptr i32* %gmem, i64 %zext_ln43_158

]]></Node>
<StgValue><ssdm name="gmem_addr_158"/></StgValue>
</operation>

<operation id="5268" st_id="1046" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3451" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle52:9  %add_ln44_172 = add i17 %phi_mul286, 300

]]></Node>
<StgValue><ssdm name="add_ln44_172"/></StgValue>
</operation>

<operation id="5269" st_id="1046" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3453" bw="31" op_0_bw="17">
<![CDATA[
k_cycle52:11  %zext_ln44_104 = zext i17 %add_ln44_104 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_104"/></StgValue>
</operation>

<operation id="5270" st_id="1046" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3454" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle52:12  %add_ln44_105 = add i31 %zext_ln44_104, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_105"/></StgValue>
</operation>

<operation id="5271" st_id="1046" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
k_cycle52:15  %gmem_load_104_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_158, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_104_req"/></StgValue>
</operation>
</state>

<state id="1047" st_id="1047">

<operation id="5272" st_id="1047" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3455" bw="64" op_0_bw="31">
<![CDATA[
k_cycle52:13  %zext_ln44_105 = zext i31 %add_ln44_105 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_105"/></StgValue>
</operation>

<operation id="5273" st_id="1047" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3456" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle52:14  %gmem_addr_159 = getelementptr i32* %gmem, i64 %zext_ln44_105

]]></Node>
<StgValue><ssdm name="gmem_addr_159"/></StgValue>
</operation>

<operation id="5274" st_id="1047" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
k_cycle52:15  %gmem_load_104_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_158, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_104_req"/></StgValue>
</operation>

<operation id="5275" st_id="1047" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3459" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
k_cycle52:17  %gmem_load_105_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_159, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_105_req"/></StgValue>
</operation>
</state>

<state id="1048" st_id="1048">

<operation id="5276" st_id="1048" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
k_cycle52:15  %gmem_load_104_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_158, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_104_req"/></StgValue>
</operation>

<operation id="5277" st_id="1048" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3459" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
k_cycle52:17  %gmem_load_105_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_159, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_105_req"/></StgValue>
</operation>
</state>

<state id="1049" st_id="1049">

<operation id="5278" st_id="1049" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
k_cycle52:15  %gmem_load_104_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_158, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_104_req"/></StgValue>
</operation>

<operation id="5279" st_id="1049" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3459" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
k_cycle52:17  %gmem_load_105_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_159, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_105_req"/></StgValue>
</operation>
</state>

<state id="1050" st_id="1050">

<operation id="5280" st_id="1050" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
k_cycle52:15  %gmem_load_104_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_158, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_104_req"/></StgValue>
</operation>

<operation id="5281" st_id="1050" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3459" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
k_cycle52:17  %gmem_load_105_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_159, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_105_req"/></StgValue>
</operation>
</state>

<state id="1051" st_id="1051">

<operation id="5282" st_id="1051" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
k_cycle52:15  %gmem_load_104_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_158, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_104_req"/></StgValue>
</operation>

<operation id="5283" st_id="1051" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3459" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
k_cycle52:17  %gmem_load_105_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_159, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_105_req"/></StgValue>
</operation>
</state>

<state id="1052" st_id="1052">

<operation id="5284" st_id="1052" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
k_cycle52:15  %gmem_load_104_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_158, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_104_req"/></StgValue>
</operation>

<operation id="5285" st_id="1052" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3459" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
k_cycle52:17  %gmem_load_105_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_159, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_105_req"/></StgValue>
</operation>
</state>

<state id="1053" st_id="1053">

<operation id="5286" st_id="1053" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3458" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle52:16  %gmem_addr_158_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_158)

]]></Node>
<StgValue><ssdm name="gmem_addr_158_read"/></StgValue>
</operation>

<operation id="5287" st_id="1053" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3459" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
k_cycle52:17  %gmem_load_105_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_159, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_105_req"/></StgValue>
</operation>
</state>

<state id="1054" st_id="1054">

<operation id="5288" st_id="1054" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3460" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle52:18  %gmem_addr_159_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_159)

]]></Node>
<StgValue><ssdm name="gmem_addr_159_read"/></StgValue>
</operation>
</state>

<state id="1055" st_id="1055">

<operation id="5289" st_id="1055" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle52:19  %mul_ln46_52 = mul nsw i32 %gmem_addr_159_read, %gmem_addr_158_read

]]></Node>
<StgValue><ssdm name="mul_ln46_52"/></StgValue>
</operation>

<operation id="5290" st_id="1055" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3462" bw="32" op_0_bw="17">
<![CDATA[
k_cycle52:20  %c_t_load_112 = load i32* %c_t_addr_52, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_112"/></StgValue>
</operation>
</state>

<state id="1056" st_id="1056">

<operation id="5291" st_id="1056" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3442" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle52:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="5292" st_id="1056" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3443" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle52:1  %tmp_160 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="5293" st_id="1056" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3444" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle52:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="5294" st_id="1056" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3462" bw="32" op_0_bw="17">
<![CDATA[
k_cycle52:20  %c_t_load_112 = load i32* %c_t_addr_52, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_112"/></StgValue>
</operation>

<operation id="5295" st_id="1056" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle52:21  %add_ln46_52 = add nsw i32 %mul_ln46_52, %c_t_load_112

]]></Node>
<StgValue><ssdm name="add_ln46_52"/></StgValue>
</operation>

<operation id="5296" st_id="1056" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3464" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle52:22  store i32 %add_ln46_52, i32* %c_t_addr_52, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="5297" st_id="1056" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3465" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle52:23  %empty_269 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_160) nounwind

]]></Node>
<StgValue><ssdm name="empty_269"/></StgValue>
</operation>

<operation id="5298" st_id="1056" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3466" bw="0" op_0_bw="0">
<![CDATA[
k_cycle52:24  br label %107

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="1057" st_id="1057">

<operation id="5299" st_id="1057" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end52:0  %c_t_load_52 = load i32* %c_t_addr_52, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_52"/></StgValue>
</operation>
</state>

<state id="1058" st_id="1058">

<operation id="5300" st_id="1058" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end52:0  %c_t_load_52 = load i32* %c_t_addr_52, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_52"/></StgValue>
</operation>
</state>

<state id="1059" st_id="1059">

<operation id="5301" st_id="1059" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
j_cycle_end52:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_154, i32 %c_t_load_52, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="5302" st_id="1059" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3470" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end52:2  %empty_267 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_156) nounwind

]]></Node>
<StgValue><ssdm name="empty_267"/></StgValue>
</operation>

<operation id="5303" st_id="1059" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end52:3  br label %106

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="1060" st_id="1060">

<operation id="5304" st_id="1060" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
i_cycle52:0  %p_wr_resp470 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_154)

]]></Node>
<StgValue><ssdm name="p_wr_resp470"/></StgValue>
</operation>
</state>

<state id="1061" st_id="1061">

<operation id="5305" st_id="1061" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
i_cycle52:0  %p_wr_resp470 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_154)

]]></Node>
<StgValue><ssdm name="p_wr_resp470"/></StgValue>
</operation>

<operation id="5306" st_id="1061" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3475" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle52:2  %add_ln36_49 = add i9 %i_0_0, 53

]]></Node>
<StgValue><ssdm name="add_ln36_49"/></StgValue>
</operation>
</state>

<state id="1062" st_id="1062">

<operation id="5307" st_id="1062" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
i_cycle52:0  %p_wr_resp470 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_154)

]]></Node>
<StgValue><ssdm name="p_wr_resp470"/></StgValue>
</operation>

<operation id="5308" st_id="1062" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="17" op_0_bw="9">
<![CDATA[
i_cycle52:4  %zext_ln46_210 = zext i9 %add_ln36_49 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_210"/></StgValue>
</operation>

<operation id="5309" st_id="1062" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle52:5  %mul_ln46_113 = mul i17 %zext_ln46_210, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_113"/></StgValue>
</operation>

<operation id="5310" st_id="1062" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="31" op_0_bw="17">
<![CDATA[
i_cycle52:6  %zext_ln46_211 = zext i17 %mul_ln46_113 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_211"/></StgValue>
</operation>

<operation id="5311" st_id="1062" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle52:7  %add_ln49_53 = add i31 %zext_ln46_211, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_53"/></StgValue>
</operation>
</state>

<state id="1063" st_id="1063">

<operation id="5312" st_id="1063" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1">
<![CDATA[
i_cycle52:0  %p_wr_resp470 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_154)

]]></Node>
<StgValue><ssdm name="p_wr_resp470"/></StgValue>
</operation>

<operation id="5313" st_id="1063" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle52:1  %empty_265 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_152) nounwind

]]></Node>
<StgValue><ssdm name="empty_265"/></StgValue>
</operation>

<operation id="5314" st_id="1063" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3481" bw="64" op_0_bw="31">
<![CDATA[
i_cycle52:8  %zext_ln49_53 = zext i31 %add_ln49_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_53"/></StgValue>
</operation>

<operation id="5315" st_id="1063" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3482" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle52:9  %gmem_addr_157 = getelementptr i32* %gmem, i64 %zext_ln49_53

]]></Node>
<StgValue><ssdm name="gmem_addr_157"/></StgValue>
</operation>

<operation id="5316" st_id="1063" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
i_cycle52:10  %p_wr_req471 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_157, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req471"/></StgValue>
</operation>

<operation id="5317" st_id="1063" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="0" op_0_bw="0">
<![CDATA[
i_cycle52:11  br label %108

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="1064" st_id="1064">

<operation id="5318" st_id="1064" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_53 = phi i9 [ 0, %i_cycle52 ], [ %add_ln39_53, %j_cycle_end53 ]

]]></Node>
<StgValue><ssdm name="j_0_53"/></StgValue>
</operation>

<operation id="5319" st_id="1064" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3487" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_53 = icmp eq i9 %j_0_53, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_53"/></StgValue>
</operation>

<operation id="5320" st_id="1064" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3488" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_271 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_271"/></StgValue>
</operation>

<operation id="5321" st_id="1064" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_53 = add i9 %j_0_53, 1

]]></Node>
<StgValue><ssdm name="add_ln39_53"/></StgValue>
</operation>

<operation id="5322" st_id="1064" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_53, label %i_cycle53, label %j_cycle_begin53

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="5323" st_id="1064" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3492" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin53:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="5324" st_id="1064" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3493" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin53:1  %tmp_159 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="5325" st_id="1064" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3494" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin53:2  %zext_ln46_216 = zext i9 %j_0_53 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_216"/></StgValue>
</operation>

<operation id="5326" st_id="1064" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3495" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin53:3  %add_ln46_113 = add i17 %mul_ln46_113, %zext_ln46_216

]]></Node>
<StgValue><ssdm name="add_ln46_113"/></StgValue>
</operation>

<operation id="5327" st_id="1064" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3496" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin53:4  %zext_ln46_217 = zext i17 %add_ln46_113 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_217"/></StgValue>
</operation>

<operation id="5328" st_id="1064" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3497" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin53:5  %c_t_addr_53 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_217

]]></Node>
<StgValue><ssdm name="c_t_addr_53"/></StgValue>
</operation>

<operation id="5329" st_id="1064" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3498" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin53:6  br label %109

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="5330" st_id="1064" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3538" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
i_cycle53:0  %p_wr_resp472 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_157)

]]></Node>
<StgValue><ssdm name="p_wr_resp472"/></StgValue>
</operation>

<operation id="5331" st_id="1064" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3541" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle53:3  %tmp_158 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>
</state>

<state id="1065" st_id="1065">

<operation id="5332" st_id="1065" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3500" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_53 = phi i9 [ 0, %j_cycle_begin53 ], [ %add_ln41_53, %k_cycle53 ]

]]></Node>
<StgValue><ssdm name="k_0_53"/></StgValue>
</operation>

<operation id="5333" st_id="1065" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul288 = phi i17 [ 0, %j_cycle_begin53 ], [ %add_ln44_173, %k_cycle53 ]

]]></Node>
<StgValue><ssdm name="phi_mul288"/></StgValue>
</operation>

<operation id="5334" st_id="1065" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3502" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_53 = icmp eq i9 %k_0_53, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_53"/></StgValue>
</operation>

<operation id="5335" st_id="1065" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3503" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_273 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_273"/></StgValue>
</operation>

<operation id="5336" st_id="1065" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_53 = add i9 %k_0_53, 1

]]></Node>
<StgValue><ssdm name="add_ln41_53"/></StgValue>
</operation>

<operation id="5337" st_id="1065" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_53, label %j_cycle_end53, label %k_cycle53

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="5338" st_id="1065" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3510" bw="17" op_0_bw="9">
<![CDATA[
k_cycle53:3  %zext_ln43_159 = zext i9 %k_0_53 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_159"/></StgValue>
</operation>

<operation id="5339" st_id="1065" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3511" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle53:4  %add_ln43_106 = add i17 %mul_ln46_113, %zext_ln43_159

]]></Node>
<StgValue><ssdm name="add_ln43_106"/></StgValue>
</operation>

<operation id="5340" st_id="1065" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3512" bw="31" op_0_bw="17">
<![CDATA[
k_cycle53:5  %zext_ln43_160 = zext i17 %add_ln43_106 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_160"/></StgValue>
</operation>

<operation id="5341" st_id="1065" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3513" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle53:6  %add_ln43_107 = add i31 %zext_ln43_160, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_107"/></StgValue>
</operation>

<operation id="5342" st_id="1065" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3517" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle53:10  %add_ln44_106 = add i17 %phi_mul288, %zext_ln46_216

]]></Node>
<StgValue><ssdm name="add_ln44_106"/></StgValue>
</operation>
</state>

<state id="1066" st_id="1066">

<operation id="5343" st_id="1066" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3514" bw="64" op_0_bw="31">
<![CDATA[
k_cycle53:7  %zext_ln43_161 = zext i31 %add_ln43_107 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_161"/></StgValue>
</operation>

<operation id="5344" st_id="1066" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3515" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle53:8  %gmem_addr_161 = getelementptr i32* %gmem, i64 %zext_ln43_161

]]></Node>
<StgValue><ssdm name="gmem_addr_161"/></StgValue>
</operation>

<operation id="5345" st_id="1066" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3516" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle53:9  %add_ln44_173 = add i17 %phi_mul288, 300

]]></Node>
<StgValue><ssdm name="add_ln44_173"/></StgValue>
</operation>

<operation id="5346" st_id="1066" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3518" bw="31" op_0_bw="17">
<![CDATA[
k_cycle53:11  %zext_ln44_106 = zext i17 %add_ln44_106 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_106"/></StgValue>
</operation>

<operation id="5347" st_id="1066" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3519" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle53:12  %add_ln44_107 = add i31 %zext_ln44_106, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_107"/></StgValue>
</operation>

<operation id="5348" st_id="1066" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3522" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
k_cycle53:15  %gmem_load_106_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_161, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_106_req"/></StgValue>
</operation>
</state>

<state id="1067" st_id="1067">

<operation id="5349" st_id="1067" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3520" bw="64" op_0_bw="31">
<![CDATA[
k_cycle53:13  %zext_ln44_107 = zext i31 %add_ln44_107 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_107"/></StgValue>
</operation>

<operation id="5350" st_id="1067" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3521" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle53:14  %gmem_addr_162 = getelementptr i32* %gmem, i64 %zext_ln44_107

]]></Node>
<StgValue><ssdm name="gmem_addr_162"/></StgValue>
</operation>

<operation id="5351" st_id="1067" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3522" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
k_cycle53:15  %gmem_load_106_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_161, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_106_req"/></StgValue>
</operation>

<operation id="5352" st_id="1067" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
k_cycle53:17  %gmem_load_107_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_162, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_107_req"/></StgValue>
</operation>
</state>

<state id="1068" st_id="1068">

<operation id="5353" st_id="1068" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3522" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
k_cycle53:15  %gmem_load_106_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_161, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_106_req"/></StgValue>
</operation>

<operation id="5354" st_id="1068" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
k_cycle53:17  %gmem_load_107_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_162, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_107_req"/></StgValue>
</operation>
</state>

<state id="1069" st_id="1069">

<operation id="5355" st_id="1069" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3522" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
k_cycle53:15  %gmem_load_106_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_161, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_106_req"/></StgValue>
</operation>

<operation id="5356" st_id="1069" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
k_cycle53:17  %gmem_load_107_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_162, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_107_req"/></StgValue>
</operation>
</state>

<state id="1070" st_id="1070">

<operation id="5357" st_id="1070" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3522" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
k_cycle53:15  %gmem_load_106_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_161, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_106_req"/></StgValue>
</operation>

<operation id="5358" st_id="1070" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
k_cycle53:17  %gmem_load_107_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_162, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_107_req"/></StgValue>
</operation>
</state>

<state id="1071" st_id="1071">

<operation id="5359" st_id="1071" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3522" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
k_cycle53:15  %gmem_load_106_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_161, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_106_req"/></StgValue>
</operation>

<operation id="5360" st_id="1071" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
k_cycle53:17  %gmem_load_107_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_162, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_107_req"/></StgValue>
</operation>
</state>

<state id="1072" st_id="1072">

<operation id="5361" st_id="1072" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3522" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
k_cycle53:15  %gmem_load_106_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_161, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_106_req"/></StgValue>
</operation>

<operation id="5362" st_id="1072" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
k_cycle53:17  %gmem_load_107_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_162, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_107_req"/></StgValue>
</operation>
</state>

<state id="1073" st_id="1073">

<operation id="5363" st_id="1073" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3523" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle53:16  %gmem_addr_161_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_161)

]]></Node>
<StgValue><ssdm name="gmem_addr_161_read"/></StgValue>
</operation>

<operation id="5364" st_id="1073" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
k_cycle53:17  %gmem_load_107_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_162, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_107_req"/></StgValue>
</operation>
</state>

<state id="1074" st_id="1074">

<operation id="5365" st_id="1074" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3525" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle53:18  %gmem_addr_162_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_162)

]]></Node>
<StgValue><ssdm name="gmem_addr_162_read"/></StgValue>
</operation>
</state>

<state id="1075" st_id="1075">

<operation id="5366" st_id="1075" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle53:19  %mul_ln46_53 = mul nsw i32 %gmem_addr_162_read, %gmem_addr_161_read

]]></Node>
<StgValue><ssdm name="mul_ln46_53"/></StgValue>
</operation>

<operation id="5367" st_id="1075" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3527" bw="32" op_0_bw="17">
<![CDATA[
k_cycle53:20  %c_t_load_113 = load i32* %c_t_addr_53, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_113"/></StgValue>
</operation>
</state>

<state id="1076" st_id="1076">

<operation id="5368" st_id="1076" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3507" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle53:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="5369" st_id="1076" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3508" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle53:1  %tmp_163 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="5370" st_id="1076" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3509" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle53:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="5371" st_id="1076" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3527" bw="32" op_0_bw="17">
<![CDATA[
k_cycle53:20  %c_t_load_113 = load i32* %c_t_addr_53, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_113"/></StgValue>
</operation>

<operation id="5372" st_id="1076" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle53:21  %add_ln46_53 = add nsw i32 %mul_ln46_53, %c_t_load_113

]]></Node>
<StgValue><ssdm name="add_ln46_53"/></StgValue>
</operation>

<operation id="5373" st_id="1076" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3529" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle53:22  store i32 %add_ln46_53, i32* %c_t_addr_53, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="5374" st_id="1076" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3530" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle53:23  %empty_274 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_163) nounwind

]]></Node>
<StgValue><ssdm name="empty_274"/></StgValue>
</operation>

<operation id="5375" st_id="1076" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3531" bw="0" op_0_bw="0">
<![CDATA[
k_cycle53:24  br label %109

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="1077" st_id="1077">

<operation id="5376" st_id="1077" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end53:0  %c_t_load_53 = load i32* %c_t_addr_53, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_53"/></StgValue>
</operation>
</state>

<state id="1078" st_id="1078">

<operation id="5377" st_id="1078" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end53:0  %c_t_load_53 = load i32* %c_t_addr_53, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_53"/></StgValue>
</operation>
</state>

<state id="1079" st_id="1079">

<operation id="5378" st_id="1079" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
j_cycle_end53:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_157, i32 %c_t_load_53, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="5379" st_id="1079" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3535" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end53:2  %empty_272 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_159) nounwind

]]></Node>
<StgValue><ssdm name="empty_272"/></StgValue>
</operation>

<operation id="5380" st_id="1079" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end53:3  br label %108

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="1080" st_id="1080">

<operation id="5381" st_id="1080" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
i_cycle53:0  %p_wr_resp472 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_157)

]]></Node>
<StgValue><ssdm name="p_wr_resp472"/></StgValue>
</operation>
</state>

<state id="1081" st_id="1081">

<operation id="5382" st_id="1081" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
i_cycle53:0  %p_wr_resp472 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_157)

]]></Node>
<StgValue><ssdm name="p_wr_resp472"/></StgValue>
</operation>

<operation id="5383" st_id="1081" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle53:2  %add_ln36_50 = add i9 %i_0_0, 54

]]></Node>
<StgValue><ssdm name="add_ln36_50"/></StgValue>
</operation>
</state>

<state id="1082" st_id="1082">

<operation id="5384" st_id="1082" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
i_cycle53:0  %p_wr_resp472 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_157)

]]></Node>
<StgValue><ssdm name="p_wr_resp472"/></StgValue>
</operation>

<operation id="5385" st_id="1082" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="17" op_0_bw="9">
<![CDATA[
i_cycle53:4  %zext_ln46_214 = zext i9 %add_ln36_50 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_214"/></StgValue>
</operation>

<operation id="5386" st_id="1082" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle53:5  %mul_ln46_114 = mul i17 %zext_ln46_214, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_114"/></StgValue>
</operation>

<operation id="5387" st_id="1082" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="31" op_0_bw="17">
<![CDATA[
i_cycle53:6  %zext_ln46_215 = zext i17 %mul_ln46_114 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_215"/></StgValue>
</operation>

<operation id="5388" st_id="1082" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle53:7  %add_ln49_54 = add i31 %zext_ln46_215, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_54"/></StgValue>
</operation>
</state>

<state id="1083" st_id="1083">

<operation id="5389" st_id="1083" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1">
<![CDATA[
i_cycle53:0  %p_wr_resp472 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_157)

]]></Node>
<StgValue><ssdm name="p_wr_resp472"/></StgValue>
</operation>

<operation id="5390" st_id="1083" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle53:1  %empty_270 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_155) nounwind

]]></Node>
<StgValue><ssdm name="empty_270"/></StgValue>
</operation>

<operation id="5391" st_id="1083" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="64" op_0_bw="31">
<![CDATA[
i_cycle53:8  %zext_ln49_54 = zext i31 %add_ln49_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_54"/></StgValue>
</operation>

<operation id="5392" st_id="1083" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle53:9  %gmem_addr_160 = getelementptr i32* %gmem, i64 %zext_ln49_54

]]></Node>
<StgValue><ssdm name="gmem_addr_160"/></StgValue>
</operation>

<operation id="5393" st_id="1083" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
i_cycle53:10  %p_wr_req473 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_160, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req473"/></StgValue>
</operation>

<operation id="5394" st_id="1083" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="0" op_0_bw="0">
<![CDATA[
i_cycle53:11  br label %110

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="1084" st_id="1084">

<operation id="5395" st_id="1084" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3551" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_54 = phi i9 [ 0, %i_cycle53 ], [ %add_ln39_54, %j_cycle_end54 ]

]]></Node>
<StgValue><ssdm name="j_0_54"/></StgValue>
</operation>

<operation id="5396" st_id="1084" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_54 = icmp eq i9 %j_0_54, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_54"/></StgValue>
</operation>

<operation id="5397" st_id="1084" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_276 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_276"/></StgValue>
</operation>

<operation id="5398" st_id="1084" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_54 = add i9 %j_0_54, 1

]]></Node>
<StgValue><ssdm name="add_ln39_54"/></StgValue>
</operation>

<operation id="5399" st_id="1084" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_54, label %i_cycle54, label %j_cycle_begin54

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="5400" st_id="1084" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3557" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin54:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="5401" st_id="1084" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3558" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin54:1  %tmp_162 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="5402" st_id="1084" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3559" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin54:2  %zext_ln46_220 = zext i9 %j_0_54 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_220"/></StgValue>
</operation>

<operation id="5403" st_id="1084" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3560" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin54:3  %add_ln46_114 = add i17 %mul_ln46_114, %zext_ln46_220

]]></Node>
<StgValue><ssdm name="add_ln46_114"/></StgValue>
</operation>

<operation id="5404" st_id="1084" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3561" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin54:4  %zext_ln46_221 = zext i17 %add_ln46_114 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_221"/></StgValue>
</operation>

<operation id="5405" st_id="1084" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3562" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin54:5  %c_t_addr_54 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_221

]]></Node>
<StgValue><ssdm name="c_t_addr_54"/></StgValue>
</operation>

<operation id="5406" st_id="1084" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3563" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin54:6  br label %111

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="5407" st_id="1084" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3603" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
i_cycle54:0  %p_wr_resp474 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_160)

]]></Node>
<StgValue><ssdm name="p_wr_resp474"/></StgValue>
</operation>

<operation id="5408" st_id="1084" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3606" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle54:3  %tmp_161 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>
</state>

<state id="1085" st_id="1085">

<operation id="5409" st_id="1085" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_54 = phi i9 [ 0, %j_cycle_begin54 ], [ %add_ln41_54, %k_cycle54 ]

]]></Node>
<StgValue><ssdm name="k_0_54"/></StgValue>
</operation>

<operation id="5410" st_id="1085" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul290 = phi i17 [ 0, %j_cycle_begin54 ], [ %add_ln44_174, %k_cycle54 ]

]]></Node>
<StgValue><ssdm name="phi_mul290"/></StgValue>
</operation>

<operation id="5411" st_id="1085" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_54 = icmp eq i9 %k_0_54, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_54"/></StgValue>
</operation>

<operation id="5412" st_id="1085" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_278 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_278"/></StgValue>
</operation>

<operation id="5413" st_id="1085" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_54 = add i9 %k_0_54, 1

]]></Node>
<StgValue><ssdm name="add_ln41_54"/></StgValue>
</operation>

<operation id="5414" st_id="1085" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_54, label %j_cycle_end54, label %k_cycle54

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="5415" st_id="1085" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3575" bw="17" op_0_bw="9">
<![CDATA[
k_cycle54:3  %zext_ln43_162 = zext i9 %k_0_54 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_162"/></StgValue>
</operation>

<operation id="5416" st_id="1085" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3576" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle54:4  %add_ln43_108 = add i17 %mul_ln46_114, %zext_ln43_162

]]></Node>
<StgValue><ssdm name="add_ln43_108"/></StgValue>
</operation>

<operation id="5417" st_id="1085" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3577" bw="31" op_0_bw="17">
<![CDATA[
k_cycle54:5  %zext_ln43_163 = zext i17 %add_ln43_108 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_163"/></StgValue>
</operation>

<operation id="5418" st_id="1085" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3578" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle54:6  %add_ln43_109 = add i31 %zext_ln43_163, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_109"/></StgValue>
</operation>

<operation id="5419" st_id="1085" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3582" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle54:10  %add_ln44_108 = add i17 %phi_mul290, %zext_ln46_220

]]></Node>
<StgValue><ssdm name="add_ln44_108"/></StgValue>
</operation>
</state>

<state id="1086" st_id="1086">

<operation id="5420" st_id="1086" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3579" bw="64" op_0_bw="31">
<![CDATA[
k_cycle54:7  %zext_ln43_164 = zext i31 %add_ln43_109 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_164"/></StgValue>
</operation>

<operation id="5421" st_id="1086" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3580" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle54:8  %gmem_addr_164 = getelementptr i32* %gmem, i64 %zext_ln43_164

]]></Node>
<StgValue><ssdm name="gmem_addr_164"/></StgValue>
</operation>

<operation id="5422" st_id="1086" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3581" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle54:9  %add_ln44_174 = add i17 %phi_mul290, 300

]]></Node>
<StgValue><ssdm name="add_ln44_174"/></StgValue>
</operation>

<operation id="5423" st_id="1086" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3583" bw="31" op_0_bw="17">
<![CDATA[
k_cycle54:11  %zext_ln44_108 = zext i17 %add_ln44_108 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_108"/></StgValue>
</operation>

<operation id="5424" st_id="1086" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3584" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle54:12  %add_ln44_109 = add i31 %zext_ln44_108, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_109"/></StgValue>
</operation>

<operation id="5425" st_id="1086" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3587" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
k_cycle54:15  %gmem_load_108_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_164, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_108_req"/></StgValue>
</operation>
</state>

<state id="1087" st_id="1087">

<operation id="5426" st_id="1087" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="31">
<![CDATA[
k_cycle54:13  %zext_ln44_109 = zext i31 %add_ln44_109 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_109"/></StgValue>
</operation>

<operation id="5427" st_id="1087" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3586" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle54:14  %gmem_addr_165 = getelementptr i32* %gmem, i64 %zext_ln44_109

]]></Node>
<StgValue><ssdm name="gmem_addr_165"/></StgValue>
</operation>

<operation id="5428" st_id="1087" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3587" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
k_cycle54:15  %gmem_load_108_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_164, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_108_req"/></StgValue>
</operation>

<operation id="5429" st_id="1087" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3589" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
k_cycle54:17  %gmem_load_109_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_165, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_109_req"/></StgValue>
</operation>
</state>

<state id="1088" st_id="1088">

<operation id="5430" st_id="1088" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3587" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
k_cycle54:15  %gmem_load_108_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_164, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_108_req"/></StgValue>
</operation>

<operation id="5431" st_id="1088" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3589" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
k_cycle54:17  %gmem_load_109_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_165, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_109_req"/></StgValue>
</operation>
</state>

<state id="1089" st_id="1089">

<operation id="5432" st_id="1089" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3587" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
k_cycle54:15  %gmem_load_108_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_164, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_108_req"/></StgValue>
</operation>

<operation id="5433" st_id="1089" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3589" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
k_cycle54:17  %gmem_load_109_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_165, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_109_req"/></StgValue>
</operation>
</state>

<state id="1090" st_id="1090">

<operation id="5434" st_id="1090" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3587" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
k_cycle54:15  %gmem_load_108_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_164, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_108_req"/></StgValue>
</operation>

<operation id="5435" st_id="1090" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3589" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
k_cycle54:17  %gmem_load_109_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_165, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_109_req"/></StgValue>
</operation>
</state>

<state id="1091" st_id="1091">

<operation id="5436" st_id="1091" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3587" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
k_cycle54:15  %gmem_load_108_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_164, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_108_req"/></StgValue>
</operation>

<operation id="5437" st_id="1091" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3589" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
k_cycle54:17  %gmem_load_109_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_165, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_109_req"/></StgValue>
</operation>
</state>

<state id="1092" st_id="1092">

<operation id="5438" st_id="1092" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3587" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
k_cycle54:15  %gmem_load_108_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_164, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_108_req"/></StgValue>
</operation>

<operation id="5439" st_id="1092" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3589" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
k_cycle54:17  %gmem_load_109_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_165, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_109_req"/></StgValue>
</operation>
</state>

<state id="1093" st_id="1093">

<operation id="5440" st_id="1093" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3588" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle54:16  %gmem_addr_164_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_164)

]]></Node>
<StgValue><ssdm name="gmem_addr_164_read"/></StgValue>
</operation>

<operation id="5441" st_id="1093" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3589" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
k_cycle54:17  %gmem_load_109_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_165, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_109_req"/></StgValue>
</operation>
</state>

<state id="1094" st_id="1094">

<operation id="5442" st_id="1094" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3590" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle54:18  %gmem_addr_165_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_165)

]]></Node>
<StgValue><ssdm name="gmem_addr_165_read"/></StgValue>
</operation>
</state>

<state id="1095" st_id="1095">

<operation id="5443" st_id="1095" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle54:19  %mul_ln46_54 = mul nsw i32 %gmem_addr_165_read, %gmem_addr_164_read

]]></Node>
<StgValue><ssdm name="mul_ln46_54"/></StgValue>
</operation>

<operation id="5444" st_id="1095" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3592" bw="32" op_0_bw="17">
<![CDATA[
k_cycle54:20  %c_t_load_114 = load i32* %c_t_addr_54, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_114"/></StgValue>
</operation>
</state>

<state id="1096" st_id="1096">

<operation id="5445" st_id="1096" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3572" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle54:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="5446" st_id="1096" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3573" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle54:1  %tmp_166 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="5447" st_id="1096" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3574" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle54:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="5448" st_id="1096" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3592" bw="32" op_0_bw="17">
<![CDATA[
k_cycle54:20  %c_t_load_114 = load i32* %c_t_addr_54, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_114"/></StgValue>
</operation>

<operation id="5449" st_id="1096" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle54:21  %add_ln46_54 = add nsw i32 %mul_ln46_54, %c_t_load_114

]]></Node>
<StgValue><ssdm name="add_ln46_54"/></StgValue>
</operation>

<operation id="5450" st_id="1096" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3594" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle54:22  store i32 %add_ln46_54, i32* %c_t_addr_54, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="5451" st_id="1096" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3595" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle54:23  %empty_279 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_166) nounwind

]]></Node>
<StgValue><ssdm name="empty_279"/></StgValue>
</operation>

<operation id="5452" st_id="1096" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3596" bw="0" op_0_bw="0">
<![CDATA[
k_cycle54:24  br label %111

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="1097" st_id="1097">

<operation id="5453" st_id="1097" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end54:0  %c_t_load_54 = load i32* %c_t_addr_54, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_54"/></StgValue>
</operation>
</state>

<state id="1098" st_id="1098">

<operation id="5454" st_id="1098" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end54:0  %c_t_load_54 = load i32* %c_t_addr_54, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_54"/></StgValue>
</operation>
</state>

<state id="1099" st_id="1099">

<operation id="5455" st_id="1099" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
j_cycle_end54:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_160, i32 %c_t_load_54, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="5456" st_id="1099" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end54:2  %empty_277 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_162) nounwind

]]></Node>
<StgValue><ssdm name="empty_277"/></StgValue>
</operation>

<operation id="5457" st_id="1099" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3601" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end54:3  br label %110

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="1100" st_id="1100">

<operation id="5458" st_id="1100" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
i_cycle54:0  %p_wr_resp474 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_160)

]]></Node>
<StgValue><ssdm name="p_wr_resp474"/></StgValue>
</operation>
</state>

<state id="1101" st_id="1101">

<operation id="5459" st_id="1101" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
i_cycle54:0  %p_wr_resp474 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_160)

]]></Node>
<StgValue><ssdm name="p_wr_resp474"/></StgValue>
</operation>

<operation id="5460" st_id="1101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3605" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle54:2  %add_ln36_51 = add i9 %i_0_0, 55

]]></Node>
<StgValue><ssdm name="add_ln36_51"/></StgValue>
</operation>
</state>

<state id="1102" st_id="1102">

<operation id="5461" st_id="1102" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
i_cycle54:0  %p_wr_resp474 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_160)

]]></Node>
<StgValue><ssdm name="p_wr_resp474"/></StgValue>
</operation>

<operation id="5462" st_id="1102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3607" bw="17" op_0_bw="9">
<![CDATA[
i_cycle54:4  %zext_ln46_218 = zext i9 %add_ln36_51 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_218"/></StgValue>
</operation>

<operation id="5463" st_id="1102" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle54:5  %mul_ln46_115 = mul i17 %zext_ln46_218, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_115"/></StgValue>
</operation>

<operation id="5464" st_id="1102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="31" op_0_bw="17">
<![CDATA[
i_cycle54:6  %zext_ln46_219 = zext i17 %mul_ln46_115 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_219"/></StgValue>
</operation>

<operation id="5465" st_id="1102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3610" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle54:7  %add_ln49_55 = add i31 %zext_ln46_219, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_55"/></StgValue>
</operation>
</state>

<state id="1103" st_id="1103">

<operation id="5466" st_id="1103" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1">
<![CDATA[
i_cycle54:0  %p_wr_resp474 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_160)

]]></Node>
<StgValue><ssdm name="p_wr_resp474"/></StgValue>
</operation>

<operation id="5467" st_id="1103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3604" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle54:1  %empty_275 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_158) nounwind

]]></Node>
<StgValue><ssdm name="empty_275"/></StgValue>
</operation>

<operation id="5468" st_id="1103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3611" bw="64" op_0_bw="31">
<![CDATA[
i_cycle54:8  %zext_ln49_55 = zext i31 %add_ln49_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_55"/></StgValue>
</operation>

<operation id="5469" st_id="1103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle54:9  %gmem_addr_163 = getelementptr i32* %gmem, i64 %zext_ln49_55

]]></Node>
<StgValue><ssdm name="gmem_addr_163"/></StgValue>
</operation>

<operation id="5470" st_id="1103" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
i_cycle54:10  %p_wr_req475 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_163, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req475"/></StgValue>
</operation>

<operation id="5471" st_id="1103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3614" bw="0" op_0_bw="0">
<![CDATA[
i_cycle54:11  br label %112

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="1104" st_id="1104">

<operation id="5472" st_id="1104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3616" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_55 = phi i9 [ 0, %i_cycle54 ], [ %add_ln39_55, %j_cycle_end55 ]

]]></Node>
<StgValue><ssdm name="j_0_55"/></StgValue>
</operation>

<operation id="5473" st_id="1104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3617" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_55 = icmp eq i9 %j_0_55, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_55"/></StgValue>
</operation>

<operation id="5474" st_id="1104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_281 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_281"/></StgValue>
</operation>

<operation id="5475" st_id="1104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3619" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_55 = add i9 %j_0_55, 1

]]></Node>
<StgValue><ssdm name="add_ln39_55"/></StgValue>
</operation>

<operation id="5476" st_id="1104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3620" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_55, label %i_cycle55, label %j_cycle_begin55

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="5477" st_id="1104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3622" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin55:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="5478" st_id="1104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3623" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin55:1  %tmp_165 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="5479" st_id="1104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3624" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin55:2  %zext_ln46_224 = zext i9 %j_0_55 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_224"/></StgValue>
</operation>

<operation id="5480" st_id="1104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3625" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin55:3  %add_ln46_115 = add i17 %mul_ln46_115, %zext_ln46_224

]]></Node>
<StgValue><ssdm name="add_ln46_115"/></StgValue>
</operation>

<operation id="5481" st_id="1104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3626" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin55:4  %zext_ln46_225 = zext i17 %add_ln46_115 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_225"/></StgValue>
</operation>

<operation id="5482" st_id="1104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3627" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin55:5  %c_t_addr_55 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_225

]]></Node>
<StgValue><ssdm name="c_t_addr_55"/></StgValue>
</operation>

<operation id="5483" st_id="1104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3628" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin55:6  br label %113

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="5484" st_id="1104" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3668" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
i_cycle55:0  %p_wr_resp476 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_163)

]]></Node>
<StgValue><ssdm name="p_wr_resp476"/></StgValue>
</operation>

<operation id="5485" st_id="1104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3671" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle55:3  %tmp_164 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>
</state>

<state id="1105" st_id="1105">

<operation id="5486" st_id="1105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_55 = phi i9 [ 0, %j_cycle_begin55 ], [ %add_ln41_55, %k_cycle55 ]

]]></Node>
<StgValue><ssdm name="k_0_55"/></StgValue>
</operation>

<operation id="5487" st_id="1105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3631" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul292 = phi i17 [ 0, %j_cycle_begin55 ], [ %add_ln44_175, %k_cycle55 ]

]]></Node>
<StgValue><ssdm name="phi_mul292"/></StgValue>
</operation>

<operation id="5488" st_id="1105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3632" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_55 = icmp eq i9 %k_0_55, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_55"/></StgValue>
</operation>

<operation id="5489" st_id="1105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_283 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_283"/></StgValue>
</operation>

<operation id="5490" st_id="1105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_55 = add i9 %k_0_55, 1

]]></Node>
<StgValue><ssdm name="add_ln41_55"/></StgValue>
</operation>

<operation id="5491" st_id="1105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3635" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_55, label %j_cycle_end55, label %k_cycle55

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="5492" st_id="1105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3640" bw="17" op_0_bw="9">
<![CDATA[
k_cycle55:3  %zext_ln43_165 = zext i9 %k_0_55 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_165"/></StgValue>
</operation>

<operation id="5493" st_id="1105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3641" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle55:4  %add_ln43_110 = add i17 %mul_ln46_115, %zext_ln43_165

]]></Node>
<StgValue><ssdm name="add_ln43_110"/></StgValue>
</operation>

<operation id="5494" st_id="1105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3642" bw="31" op_0_bw="17">
<![CDATA[
k_cycle55:5  %zext_ln43_166 = zext i17 %add_ln43_110 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_166"/></StgValue>
</operation>

<operation id="5495" st_id="1105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3643" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle55:6  %add_ln43_111 = add i31 %zext_ln43_166, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_111"/></StgValue>
</operation>

<operation id="5496" st_id="1105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3647" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle55:10  %add_ln44_110 = add i17 %phi_mul292, %zext_ln46_224

]]></Node>
<StgValue><ssdm name="add_ln44_110"/></StgValue>
</operation>
</state>

<state id="1106" st_id="1106">

<operation id="5497" st_id="1106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3644" bw="64" op_0_bw="31">
<![CDATA[
k_cycle55:7  %zext_ln43_167 = zext i31 %add_ln43_111 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_167"/></StgValue>
</operation>

<operation id="5498" st_id="1106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3645" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle55:8  %gmem_addr_167 = getelementptr i32* %gmem, i64 %zext_ln43_167

]]></Node>
<StgValue><ssdm name="gmem_addr_167"/></StgValue>
</operation>

<operation id="5499" st_id="1106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3646" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle55:9  %add_ln44_175 = add i17 %phi_mul292, 300

]]></Node>
<StgValue><ssdm name="add_ln44_175"/></StgValue>
</operation>

<operation id="5500" st_id="1106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3648" bw="31" op_0_bw="17">
<![CDATA[
k_cycle55:11  %zext_ln44_110 = zext i17 %add_ln44_110 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_110"/></StgValue>
</operation>

<operation id="5501" st_id="1106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3649" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle55:12  %add_ln44_111 = add i31 %zext_ln44_110, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_111"/></StgValue>
</operation>

<operation id="5502" st_id="1106" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3652" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
k_cycle55:15  %gmem_load_110_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_167, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_110_req"/></StgValue>
</operation>
</state>

<state id="1107" st_id="1107">

<operation id="5503" st_id="1107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3650" bw="64" op_0_bw="31">
<![CDATA[
k_cycle55:13  %zext_ln44_111 = zext i31 %add_ln44_111 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_111"/></StgValue>
</operation>

<operation id="5504" st_id="1107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3651" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle55:14  %gmem_addr_168 = getelementptr i32* %gmem, i64 %zext_ln44_111

]]></Node>
<StgValue><ssdm name="gmem_addr_168"/></StgValue>
</operation>

<operation id="5505" st_id="1107" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3652" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
k_cycle55:15  %gmem_load_110_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_167, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_110_req"/></StgValue>
</operation>

<operation id="5506" st_id="1107" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3654" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
k_cycle55:17  %gmem_load_111_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_168, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_111_req"/></StgValue>
</operation>
</state>

<state id="1108" st_id="1108">

<operation id="5507" st_id="1108" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3652" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
k_cycle55:15  %gmem_load_110_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_167, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_110_req"/></StgValue>
</operation>

<operation id="5508" st_id="1108" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3654" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
k_cycle55:17  %gmem_load_111_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_168, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_111_req"/></StgValue>
</operation>
</state>

<state id="1109" st_id="1109">

<operation id="5509" st_id="1109" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3652" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
k_cycle55:15  %gmem_load_110_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_167, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_110_req"/></StgValue>
</operation>

<operation id="5510" st_id="1109" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3654" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
k_cycle55:17  %gmem_load_111_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_168, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_111_req"/></StgValue>
</operation>
</state>

<state id="1110" st_id="1110">

<operation id="5511" st_id="1110" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3652" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
k_cycle55:15  %gmem_load_110_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_167, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_110_req"/></StgValue>
</operation>

<operation id="5512" st_id="1110" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3654" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
k_cycle55:17  %gmem_load_111_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_168, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_111_req"/></StgValue>
</operation>
</state>

<state id="1111" st_id="1111">

<operation id="5513" st_id="1111" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3652" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
k_cycle55:15  %gmem_load_110_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_167, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_110_req"/></StgValue>
</operation>

<operation id="5514" st_id="1111" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3654" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
k_cycle55:17  %gmem_load_111_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_168, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_111_req"/></StgValue>
</operation>
</state>

<state id="1112" st_id="1112">

<operation id="5515" st_id="1112" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3652" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
k_cycle55:15  %gmem_load_110_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_167, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_110_req"/></StgValue>
</operation>

<operation id="5516" st_id="1112" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3654" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
k_cycle55:17  %gmem_load_111_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_168, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_111_req"/></StgValue>
</operation>
</state>

<state id="1113" st_id="1113">

<operation id="5517" st_id="1113" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3653" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle55:16  %gmem_addr_167_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_167)

]]></Node>
<StgValue><ssdm name="gmem_addr_167_read"/></StgValue>
</operation>

<operation id="5518" st_id="1113" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3654" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
k_cycle55:17  %gmem_load_111_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_168, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_111_req"/></StgValue>
</operation>
</state>

<state id="1114" st_id="1114">

<operation id="5519" st_id="1114" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3655" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle55:18  %gmem_addr_168_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_168)

]]></Node>
<StgValue><ssdm name="gmem_addr_168_read"/></StgValue>
</operation>
</state>

<state id="1115" st_id="1115">

<operation id="5520" st_id="1115" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle55:19  %mul_ln46_55 = mul nsw i32 %gmem_addr_168_read, %gmem_addr_167_read

]]></Node>
<StgValue><ssdm name="mul_ln46_55"/></StgValue>
</operation>

<operation id="5521" st_id="1115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3657" bw="32" op_0_bw="17">
<![CDATA[
k_cycle55:20  %c_t_load_115 = load i32* %c_t_addr_55, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_115"/></StgValue>
</operation>
</state>

<state id="1116" st_id="1116">

<operation id="5522" st_id="1116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3637" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle55:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="5523" st_id="1116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3638" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle55:1  %tmp_169 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="5524" st_id="1116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3639" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle55:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="5525" st_id="1116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3657" bw="32" op_0_bw="17">
<![CDATA[
k_cycle55:20  %c_t_load_115 = load i32* %c_t_addr_55, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_115"/></StgValue>
</operation>

<operation id="5526" st_id="1116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle55:21  %add_ln46_55 = add nsw i32 %mul_ln46_55, %c_t_load_115

]]></Node>
<StgValue><ssdm name="add_ln46_55"/></StgValue>
</operation>

<operation id="5527" st_id="1116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3659" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle55:22  store i32 %add_ln46_55, i32* %c_t_addr_55, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="5528" st_id="1116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3660" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle55:23  %empty_284 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_169) nounwind

]]></Node>
<StgValue><ssdm name="empty_284"/></StgValue>
</operation>

<operation id="5529" st_id="1116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3661" bw="0" op_0_bw="0">
<![CDATA[
k_cycle55:24  br label %113

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="1117" st_id="1117">

<operation id="5530" st_id="1117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end55:0  %c_t_load_55 = load i32* %c_t_addr_55, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_55"/></StgValue>
</operation>
</state>

<state id="1118" st_id="1118">

<operation id="5531" st_id="1118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end55:0  %c_t_load_55 = load i32* %c_t_addr_55, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_55"/></StgValue>
</operation>
</state>

<state id="1119" st_id="1119">

<operation id="5532" st_id="1119" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3664" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
j_cycle_end55:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_163, i32 %c_t_load_55, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="5533" st_id="1119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3665" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end55:2  %empty_282 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_165) nounwind

]]></Node>
<StgValue><ssdm name="empty_282"/></StgValue>
</operation>

<operation id="5534" st_id="1119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end55:3  br label %112

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="1120" st_id="1120">

<operation id="5535" st_id="1120" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
i_cycle55:0  %p_wr_resp476 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_163)

]]></Node>
<StgValue><ssdm name="p_wr_resp476"/></StgValue>
</operation>
</state>

<state id="1121" st_id="1121">

<operation id="5536" st_id="1121" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
i_cycle55:0  %p_wr_resp476 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_163)

]]></Node>
<StgValue><ssdm name="p_wr_resp476"/></StgValue>
</operation>

<operation id="5537" st_id="1121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle55:2  %add_ln36_52 = add i9 %i_0_0, 56

]]></Node>
<StgValue><ssdm name="add_ln36_52"/></StgValue>
</operation>
</state>

<state id="1122" st_id="1122">

<operation id="5538" st_id="1122" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
i_cycle55:0  %p_wr_resp476 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_163)

]]></Node>
<StgValue><ssdm name="p_wr_resp476"/></StgValue>
</operation>

<operation id="5539" st_id="1122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="17" op_0_bw="9">
<![CDATA[
i_cycle55:4  %zext_ln46_222 = zext i9 %add_ln36_52 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_222"/></StgValue>
</operation>

<operation id="5540" st_id="1122" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3673" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle55:5  %mul_ln46_116 = mul i17 %zext_ln46_222, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_116"/></StgValue>
</operation>

<operation id="5541" st_id="1122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="31" op_0_bw="17">
<![CDATA[
i_cycle55:6  %zext_ln46_223 = zext i17 %mul_ln46_116 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_223"/></StgValue>
</operation>

<operation id="5542" st_id="1122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle55:7  %add_ln49_56 = add i31 %zext_ln46_223, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_56"/></StgValue>
</operation>
</state>

<state id="1123" st_id="1123">

<operation id="5543" st_id="1123" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1">
<![CDATA[
i_cycle55:0  %p_wr_resp476 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_163)

]]></Node>
<StgValue><ssdm name="p_wr_resp476"/></StgValue>
</operation>

<operation id="5544" st_id="1123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle55:1  %empty_280 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_161) nounwind

]]></Node>
<StgValue><ssdm name="empty_280"/></StgValue>
</operation>

<operation id="5545" st_id="1123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="64" op_0_bw="31">
<![CDATA[
i_cycle55:8  %zext_ln49_56 = zext i31 %add_ln49_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_56"/></StgValue>
</operation>

<operation id="5546" st_id="1123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle55:9  %gmem_addr_166 = getelementptr i32* %gmem, i64 %zext_ln49_56

]]></Node>
<StgValue><ssdm name="gmem_addr_166"/></StgValue>
</operation>

<operation id="5547" st_id="1123" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
i_cycle55:10  %p_wr_req477 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_166, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req477"/></StgValue>
</operation>

<operation id="5548" st_id="1123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="0" op_0_bw="0">
<![CDATA[
i_cycle55:11  br label %114

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="1124" st_id="1124">

<operation id="5549" st_id="1124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_56 = phi i9 [ 0, %i_cycle55 ], [ %add_ln39_56, %j_cycle_end56 ]

]]></Node>
<StgValue><ssdm name="j_0_56"/></StgValue>
</operation>

<operation id="5550" st_id="1124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_56 = icmp eq i9 %j_0_56, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_56"/></StgValue>
</operation>

<operation id="5551" st_id="1124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_286 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>

<operation id="5552" st_id="1124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_56 = add i9 %j_0_56, 1

]]></Node>
<StgValue><ssdm name="add_ln39_56"/></StgValue>
</operation>

<operation id="5553" st_id="1124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_56, label %i_cycle56, label %j_cycle_begin56

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="5554" st_id="1124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3687" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin56:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="5555" st_id="1124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3688" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin56:1  %tmp_168 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="5556" st_id="1124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3689" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin56:2  %zext_ln46_228 = zext i9 %j_0_56 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_228"/></StgValue>
</operation>

<operation id="5557" st_id="1124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3690" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin56:3  %add_ln46_116 = add i17 %mul_ln46_116, %zext_ln46_228

]]></Node>
<StgValue><ssdm name="add_ln46_116"/></StgValue>
</operation>

<operation id="5558" st_id="1124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3691" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin56:4  %zext_ln46_229 = zext i17 %add_ln46_116 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_229"/></StgValue>
</operation>

<operation id="5559" st_id="1124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3692" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin56:5  %c_t_addr_56 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_229

]]></Node>
<StgValue><ssdm name="c_t_addr_56"/></StgValue>
</operation>

<operation id="5560" st_id="1124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3693" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin56:6  br label %115

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="5561" st_id="1124" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3733" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
i_cycle56:0  %p_wr_resp478 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_166)

]]></Node>
<StgValue><ssdm name="p_wr_resp478"/></StgValue>
</operation>

<operation id="5562" st_id="1124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3736" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle56:3  %tmp_167 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>
</state>

<state id="1125" st_id="1125">

<operation id="5563" st_id="1125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_56 = phi i9 [ 0, %j_cycle_begin56 ], [ %add_ln41_56, %k_cycle56 ]

]]></Node>
<StgValue><ssdm name="k_0_56"/></StgValue>
</operation>

<operation id="5564" st_id="1125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul294 = phi i17 [ 0, %j_cycle_begin56 ], [ %add_ln44_176, %k_cycle56 ]

]]></Node>
<StgValue><ssdm name="phi_mul294"/></StgValue>
</operation>

<operation id="5565" st_id="1125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3697" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_56 = icmp eq i9 %k_0_56, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_56"/></StgValue>
</operation>

<operation id="5566" st_id="1125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3698" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_288 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_288"/></StgValue>
</operation>

<operation id="5567" st_id="1125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_56 = add i9 %k_0_56, 1

]]></Node>
<StgValue><ssdm name="add_ln41_56"/></StgValue>
</operation>

<operation id="5568" st_id="1125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3700" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_56, label %j_cycle_end56, label %k_cycle56

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="5569" st_id="1125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3705" bw="17" op_0_bw="9">
<![CDATA[
k_cycle56:3  %zext_ln43_168 = zext i9 %k_0_56 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_168"/></StgValue>
</operation>

<operation id="5570" st_id="1125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3706" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle56:4  %add_ln43_112 = add i17 %mul_ln46_116, %zext_ln43_168

]]></Node>
<StgValue><ssdm name="add_ln43_112"/></StgValue>
</operation>

<operation id="5571" st_id="1125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3707" bw="31" op_0_bw="17">
<![CDATA[
k_cycle56:5  %zext_ln43_169 = zext i17 %add_ln43_112 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_169"/></StgValue>
</operation>

<operation id="5572" st_id="1125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3708" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle56:6  %add_ln43_113 = add i31 %zext_ln43_169, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_113"/></StgValue>
</operation>

<operation id="5573" st_id="1125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3712" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle56:10  %add_ln44_112 = add i17 %phi_mul294, %zext_ln46_228

]]></Node>
<StgValue><ssdm name="add_ln44_112"/></StgValue>
</operation>
</state>

<state id="1126" st_id="1126">

<operation id="5574" st_id="1126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3709" bw="64" op_0_bw="31">
<![CDATA[
k_cycle56:7  %zext_ln43_170 = zext i31 %add_ln43_113 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_170"/></StgValue>
</operation>

<operation id="5575" st_id="1126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3710" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle56:8  %gmem_addr_170 = getelementptr i32* %gmem, i64 %zext_ln43_170

]]></Node>
<StgValue><ssdm name="gmem_addr_170"/></StgValue>
</operation>

<operation id="5576" st_id="1126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3711" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle56:9  %add_ln44_176 = add i17 %phi_mul294, 300

]]></Node>
<StgValue><ssdm name="add_ln44_176"/></StgValue>
</operation>

<operation id="5577" st_id="1126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3713" bw="31" op_0_bw="17">
<![CDATA[
k_cycle56:11  %zext_ln44_112 = zext i17 %add_ln44_112 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_112"/></StgValue>
</operation>

<operation id="5578" st_id="1126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3714" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle56:12  %add_ln44_113 = add i31 %zext_ln44_112, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_113"/></StgValue>
</operation>

<operation id="5579" st_id="1126" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3717" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
k_cycle56:15  %gmem_load_112_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_170, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_112_req"/></StgValue>
</operation>
</state>

<state id="1127" st_id="1127">

<operation id="5580" st_id="1127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3715" bw="64" op_0_bw="31">
<![CDATA[
k_cycle56:13  %zext_ln44_113 = zext i31 %add_ln44_113 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_113"/></StgValue>
</operation>

<operation id="5581" st_id="1127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3716" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle56:14  %gmem_addr_171 = getelementptr i32* %gmem, i64 %zext_ln44_113

]]></Node>
<StgValue><ssdm name="gmem_addr_171"/></StgValue>
</operation>

<operation id="5582" st_id="1127" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3717" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
k_cycle56:15  %gmem_load_112_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_170, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_112_req"/></StgValue>
</operation>

<operation id="5583" st_id="1127" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3719" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
k_cycle56:17  %gmem_load_113_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_171, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_113_req"/></StgValue>
</operation>
</state>

<state id="1128" st_id="1128">

<operation id="5584" st_id="1128" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3717" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
k_cycle56:15  %gmem_load_112_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_170, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_112_req"/></StgValue>
</operation>

<operation id="5585" st_id="1128" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3719" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
k_cycle56:17  %gmem_load_113_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_171, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_113_req"/></StgValue>
</operation>
</state>

<state id="1129" st_id="1129">

<operation id="5586" st_id="1129" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3717" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
k_cycle56:15  %gmem_load_112_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_170, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_112_req"/></StgValue>
</operation>

<operation id="5587" st_id="1129" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3719" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
k_cycle56:17  %gmem_load_113_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_171, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_113_req"/></StgValue>
</operation>
</state>

<state id="1130" st_id="1130">

<operation id="5588" st_id="1130" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3717" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
k_cycle56:15  %gmem_load_112_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_170, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_112_req"/></StgValue>
</operation>

<operation id="5589" st_id="1130" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3719" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
k_cycle56:17  %gmem_load_113_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_171, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_113_req"/></StgValue>
</operation>
</state>

<state id="1131" st_id="1131">

<operation id="5590" st_id="1131" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3717" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
k_cycle56:15  %gmem_load_112_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_170, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_112_req"/></StgValue>
</operation>

<operation id="5591" st_id="1131" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3719" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
k_cycle56:17  %gmem_load_113_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_171, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_113_req"/></StgValue>
</operation>
</state>

<state id="1132" st_id="1132">

<operation id="5592" st_id="1132" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3717" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
k_cycle56:15  %gmem_load_112_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_170, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_112_req"/></StgValue>
</operation>

<operation id="5593" st_id="1132" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3719" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
k_cycle56:17  %gmem_load_113_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_171, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_113_req"/></StgValue>
</operation>
</state>

<state id="1133" st_id="1133">

<operation id="5594" st_id="1133" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3718" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle56:16  %gmem_addr_170_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_170)

]]></Node>
<StgValue><ssdm name="gmem_addr_170_read"/></StgValue>
</operation>

<operation id="5595" st_id="1133" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3719" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
k_cycle56:17  %gmem_load_113_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_171, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_113_req"/></StgValue>
</operation>
</state>

<state id="1134" st_id="1134">

<operation id="5596" st_id="1134" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3720" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle56:18  %gmem_addr_171_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_171)

]]></Node>
<StgValue><ssdm name="gmem_addr_171_read"/></StgValue>
</operation>
</state>

<state id="1135" st_id="1135">

<operation id="5597" st_id="1135" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle56:19  %mul_ln46_56 = mul nsw i32 %gmem_addr_171_read, %gmem_addr_170_read

]]></Node>
<StgValue><ssdm name="mul_ln46_56"/></StgValue>
</operation>

<operation id="5598" st_id="1135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3722" bw="32" op_0_bw="17">
<![CDATA[
k_cycle56:20  %c_t_load_116 = load i32* %c_t_addr_56, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_116"/></StgValue>
</operation>
</state>

<state id="1136" st_id="1136">

<operation id="5599" st_id="1136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3702" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle56:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="5600" st_id="1136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3703" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle56:1  %tmp_172 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="5601" st_id="1136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3704" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle56:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="5602" st_id="1136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3722" bw="32" op_0_bw="17">
<![CDATA[
k_cycle56:20  %c_t_load_116 = load i32* %c_t_addr_56, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_116"/></StgValue>
</operation>

<operation id="5603" st_id="1136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle56:21  %add_ln46_56 = add nsw i32 %mul_ln46_56, %c_t_load_116

]]></Node>
<StgValue><ssdm name="add_ln46_56"/></StgValue>
</operation>

<operation id="5604" st_id="1136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3724" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle56:22  store i32 %add_ln46_56, i32* %c_t_addr_56, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="5605" st_id="1136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3725" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle56:23  %empty_289 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_172) nounwind

]]></Node>
<StgValue><ssdm name="empty_289"/></StgValue>
</operation>

<operation id="5606" st_id="1136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3726" bw="0" op_0_bw="0">
<![CDATA[
k_cycle56:24  br label %115

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="1137" st_id="1137">

<operation id="5607" st_id="1137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end56:0  %c_t_load_56 = load i32* %c_t_addr_56, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_56"/></StgValue>
</operation>
</state>

<state id="1138" st_id="1138">

<operation id="5608" st_id="1138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end56:0  %c_t_load_56 = load i32* %c_t_addr_56, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_56"/></StgValue>
</operation>
</state>

<state id="1139" st_id="1139">

<operation id="5609" st_id="1139" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
j_cycle_end56:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_166, i32 %c_t_load_56, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="5610" st_id="1139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end56:2  %empty_287 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_168) nounwind

]]></Node>
<StgValue><ssdm name="empty_287"/></StgValue>
</operation>

<operation id="5611" st_id="1139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3731" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end56:3  br label %114

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="1140" st_id="1140">

<operation id="5612" st_id="1140" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3733" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
i_cycle56:0  %p_wr_resp478 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_166)

]]></Node>
<StgValue><ssdm name="p_wr_resp478"/></StgValue>
</operation>
</state>

<state id="1141" st_id="1141">

<operation id="5613" st_id="1141" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3733" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
i_cycle56:0  %p_wr_resp478 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_166)

]]></Node>
<StgValue><ssdm name="p_wr_resp478"/></StgValue>
</operation>

<operation id="5614" st_id="1141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle56:2  %add_ln36_53 = add i9 %i_0_0, 57

]]></Node>
<StgValue><ssdm name="add_ln36_53"/></StgValue>
</operation>
</state>

<state id="1142" st_id="1142">

<operation id="5615" st_id="1142" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3733" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
i_cycle56:0  %p_wr_resp478 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_166)

]]></Node>
<StgValue><ssdm name="p_wr_resp478"/></StgValue>
</operation>

<operation id="5616" st_id="1142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="17" op_0_bw="9">
<![CDATA[
i_cycle56:4  %zext_ln46_226 = zext i9 %add_ln36_53 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_226"/></StgValue>
</operation>

<operation id="5617" st_id="1142" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle56:5  %mul_ln46_117 = mul i17 %zext_ln46_226, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_117"/></StgValue>
</operation>

<operation id="5618" st_id="1142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3739" bw="31" op_0_bw="17">
<![CDATA[
i_cycle56:6  %zext_ln46_227 = zext i17 %mul_ln46_117 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_227"/></StgValue>
</operation>

<operation id="5619" st_id="1142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3740" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle56:7  %add_ln49_57 = add i31 %zext_ln46_227, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_57"/></StgValue>
</operation>
</state>

<state id="1143" st_id="1143">

<operation id="5620" st_id="1143" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3733" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1">
<![CDATA[
i_cycle56:0  %p_wr_resp478 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_166)

]]></Node>
<StgValue><ssdm name="p_wr_resp478"/></StgValue>
</operation>

<operation id="5621" st_id="1143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3734" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle56:1  %empty_285 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_164) nounwind

]]></Node>
<StgValue><ssdm name="empty_285"/></StgValue>
</operation>

<operation id="5622" st_id="1143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3741" bw="64" op_0_bw="31">
<![CDATA[
i_cycle56:8  %zext_ln49_57 = zext i31 %add_ln49_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_57"/></StgValue>
</operation>

<operation id="5623" st_id="1143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3742" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle56:9  %gmem_addr_169 = getelementptr i32* %gmem, i64 %zext_ln49_57

]]></Node>
<StgValue><ssdm name="gmem_addr_169"/></StgValue>
</operation>

<operation id="5624" st_id="1143" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3743" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
i_cycle56:10  %p_wr_req479 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_169, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req479"/></StgValue>
</operation>

<operation id="5625" st_id="1143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="0" op_0_bw="0">
<![CDATA[
i_cycle56:11  br label %116

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="1144" st_id="1144">

<operation id="5626" st_id="1144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3746" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_57 = phi i9 [ 0, %i_cycle56 ], [ %add_ln39_57, %j_cycle_end57 ]

]]></Node>
<StgValue><ssdm name="j_0_57"/></StgValue>
</operation>

<operation id="5627" st_id="1144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_57 = icmp eq i9 %j_0_57, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_57"/></StgValue>
</operation>

<operation id="5628" st_id="1144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3748" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_291 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_291"/></StgValue>
</operation>

<operation id="5629" st_id="1144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3749" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_57 = add i9 %j_0_57, 1

]]></Node>
<StgValue><ssdm name="add_ln39_57"/></StgValue>
</operation>

<operation id="5630" st_id="1144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3750" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_57, label %i_cycle57, label %j_cycle_begin57

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="5631" st_id="1144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3752" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin57:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="5632" st_id="1144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3753" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin57:1  %tmp_171 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="5633" st_id="1144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3754" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin57:2  %zext_ln46_232 = zext i9 %j_0_57 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_232"/></StgValue>
</operation>

<operation id="5634" st_id="1144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3755" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin57:3  %add_ln46_117 = add i17 %mul_ln46_117, %zext_ln46_232

]]></Node>
<StgValue><ssdm name="add_ln46_117"/></StgValue>
</operation>

<operation id="5635" st_id="1144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3756" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin57:4  %zext_ln46_233 = zext i17 %add_ln46_117 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_233"/></StgValue>
</operation>

<operation id="5636" st_id="1144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3757" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin57:5  %c_t_addr_57 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_233

]]></Node>
<StgValue><ssdm name="c_t_addr_57"/></StgValue>
</operation>

<operation id="5637" st_id="1144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3758" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin57:6  br label %117

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="5638" st_id="1144" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3798" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
i_cycle57:0  %p_wr_resp480 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_169)

]]></Node>
<StgValue><ssdm name="p_wr_resp480"/></StgValue>
</operation>

<operation id="5639" st_id="1144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3801" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle57:3  %tmp_170 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>
</state>

<state id="1145" st_id="1145">

<operation id="5640" st_id="1145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3760" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_57 = phi i9 [ 0, %j_cycle_begin57 ], [ %add_ln41_57, %k_cycle57 ]

]]></Node>
<StgValue><ssdm name="k_0_57"/></StgValue>
</operation>

<operation id="5641" st_id="1145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul296 = phi i17 [ 0, %j_cycle_begin57 ], [ %add_ln44_177, %k_cycle57 ]

]]></Node>
<StgValue><ssdm name="phi_mul296"/></StgValue>
</operation>

<operation id="5642" st_id="1145" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_57 = icmp eq i9 %k_0_57, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_57"/></StgValue>
</operation>

<operation id="5643" st_id="1145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3763" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_293 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_293"/></StgValue>
</operation>

<operation id="5644" st_id="1145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3764" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_57 = add i9 %k_0_57, 1

]]></Node>
<StgValue><ssdm name="add_ln41_57"/></StgValue>
</operation>

<operation id="5645" st_id="1145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_57, label %j_cycle_end57, label %k_cycle57

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="5646" st_id="1145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3770" bw="17" op_0_bw="9">
<![CDATA[
k_cycle57:3  %zext_ln43_171 = zext i9 %k_0_57 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_171"/></StgValue>
</operation>

<operation id="5647" st_id="1145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3771" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle57:4  %add_ln43_114 = add i17 %mul_ln46_117, %zext_ln43_171

]]></Node>
<StgValue><ssdm name="add_ln43_114"/></StgValue>
</operation>

<operation id="5648" st_id="1145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3772" bw="31" op_0_bw="17">
<![CDATA[
k_cycle57:5  %zext_ln43_172 = zext i17 %add_ln43_114 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_172"/></StgValue>
</operation>

<operation id="5649" st_id="1145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3773" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle57:6  %add_ln43_115 = add i31 %zext_ln43_172, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_115"/></StgValue>
</operation>

<operation id="5650" st_id="1145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3777" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle57:10  %add_ln44_114 = add i17 %phi_mul296, %zext_ln46_232

]]></Node>
<StgValue><ssdm name="add_ln44_114"/></StgValue>
</operation>
</state>

<state id="1146" st_id="1146">

<operation id="5651" st_id="1146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3774" bw="64" op_0_bw="31">
<![CDATA[
k_cycle57:7  %zext_ln43_173 = zext i31 %add_ln43_115 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_173"/></StgValue>
</operation>

<operation id="5652" st_id="1146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3775" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle57:8  %gmem_addr_173 = getelementptr i32* %gmem, i64 %zext_ln43_173

]]></Node>
<StgValue><ssdm name="gmem_addr_173"/></StgValue>
</operation>

<operation id="5653" st_id="1146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3776" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle57:9  %add_ln44_177 = add i17 %phi_mul296, 300

]]></Node>
<StgValue><ssdm name="add_ln44_177"/></StgValue>
</operation>

<operation id="5654" st_id="1146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3778" bw="31" op_0_bw="17">
<![CDATA[
k_cycle57:11  %zext_ln44_114 = zext i17 %add_ln44_114 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_114"/></StgValue>
</operation>

<operation id="5655" st_id="1146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3779" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle57:12  %add_ln44_115 = add i31 %zext_ln44_114, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_115"/></StgValue>
</operation>

<operation id="5656" st_id="1146" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3782" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
k_cycle57:15  %gmem_load_114_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_173, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_114_req"/></StgValue>
</operation>
</state>

<state id="1147" st_id="1147">

<operation id="5657" st_id="1147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3780" bw="64" op_0_bw="31">
<![CDATA[
k_cycle57:13  %zext_ln44_115 = zext i31 %add_ln44_115 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_115"/></StgValue>
</operation>

<operation id="5658" st_id="1147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3781" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle57:14  %gmem_addr_174 = getelementptr i32* %gmem, i64 %zext_ln44_115

]]></Node>
<StgValue><ssdm name="gmem_addr_174"/></StgValue>
</operation>

<operation id="5659" st_id="1147" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3782" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
k_cycle57:15  %gmem_load_114_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_173, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_114_req"/></StgValue>
</operation>

<operation id="5660" st_id="1147" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3784" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
k_cycle57:17  %gmem_load_115_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_174, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_115_req"/></StgValue>
</operation>
</state>

<state id="1148" st_id="1148">

<operation id="5661" st_id="1148" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3782" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
k_cycle57:15  %gmem_load_114_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_173, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_114_req"/></StgValue>
</operation>

<operation id="5662" st_id="1148" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3784" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
k_cycle57:17  %gmem_load_115_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_174, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_115_req"/></StgValue>
</operation>
</state>

<state id="1149" st_id="1149">

<operation id="5663" st_id="1149" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3782" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
k_cycle57:15  %gmem_load_114_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_173, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_114_req"/></StgValue>
</operation>

<operation id="5664" st_id="1149" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3784" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
k_cycle57:17  %gmem_load_115_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_174, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_115_req"/></StgValue>
</operation>
</state>

<state id="1150" st_id="1150">

<operation id="5665" st_id="1150" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3782" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
k_cycle57:15  %gmem_load_114_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_173, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_114_req"/></StgValue>
</operation>

<operation id="5666" st_id="1150" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3784" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
k_cycle57:17  %gmem_load_115_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_174, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_115_req"/></StgValue>
</operation>
</state>

<state id="1151" st_id="1151">

<operation id="5667" st_id="1151" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3782" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
k_cycle57:15  %gmem_load_114_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_173, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_114_req"/></StgValue>
</operation>

<operation id="5668" st_id="1151" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3784" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
k_cycle57:17  %gmem_load_115_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_174, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_115_req"/></StgValue>
</operation>
</state>

<state id="1152" st_id="1152">

<operation id="5669" st_id="1152" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3782" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
k_cycle57:15  %gmem_load_114_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_173, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_114_req"/></StgValue>
</operation>

<operation id="5670" st_id="1152" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3784" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
k_cycle57:17  %gmem_load_115_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_174, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_115_req"/></StgValue>
</operation>
</state>

<state id="1153" st_id="1153">

<operation id="5671" st_id="1153" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3783" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle57:16  %gmem_addr_173_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_173)

]]></Node>
<StgValue><ssdm name="gmem_addr_173_read"/></StgValue>
</operation>

<operation id="5672" st_id="1153" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3784" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
k_cycle57:17  %gmem_load_115_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_174, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_115_req"/></StgValue>
</operation>
</state>

<state id="1154" st_id="1154">

<operation id="5673" st_id="1154" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3785" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle57:18  %gmem_addr_174_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_174)

]]></Node>
<StgValue><ssdm name="gmem_addr_174_read"/></StgValue>
</operation>
</state>

<state id="1155" st_id="1155">

<operation id="5674" st_id="1155" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle57:19  %mul_ln46_57 = mul nsw i32 %gmem_addr_174_read, %gmem_addr_173_read

]]></Node>
<StgValue><ssdm name="mul_ln46_57"/></StgValue>
</operation>

<operation id="5675" st_id="1155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3787" bw="32" op_0_bw="17">
<![CDATA[
k_cycle57:20  %c_t_load_117 = load i32* %c_t_addr_57, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_117"/></StgValue>
</operation>
</state>

<state id="1156" st_id="1156">

<operation id="5676" st_id="1156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3767" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle57:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="5677" st_id="1156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3768" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle57:1  %tmp_175 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="5678" st_id="1156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3769" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle57:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="5679" st_id="1156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3787" bw="32" op_0_bw="17">
<![CDATA[
k_cycle57:20  %c_t_load_117 = load i32* %c_t_addr_57, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_117"/></StgValue>
</operation>

<operation id="5680" st_id="1156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle57:21  %add_ln46_57 = add nsw i32 %mul_ln46_57, %c_t_load_117

]]></Node>
<StgValue><ssdm name="add_ln46_57"/></StgValue>
</operation>

<operation id="5681" st_id="1156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3789" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle57:22  store i32 %add_ln46_57, i32* %c_t_addr_57, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="5682" st_id="1156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3790" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle57:23  %empty_294 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_175) nounwind

]]></Node>
<StgValue><ssdm name="empty_294"/></StgValue>
</operation>

<operation id="5683" st_id="1156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3791" bw="0" op_0_bw="0">
<![CDATA[
k_cycle57:24  br label %117

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="1157" st_id="1157">

<operation id="5684" st_id="1157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end57:0  %c_t_load_57 = load i32* %c_t_addr_57, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_57"/></StgValue>
</operation>
</state>

<state id="1158" st_id="1158">

<operation id="5685" st_id="1158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end57:0  %c_t_load_57 = load i32* %c_t_addr_57, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_57"/></StgValue>
</operation>
</state>

<state id="1159" st_id="1159">

<operation id="5686" st_id="1159" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3794" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
j_cycle_end57:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_169, i32 %c_t_load_57, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="5687" st_id="1159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end57:2  %empty_292 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_171) nounwind

]]></Node>
<StgValue><ssdm name="empty_292"/></StgValue>
</operation>

<operation id="5688" st_id="1159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3796" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end57:3  br label %116

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="1160" st_id="1160">

<operation id="5689" st_id="1160" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
i_cycle57:0  %p_wr_resp480 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_169)

]]></Node>
<StgValue><ssdm name="p_wr_resp480"/></StgValue>
</operation>
</state>

<state id="1161" st_id="1161">

<operation id="5690" st_id="1161" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
i_cycle57:0  %p_wr_resp480 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_169)

]]></Node>
<StgValue><ssdm name="p_wr_resp480"/></StgValue>
</operation>

<operation id="5691" st_id="1161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3800" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle57:2  %add_ln36_54 = add i9 %i_0_0, 58

]]></Node>
<StgValue><ssdm name="add_ln36_54"/></StgValue>
</operation>
</state>

<state id="1162" st_id="1162">

<operation id="5692" st_id="1162" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
i_cycle57:0  %p_wr_resp480 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_169)

]]></Node>
<StgValue><ssdm name="p_wr_resp480"/></StgValue>
</operation>

<operation id="5693" st_id="1162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3802" bw="17" op_0_bw="9">
<![CDATA[
i_cycle57:4  %zext_ln46_230 = zext i9 %add_ln36_54 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_230"/></StgValue>
</operation>

<operation id="5694" st_id="1162" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3803" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle57:5  %mul_ln46_118 = mul i17 %zext_ln46_230, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_118"/></StgValue>
</operation>

<operation id="5695" st_id="1162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="31" op_0_bw="17">
<![CDATA[
i_cycle57:6  %zext_ln46_231 = zext i17 %mul_ln46_118 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_231"/></StgValue>
</operation>

<operation id="5696" st_id="1162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3805" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle57:7  %add_ln49_58 = add i31 %zext_ln46_231, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_58"/></StgValue>
</operation>
</state>

<state id="1163" st_id="1163">

<operation id="5697" st_id="1163" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1">
<![CDATA[
i_cycle57:0  %p_wr_resp480 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_169)

]]></Node>
<StgValue><ssdm name="p_wr_resp480"/></StgValue>
</operation>

<operation id="5698" st_id="1163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3799" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle57:1  %empty_290 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_167) nounwind

]]></Node>
<StgValue><ssdm name="empty_290"/></StgValue>
</operation>

<operation id="5699" st_id="1163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="64" op_0_bw="31">
<![CDATA[
i_cycle57:8  %zext_ln49_58 = zext i31 %add_ln49_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_58"/></StgValue>
</operation>

<operation id="5700" st_id="1163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle57:9  %gmem_addr_172 = getelementptr i32* %gmem, i64 %zext_ln49_58

]]></Node>
<StgValue><ssdm name="gmem_addr_172"/></StgValue>
</operation>

<operation id="5701" st_id="1163" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3808" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
i_cycle57:10  %p_wr_req481 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_172, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req481"/></StgValue>
</operation>

<operation id="5702" st_id="1163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3809" bw="0" op_0_bw="0">
<![CDATA[
i_cycle57:11  br label %118

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="1164" st_id="1164">

<operation id="5703" st_id="1164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3811" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_58 = phi i9 [ 0, %i_cycle57 ], [ %add_ln39_58, %j_cycle_end58 ]

]]></Node>
<StgValue><ssdm name="j_0_58"/></StgValue>
</operation>

<operation id="5704" st_id="1164" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3812" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_58 = icmp eq i9 %j_0_58, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_58"/></StgValue>
</operation>

<operation id="5705" st_id="1164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_296 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_296"/></StgValue>
</operation>

<operation id="5706" st_id="1164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3814" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_58 = add i9 %j_0_58, 1

]]></Node>
<StgValue><ssdm name="add_ln39_58"/></StgValue>
</operation>

<operation id="5707" st_id="1164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3815" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_58, label %i_cycle58, label %j_cycle_begin58

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="5708" st_id="1164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3817" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin58:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="5709" st_id="1164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3818" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin58:1  %tmp_174 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="5710" st_id="1164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3819" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin58:2  %zext_ln46_236 = zext i9 %j_0_58 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_236"/></StgValue>
</operation>

<operation id="5711" st_id="1164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3820" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin58:3  %add_ln46_118 = add i17 %mul_ln46_118, %zext_ln46_236

]]></Node>
<StgValue><ssdm name="add_ln46_118"/></StgValue>
</operation>

<operation id="5712" st_id="1164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3821" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin58:4  %zext_ln46_237 = zext i17 %add_ln46_118 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_237"/></StgValue>
</operation>

<operation id="5713" st_id="1164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3822" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin58:5  %c_t_addr_58 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_237

]]></Node>
<StgValue><ssdm name="c_t_addr_58"/></StgValue>
</operation>

<operation id="5714" st_id="1164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3823" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin58:6  br label %119

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="5715" st_id="1164" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3863" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
i_cycle58:0  %p_wr_resp482 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_172)

]]></Node>
<StgValue><ssdm name="p_wr_resp482"/></StgValue>
</operation>

<operation id="5716" st_id="1164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3866" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle58:3  %tmp_173 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>
</state>

<state id="1165" st_id="1165">

<operation id="5717" st_id="1165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3825" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_58 = phi i9 [ 0, %j_cycle_begin58 ], [ %add_ln41_58, %k_cycle58 ]

]]></Node>
<StgValue><ssdm name="k_0_58"/></StgValue>
</operation>

<operation id="5718" st_id="1165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3826" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul298 = phi i17 [ 0, %j_cycle_begin58 ], [ %add_ln44_178, %k_cycle58 ]

]]></Node>
<StgValue><ssdm name="phi_mul298"/></StgValue>
</operation>

<operation id="5719" st_id="1165" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3827" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_58 = icmp eq i9 %k_0_58, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_58"/></StgValue>
</operation>

<operation id="5720" st_id="1165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_298 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_298"/></StgValue>
</operation>

<operation id="5721" st_id="1165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3829" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_58 = add i9 %k_0_58, 1

]]></Node>
<StgValue><ssdm name="add_ln41_58"/></StgValue>
</operation>

<operation id="5722" st_id="1165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3830" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_58, label %j_cycle_end58, label %k_cycle58

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="5723" st_id="1165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3835" bw="17" op_0_bw="9">
<![CDATA[
k_cycle58:3  %zext_ln43_174 = zext i9 %k_0_58 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_174"/></StgValue>
</operation>

<operation id="5724" st_id="1165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3836" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle58:4  %add_ln43_116 = add i17 %mul_ln46_118, %zext_ln43_174

]]></Node>
<StgValue><ssdm name="add_ln43_116"/></StgValue>
</operation>

<operation id="5725" st_id="1165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3837" bw="31" op_0_bw="17">
<![CDATA[
k_cycle58:5  %zext_ln43_175 = zext i17 %add_ln43_116 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_175"/></StgValue>
</operation>

<operation id="5726" st_id="1165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3838" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle58:6  %add_ln43_117 = add i31 %zext_ln43_175, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_117"/></StgValue>
</operation>

<operation id="5727" st_id="1165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3842" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle58:10  %add_ln44_116 = add i17 %phi_mul298, %zext_ln46_236

]]></Node>
<StgValue><ssdm name="add_ln44_116"/></StgValue>
</operation>
</state>

<state id="1166" st_id="1166">

<operation id="5728" st_id="1166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3839" bw="64" op_0_bw="31">
<![CDATA[
k_cycle58:7  %zext_ln43_176 = zext i31 %add_ln43_117 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_176"/></StgValue>
</operation>

<operation id="5729" st_id="1166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3840" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle58:8  %gmem_addr_176 = getelementptr i32* %gmem, i64 %zext_ln43_176

]]></Node>
<StgValue><ssdm name="gmem_addr_176"/></StgValue>
</operation>

<operation id="5730" st_id="1166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3841" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle58:9  %add_ln44_178 = add i17 %phi_mul298, 300

]]></Node>
<StgValue><ssdm name="add_ln44_178"/></StgValue>
</operation>

<operation id="5731" st_id="1166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3843" bw="31" op_0_bw="17">
<![CDATA[
k_cycle58:11  %zext_ln44_116 = zext i17 %add_ln44_116 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_116"/></StgValue>
</operation>

<operation id="5732" st_id="1166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3844" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle58:12  %add_ln44_117 = add i31 %zext_ln44_116, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_117"/></StgValue>
</operation>

<operation id="5733" st_id="1166" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3847" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
k_cycle58:15  %gmem_load_116_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_176, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_116_req"/></StgValue>
</operation>
</state>

<state id="1167" st_id="1167">

<operation id="5734" st_id="1167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3845" bw="64" op_0_bw="31">
<![CDATA[
k_cycle58:13  %zext_ln44_117 = zext i31 %add_ln44_117 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_117"/></StgValue>
</operation>

<operation id="5735" st_id="1167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3846" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle58:14  %gmem_addr_177 = getelementptr i32* %gmem, i64 %zext_ln44_117

]]></Node>
<StgValue><ssdm name="gmem_addr_177"/></StgValue>
</operation>

<operation id="5736" st_id="1167" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3847" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
k_cycle58:15  %gmem_load_116_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_176, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_116_req"/></StgValue>
</operation>

<operation id="5737" st_id="1167" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3849" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
k_cycle58:17  %gmem_load_117_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_177, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_117_req"/></StgValue>
</operation>
</state>

<state id="1168" st_id="1168">

<operation id="5738" st_id="1168" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3847" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
k_cycle58:15  %gmem_load_116_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_176, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_116_req"/></StgValue>
</operation>

<operation id="5739" st_id="1168" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3849" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
k_cycle58:17  %gmem_load_117_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_177, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_117_req"/></StgValue>
</operation>
</state>

<state id="1169" st_id="1169">

<operation id="5740" st_id="1169" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3847" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
k_cycle58:15  %gmem_load_116_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_176, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_116_req"/></StgValue>
</operation>

<operation id="5741" st_id="1169" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3849" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
k_cycle58:17  %gmem_load_117_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_177, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_117_req"/></StgValue>
</operation>
</state>

<state id="1170" st_id="1170">

<operation id="5742" st_id="1170" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3847" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
k_cycle58:15  %gmem_load_116_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_176, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_116_req"/></StgValue>
</operation>

<operation id="5743" st_id="1170" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3849" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
k_cycle58:17  %gmem_load_117_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_177, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_117_req"/></StgValue>
</operation>
</state>

<state id="1171" st_id="1171">

<operation id="5744" st_id="1171" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3847" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
k_cycle58:15  %gmem_load_116_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_176, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_116_req"/></StgValue>
</operation>

<operation id="5745" st_id="1171" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3849" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
k_cycle58:17  %gmem_load_117_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_177, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_117_req"/></StgValue>
</operation>
</state>

<state id="1172" st_id="1172">

<operation id="5746" st_id="1172" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3847" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
k_cycle58:15  %gmem_load_116_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_176, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_116_req"/></StgValue>
</operation>

<operation id="5747" st_id="1172" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3849" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
k_cycle58:17  %gmem_load_117_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_177, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_117_req"/></StgValue>
</operation>
</state>

<state id="1173" st_id="1173">

<operation id="5748" st_id="1173" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3848" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle58:16  %gmem_addr_176_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_176)

]]></Node>
<StgValue><ssdm name="gmem_addr_176_read"/></StgValue>
</operation>

<operation id="5749" st_id="1173" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3849" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
k_cycle58:17  %gmem_load_117_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_177, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_117_req"/></StgValue>
</operation>
</state>

<state id="1174" st_id="1174">

<operation id="5750" st_id="1174" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3850" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle58:18  %gmem_addr_177_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_177)

]]></Node>
<StgValue><ssdm name="gmem_addr_177_read"/></StgValue>
</operation>
</state>

<state id="1175" st_id="1175">

<operation id="5751" st_id="1175" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle58:19  %mul_ln46_58 = mul nsw i32 %gmem_addr_177_read, %gmem_addr_176_read

]]></Node>
<StgValue><ssdm name="mul_ln46_58"/></StgValue>
</operation>

<operation id="5752" st_id="1175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3852" bw="32" op_0_bw="17">
<![CDATA[
k_cycle58:20  %c_t_load_118 = load i32* %c_t_addr_58, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_118"/></StgValue>
</operation>
</state>

<state id="1176" st_id="1176">

<operation id="5753" st_id="1176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3832" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle58:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="5754" st_id="1176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3833" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle58:1  %tmp_177 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="5755" st_id="1176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3834" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle58:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="5756" st_id="1176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3852" bw="32" op_0_bw="17">
<![CDATA[
k_cycle58:20  %c_t_load_118 = load i32* %c_t_addr_58, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_118"/></StgValue>
</operation>

<operation id="5757" st_id="1176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle58:21  %add_ln46_58 = add nsw i32 %mul_ln46_58, %c_t_load_118

]]></Node>
<StgValue><ssdm name="add_ln46_58"/></StgValue>
</operation>

<operation id="5758" st_id="1176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3854" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle58:22  store i32 %add_ln46_58, i32* %c_t_addr_58, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="5759" st_id="1176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3855" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle58:23  %empty_299 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_177) nounwind

]]></Node>
<StgValue><ssdm name="empty_299"/></StgValue>
</operation>

<operation id="5760" st_id="1176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3856" bw="0" op_0_bw="0">
<![CDATA[
k_cycle58:24  br label %119

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="1177" st_id="1177">

<operation id="5761" st_id="1177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3858" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end58:0  %c_t_load_58 = load i32* %c_t_addr_58, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_58"/></StgValue>
</operation>
</state>

<state id="1178" st_id="1178">

<operation id="5762" st_id="1178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3858" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end58:0  %c_t_load_58 = load i32* %c_t_addr_58, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_58"/></StgValue>
</operation>
</state>

<state id="1179" st_id="1179">

<operation id="5763" st_id="1179" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1">
<![CDATA[
j_cycle_end58:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_172, i32 %c_t_load_58, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="5764" st_id="1179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3860" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end58:2  %empty_297 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_174) nounwind

]]></Node>
<StgValue><ssdm name="empty_297"/></StgValue>
</operation>

<operation id="5765" st_id="1179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3861" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end58:3  br label %118

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="1180" st_id="1180">

<operation id="5766" st_id="1180" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
i_cycle58:0  %p_wr_resp482 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_172)

]]></Node>
<StgValue><ssdm name="p_wr_resp482"/></StgValue>
</operation>
</state>

<state id="1181" st_id="1181">

<operation id="5767" st_id="1181" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
i_cycle58:0  %p_wr_resp482 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_172)

]]></Node>
<StgValue><ssdm name="p_wr_resp482"/></StgValue>
</operation>

<operation id="5768" st_id="1181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3865" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle58:2  %add_ln36_55 = add i9 %i_0_0, 59

]]></Node>
<StgValue><ssdm name="add_ln36_55"/></StgValue>
</operation>
</state>

<state id="1182" st_id="1182">

<operation id="5769" st_id="1182" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
i_cycle58:0  %p_wr_resp482 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_172)

]]></Node>
<StgValue><ssdm name="p_wr_resp482"/></StgValue>
</operation>

<operation id="5770" st_id="1182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="17" op_0_bw="9">
<![CDATA[
i_cycle58:4  %zext_ln46_234 = zext i9 %add_ln36_55 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_234"/></StgValue>
</operation>

<operation id="5771" st_id="1182" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3868" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
i_cycle58:5  %mul_ln46_119 = mul i17 %zext_ln46_234, 300

]]></Node>
<StgValue><ssdm name="mul_ln46_119"/></StgValue>
</operation>

<operation id="5772" st_id="1182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3869" bw="31" op_0_bw="17">
<![CDATA[
i_cycle58:6  %zext_ln46_235 = zext i17 %mul_ln46_119 to i31

]]></Node>
<StgValue><ssdm name="zext_ln46_235"/></StgValue>
</operation>

<operation id="5773" st_id="1182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle58:7  %add_ln49_59 = add i31 %zext_ln46_235, %p_cast366

]]></Node>
<StgValue><ssdm name="add_ln49_59"/></StgValue>
</operation>
</state>

<state id="1183" st_id="1183">

<operation id="5774" st_id="1183" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1">
<![CDATA[
i_cycle58:0  %p_wr_resp482 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_172)

]]></Node>
<StgValue><ssdm name="p_wr_resp482"/></StgValue>
</operation>

<operation id="5775" st_id="1183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3864" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle58:1  %empty_295 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_170) nounwind

]]></Node>
<StgValue><ssdm name="empty_295"/></StgValue>
</operation>

<operation id="5776" st_id="1183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3871" bw="64" op_0_bw="31">
<![CDATA[
i_cycle58:8  %zext_ln49_59 = zext i31 %add_ln49_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_59"/></StgValue>
</operation>

<operation id="5777" st_id="1183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3872" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle58:9  %gmem_addr_175 = getelementptr i32* %gmem, i64 %zext_ln49_59

]]></Node>
<StgValue><ssdm name="gmem_addr_175"/></StgValue>
</operation>

<operation id="5778" st_id="1183" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3873" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
i_cycle58:10  %p_wr_req483 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_175, i32 300)

]]></Node>
<StgValue><ssdm name="p_wr_req483"/></StgValue>
</operation>

<operation id="5779" st_id="1183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3874" bw="0" op_0_bw="0">
<![CDATA[
i_cycle58:11  br label %120

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="1184" st_id="1184">

<operation id="5780" st_id="1184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3876" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_0_59 = phi i9 [ 0, %i_cycle58 ], [ %add_ln39_59, %j_cycle_end59 ]

]]></Node>
<StgValue><ssdm name="j_0_59"/></StgValue>
</operation>

<operation id="5781" st_id="1184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3877" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln39_59 = icmp eq i9 %j_0_59, -212

]]></Node>
<StgValue><ssdm name="icmp_ln39_59"/></StgValue>
</operation>

<operation id="5782" st_id="1184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3878" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_301 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_301"/></StgValue>
</operation>

<operation id="5783" st_id="1184" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln39_59 = add i9 %j_0_59, 1

]]></Node>
<StgValue><ssdm name="add_ln39_59"/></StgValue>
</operation>

<operation id="5784" st_id="1184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3880" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39_59, label %i_cycle_end, label %j_cycle_begin59

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="5785" st_id="1184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3882" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle_begin59:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="5786" st_id="1184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3883" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle_begin59:1  %tmp_176 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="5787" st_id="1184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3884" bw="17" op_0_bw="9">
<![CDATA[
j_cycle_begin59:2  %zext_ln46_238 = zext i9 %j_0_59 to i17

]]></Node>
<StgValue><ssdm name="zext_ln46_238"/></StgValue>
</operation>

<operation id="5788" st_id="1184" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3885" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
j_cycle_begin59:3  %add_ln46_119 = add i17 %mul_ln46_119, %zext_ln46_238

]]></Node>
<StgValue><ssdm name="add_ln46_119"/></StgValue>
</operation>

<operation id="5789" st_id="1184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3886" bw="64" op_0_bw="17">
<![CDATA[
j_cycle_begin59:4  %zext_ln46_239 = zext i17 %add_ln46_119 to i64

]]></Node>
<StgValue><ssdm name="zext_ln46_239"/></StgValue>
</operation>

<operation id="5790" st_id="1184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3887" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
j_cycle_begin59:5  %c_t_addr_59 = getelementptr [90000 x i32]* @c_t, i64 0, i64 %zext_ln46_239

]]></Node>
<StgValue><ssdm name="c_t_addr_59"/></StgValue>
</operation>

<operation id="5791" st_id="1184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3888" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_begin59:6  br label %121

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="5792" st_id="1184" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3928" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
i_cycle_end:0  %p_wr_resp484 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_175)

]]></Node>
<StgValue><ssdm name="p_wr_resp484"/></StgValue>
</operation>

<operation id="5793" st_id="1184" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3930" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
i_cycle_end:2  %add_ln36_56 = add i9 %i_0_0, 60

]]></Node>
<StgValue><ssdm name="add_ln36_56"/></StgValue>
</operation>
</state>

<state id="1185" st_id="1185">

<operation id="5794" st_id="1185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3890" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %k_0_59 = phi i9 [ 0, %j_cycle_begin59 ], [ %add_ln41_59, %k_cycle59 ]

]]></Node>
<StgValue><ssdm name="k_0_59"/></StgValue>
</operation>

<operation id="5795" st_id="1185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3891" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %phi_mul300 = phi i17 [ 0, %j_cycle_begin59 ], [ %add_ln44_179, %k_cycle59 ]

]]></Node>
<StgValue><ssdm name="phi_mul300"/></StgValue>
</operation>

<operation id="5796" st_id="1185" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3892" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %icmp_ln41_59 = icmp eq i9 %k_0_59, -212

]]></Node>
<StgValue><ssdm name="icmp_ln41_59"/></StgValue>
</operation>

<operation id="5797" st_id="1185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3893" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_303 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind

]]></Node>
<StgValue><ssdm name="empty_303"/></StgValue>
</operation>

<operation id="5798" st_id="1185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3894" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln41_59 = add i9 %k_0_59, 1

]]></Node>
<StgValue><ssdm name="add_ln41_59"/></StgValue>
</operation>

<operation id="5799" st_id="1185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41_59, label %j_cycle_end59, label %k_cycle59

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="5800" st_id="1185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3900" bw="17" op_0_bw="9">
<![CDATA[
k_cycle59:3  %zext_ln43_177 = zext i9 %k_0_59 to i17

]]></Node>
<StgValue><ssdm name="zext_ln43_177"/></StgValue>
</operation>

<operation id="5801" st_id="1185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3901" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle59:4  %add_ln43_118 = add i17 %mul_ln46_119, %zext_ln43_177

]]></Node>
<StgValue><ssdm name="add_ln43_118"/></StgValue>
</operation>

<operation id="5802" st_id="1185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3902" bw="31" op_0_bw="17">
<![CDATA[
k_cycle59:5  %zext_ln43_178 = zext i17 %add_ln43_118 to i31

]]></Node>
<StgValue><ssdm name="zext_ln43_178"/></StgValue>
</operation>

<operation id="5803" st_id="1185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3903" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle59:6  %add_ln43_119 = add i31 %zext_ln43_178, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln43_119"/></StgValue>
</operation>

<operation id="5804" st_id="1185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3907" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle59:10  %add_ln44_118 = add i17 %phi_mul300, %zext_ln46_238

]]></Node>
<StgValue><ssdm name="add_ln44_118"/></StgValue>
</operation>
</state>

<state id="1186" st_id="1186">

<operation id="5805" st_id="1186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3904" bw="64" op_0_bw="31">
<![CDATA[
k_cycle59:7  %zext_ln43_179 = zext i31 %add_ln43_119 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_179"/></StgValue>
</operation>

<operation id="5806" st_id="1186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3905" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle59:8  %gmem_addr_178 = getelementptr i32* %gmem, i64 %zext_ln43_179

]]></Node>
<StgValue><ssdm name="gmem_addr_178"/></StgValue>
</operation>

<operation id="5807" st_id="1186" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3906" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
k_cycle59:9  %add_ln44_179 = add i17 %phi_mul300, 300

]]></Node>
<StgValue><ssdm name="add_ln44_179"/></StgValue>
</operation>

<operation id="5808" st_id="1186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3908" bw="31" op_0_bw="17">
<![CDATA[
k_cycle59:11  %zext_ln44_118 = zext i17 %add_ln44_118 to i31

]]></Node>
<StgValue><ssdm name="zext_ln44_118"/></StgValue>
</operation>

<operation id="5809" st_id="1186" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3909" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
k_cycle59:12  %add_ln44_119 = add i31 %zext_ln44_118, %p_cast365

]]></Node>
<StgValue><ssdm name="add_ln44_119"/></StgValue>
</operation>

<operation id="5810" st_id="1186" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3912" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
k_cycle59:15  %gmem_load_118_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_178, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_118_req"/></StgValue>
</operation>
</state>

<state id="1187" st_id="1187">

<operation id="5811" st_id="1187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3910" bw="64" op_0_bw="31">
<![CDATA[
k_cycle59:13  %zext_ln44_119 = zext i31 %add_ln44_119 to i64

]]></Node>
<StgValue><ssdm name="zext_ln44_119"/></StgValue>
</operation>

<operation id="5812" st_id="1187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3911" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
k_cycle59:14  %gmem_addr_179 = getelementptr i32* %gmem, i64 %zext_ln44_119

]]></Node>
<StgValue><ssdm name="gmem_addr_179"/></StgValue>
</operation>

<operation id="5813" st_id="1187" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3912" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
k_cycle59:15  %gmem_load_118_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_178, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_118_req"/></StgValue>
</operation>

<operation id="5814" st_id="1187" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3914" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1">
<![CDATA[
k_cycle59:17  %gmem_load_119_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_179, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_119_req"/></StgValue>
</operation>
</state>

<state id="1188" st_id="1188">

<operation id="5815" st_id="1188" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3912" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
k_cycle59:15  %gmem_load_118_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_178, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_118_req"/></StgValue>
</operation>

<operation id="5816" st_id="1188" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3914" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1">
<![CDATA[
k_cycle59:17  %gmem_load_119_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_179, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_119_req"/></StgValue>
</operation>
</state>

<state id="1189" st_id="1189">

<operation id="5817" st_id="1189" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3912" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
k_cycle59:15  %gmem_load_118_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_178, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_118_req"/></StgValue>
</operation>

<operation id="5818" st_id="1189" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3914" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1">
<![CDATA[
k_cycle59:17  %gmem_load_119_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_179, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_119_req"/></StgValue>
</operation>
</state>

<state id="1190" st_id="1190">

<operation id="5819" st_id="1190" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3912" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
k_cycle59:15  %gmem_load_118_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_178, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_118_req"/></StgValue>
</operation>

<operation id="5820" st_id="1190" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3914" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1">
<![CDATA[
k_cycle59:17  %gmem_load_119_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_179, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_119_req"/></StgValue>
</operation>
</state>

<state id="1191" st_id="1191">

<operation id="5821" st_id="1191" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3912" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
k_cycle59:15  %gmem_load_118_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_178, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_118_req"/></StgValue>
</operation>

<operation id="5822" st_id="1191" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3914" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1">
<![CDATA[
k_cycle59:17  %gmem_load_119_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_179, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_119_req"/></StgValue>
</operation>
</state>

<state id="1192" st_id="1192">

<operation id="5823" st_id="1192" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3912" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1">
<![CDATA[
k_cycle59:15  %gmem_load_118_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_178, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_118_req"/></StgValue>
</operation>

<operation id="5824" st_id="1192" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3914" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1">
<![CDATA[
k_cycle59:17  %gmem_load_119_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_179, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_119_req"/></StgValue>
</operation>
</state>

<state id="1193" st_id="1193">

<operation id="5825" st_id="1193" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3913" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
k_cycle59:16  %gmem_addr_178_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_178)

]]></Node>
<StgValue><ssdm name="gmem_addr_178_read"/></StgValue>
</operation>

<operation id="5826" st_id="1193" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3914" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1">
<![CDATA[
k_cycle59:17  %gmem_load_119_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_179, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_119_req"/></StgValue>
</operation>
</state>

<state id="1194" st_id="1194">

<operation id="5827" st_id="1194" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3915" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
k_cycle59:18  %gmem_addr_179_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_179)

]]></Node>
<StgValue><ssdm name="gmem_addr_179_read"/></StgValue>
</operation>
</state>

<state id="1195" st_id="1195">

<operation id="5828" st_id="1195" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle59:19  %mul_ln46_59 = mul nsw i32 %gmem_addr_179_read, %gmem_addr_178_read

]]></Node>
<StgValue><ssdm name="mul_ln46_59"/></StgValue>
</operation>

<operation id="5829" st_id="1195" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3917" bw="32" op_0_bw="17">
<![CDATA[
k_cycle59:20  %c_t_load_119 = load i32* %c_t_addr_59, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_119"/></StgValue>
</operation>
</state>

<state id="1196" st_id="1196">

<operation id="5830" st_id="1196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3897" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_cycle59:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="5831" st_id="1196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3898" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
k_cycle59:1  %tmp_178 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="5832" st_id="1196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3899" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
k_cycle59:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="5833" st_id="1196" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3917" bw="32" op_0_bw="17">
<![CDATA[
k_cycle59:20  %c_t_load_119 = load i32* %c_t_addr_59, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_119"/></StgValue>
</operation>

<operation id="5834" st_id="1196" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
k_cycle59:21  %add_ln46_59 = add nsw i32 %mul_ln46_59, %c_t_load_119

]]></Node>
<StgValue><ssdm name="add_ln46_59"/></StgValue>
</operation>

<operation id="5835" st_id="1196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3919" bw="0" op_0_bw="32" op_1_bw="17" op_2_bw="32">
<![CDATA[
k_cycle59:22  store i32 %add_ln46_59, i32* %c_t_addr_59, align 4

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="5836" st_id="1196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3920" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
k_cycle59:23  %empty_304 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_178) nounwind

]]></Node>
<StgValue><ssdm name="empty_304"/></StgValue>
</operation>

<operation id="5837" st_id="1196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3921" bw="0" op_0_bw="0">
<![CDATA[
k_cycle59:24  br label %121

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="1197" st_id="1197">

<operation id="5838" st_id="1197" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3923" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end59:0  %c_t_load_59 = load i32* %c_t_addr_59, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_59"/></StgValue>
</operation>
</state>

<state id="1198" st_id="1198">

<operation id="5839" st_id="1198" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3923" bw="32" op_0_bw="17">
<![CDATA[
j_cycle_end59:0  %c_t_load_59 = load i32* %c_t_addr_59, align 4

]]></Node>
<StgValue><ssdm name="c_t_load_59"/></StgValue>
</operation>
</state>

<state id="1199" st_id="1199">

<operation id="5840" st_id="1199" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1">
<![CDATA[
j_cycle_end59:1  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_175, i32 %c_t_load_59, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="5841" st_id="1199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3925" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle_end59:2  %empty_302 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_176) nounwind

]]></Node>
<StgValue><ssdm name="empty_302"/></StgValue>
</operation>

<operation id="5842" st_id="1199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3926" bw="0" op_0_bw="0">
<![CDATA[
j_cycle_end59:3  br label %120

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="1200" st_id="1200">

<operation id="5843" st_id="1200" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
i_cycle_end:0  %p_wr_resp484 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_175)

]]></Node>
<StgValue><ssdm name="p_wr_resp484"/></StgValue>
</operation>
</state>

<state id="1201" st_id="1201">

<operation id="5844" st_id="1201" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
i_cycle_end:0  %p_wr_resp484 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_175)

]]></Node>
<StgValue><ssdm name="p_wr_resp484"/></StgValue>
</operation>
</state>

<state id="1202" st_id="1202">

<operation id="5845" st_id="1202" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
i_cycle_end:0  %p_wr_resp484 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_175)

]]></Node>
<StgValue><ssdm name="p_wr_resp484"/></StgValue>
</operation>
</state>

<state id="1203" st_id="1203">

<operation id="5846" st_id="1203" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1">
<![CDATA[
i_cycle_end:0  %p_wr_resp484 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_175)

]]></Node>
<StgValue><ssdm name="p_wr_resp484"/></StgValue>
</operation>

<operation id="5847" st_id="1203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3929" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle_end:1  %empty_300 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_173) nounwind

]]></Node>
<StgValue><ssdm name="empty_300"/></StgValue>
</operation>

<operation id="5848" st_id="1203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3931" bw="0" op_0_bw="0">
<![CDATA[
i_cycle_end:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
