// Seed: 370035574
module module_0 #(
    parameter id_3 = 32'd63
) (
    output uwire id_0,
    input  wor   id_1
);
  wire _id_3;
  wire [id_3 : -1] id_4;
  wire id_5;
  logic ["" : 1  -  -1] id_6 = -1 + id_6;
  wire id_7;
  logic [1 : -1] id_8;
endmodule
module module_1 #(
    parameter id_0 = 32'd18
) (
    output wire _id_0,
    output wand id_1,
    input  tri0 id_2
);
  tri id_4;
  assign id_4 = id_2;
  module_0 modCall_1 (
      id_1,
      id_2
  );
  assign id_4 = -1;
  logic [1 : id_0  &  id_0] id_5;
  ;
  wire  id_6;
  logic id_7;
  ;
  wire id_8;
endmodule
