
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119863                       # Number of seconds simulated
sim_ticks                                119862662416                       # Number of ticks simulated
final_tick                               1177721483729                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  47806                       # Simulator instruction rate (inst/s)
host_op_rate                                    60334                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1296124                       # Simulator tick rate (ticks/s)
host_mem_usage                               16935704                       # Number of bytes of host memory used
host_seconds                                 92477.77                       # Real time elapsed on the host
sim_insts                                  4421028980                       # Number of instructions simulated
sim_ops                                    5579546748                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1619200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2046208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       408704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       363904                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4444800                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1537280                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1537280                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12650                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15986                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3193                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2843                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 34725                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12010                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12010                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10679                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13508794                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13883                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17071271                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14950                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      3409769                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        17086                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      3036008                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                37082440                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10679                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13883                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14950                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        17086                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              56598                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12825345                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12825345                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12825345                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10679                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13508794                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13883                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17071271                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14950                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      3409769                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        17086                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      3036008                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               49907785                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               143892753                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23181566                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19091185                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1933467                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9463618                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8673184                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437660                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87767                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104515845                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128088750                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23181566                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11110844                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27197890                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6268479                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5168912                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12108362                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1574219                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141185598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.105054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.546831                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113987708     80.74%     80.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2784237      1.97%     82.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2364432      1.67%     84.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2379615      1.69%     86.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2268557      1.61%     87.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1126483      0.80%     88.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779546      0.55%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1978351      1.40%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13516669      9.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141185598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.161103                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.890168                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103343641                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6586606                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26849057                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109796                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4296489                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731044                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6463                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154483317                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51156                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4296489                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103859946                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4039116                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1386739                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26432693                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1170607                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153032445                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2098                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        402240                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       624040                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        18254                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214115134                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713297173                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713297173                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45855909                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33644                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17622                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3809947                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15188192                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7902288                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       309027                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1690609                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149170384                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33642                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139223218                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108671                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25207143                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57191469                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1598                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141185598                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.986101                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.583450                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83792789     59.35%     59.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23729396     16.81%     76.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11958465      8.47%     84.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7816238      5.54%     90.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6906886      4.89%     95.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2701105      1.91%     96.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3065540      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119563      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95616      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141185598                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976802     74.82%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156391     11.98%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172399     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114983653     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013754      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14364350     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7845439      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139223218                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.967549                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305592                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009378                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421046297                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174411841                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135108872                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140528810                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201312                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2976063                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1254                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          683                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       160618                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          593                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4296489                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3357274                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       252656                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149204026                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1165553                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15188192                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7902288                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17620                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        201320                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13107                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          683                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1150476                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085530                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2236006                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136849193                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14114808                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2374025                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21958637                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19295976                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7843829                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.951050                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135115398                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135108872                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81538383                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221186086                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.938955                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368642                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26790709                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1958539                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136889109                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.894315                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.710728                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87785760     64.13%     64.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22507997     16.44%     80.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10812087      7.90%     88.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4816921      3.52%     91.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3764227      2.75%     94.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537928      1.12%     95.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1562810      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095458      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3005921      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136889109                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3005921                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283095813                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302722025                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56240                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2707155                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.438928                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.438928                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.694962                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.694962                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618419818                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186439604                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145866500                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               143892753                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23715277                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19216872                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2055541                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9551259                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9101195                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2535298                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91349                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103423438                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130547985                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23715277                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11636493                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28521597                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6679369                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3302266                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12070222                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1660243                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139825142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.139987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.554390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111303545     79.60%     79.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2686044      1.92%     81.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2045605      1.46%     82.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5019800      3.59%     86.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1126534      0.81%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1622492      1.16%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1227180      0.88%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          771057      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14022885     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139825142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.164812                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.907259                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102210714                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4882977                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28083746                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       112232                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4535464                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4094090                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42379                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     157498293                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        79247                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4535464                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       103074874                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1336312                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2072157                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27322447                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1483880                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155881426                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        19276                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        273292                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       609252                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       166148                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    219000529                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    726033814                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    726033814                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172800322                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46200191                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38305                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21567                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5034283                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15042940                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7342901                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       126464                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1633477                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153110147                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38280                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142185728                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       193499                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     27999685                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60708355                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4804                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    139825142                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.016882                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.564447                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80276454     57.41%     57.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25013121     17.89%     75.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11702500      8.37%     83.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8575111      6.13%     89.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7623988      5.45%     95.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3023788      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2994672      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       464714      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       150794      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139825142                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         571536     68.73%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        115935     13.94%     82.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       144050     17.32%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119335942     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2137112      1.50%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16738      0.01%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13425053      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7270883      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142185728                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.988137                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             831521                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005848                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    425221618                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    181148546                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138608115                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143017249                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       351455                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3670573                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1023                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          434                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       230575                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4535464                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         832464                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        93201                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153148427                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        50112                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15042940                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7342901                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21542                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         81311                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          434                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1118389                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1172468                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2290857                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139624259                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12900859                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2561469                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20169903                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19830287                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7269044                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.970336                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138790594                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138608115                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83138284                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        230330143                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.963274                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360953                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101232458                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124322999                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28827241                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33476                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2058878                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135289678                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.918939                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.692442                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     84298042     62.31%     62.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23856959     17.63%     79.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10514542      7.77%     87.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5509850      4.07%     91.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4389330      3.24%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1578960      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1339505      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1001664      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2800826      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135289678                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101232458                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124322999                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18484693                       # Number of memory references committed
system.switch_cpus1.commit.loads             11372367                       # Number of loads committed
system.switch_cpus1.commit.membars              16738                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17862839                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112019470                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2530979                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2800826                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           285639092                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          310836163                       # The number of ROB writes
system.switch_cpus1.timesIdled                  70195                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4067611                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101232458                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124322999                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101232458                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.421409                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.421409                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.703527                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.703527                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       629585121                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193062195                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      147328053                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33476                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               143892753                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24164791                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19592980                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2064257                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9733197                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9289213                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2598887                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95724                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    105492430                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             132141263                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24164791                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11888100                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29067845                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6721934                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2635553                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12323391                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1620616                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    141827189                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.140255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.544368                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       112759344     79.50%     79.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2041374      1.44%     80.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3743363      2.64%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3394532      2.39%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2162131      1.52%     87.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1773916      1.25%     88.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1027849      0.72%     89.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1075113      0.76%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13849567      9.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    141827189                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167936                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.918332                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       104422841                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4037617                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28692523                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        48645                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4625557                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4181615                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5808                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     159839066                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        45933                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4625557                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       105269484                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1102450                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1737745                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27875492                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1216455                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     158053157                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        231645                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       524846                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    223545523                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    735961918                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    735961918                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176945976                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46599521                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34846                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17424                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4371484                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14979346                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7439294                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        84347                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1670263                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         155063264                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34848                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        144107785                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       162858                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27213948                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59649564                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    141827189                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.016080                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.561053                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     81473724     57.45%     57.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24831356     17.51%     74.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13062583      9.21%     84.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7551719      5.32%     89.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8356434      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3100298      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2755646      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       528428      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       167001      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    141827189                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         576936     68.87%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        118815     14.18%     83.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       142015     16.95%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121347817     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2038618      1.41%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17422      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13303398      9.23%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7400530      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     144107785                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.001494                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             837766                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005813                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    431043382                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    182312275                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    140933159                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     144945551                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       278736                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3444228                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          215                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       131887                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4625557                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         713193                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       109776                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    155098112                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        62177                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14979346                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7439294                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17424                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         95216                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          215                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1147999                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1155011                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2303010                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    141726008                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12775428                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2381776                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20175594                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20167647                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7400166                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.984942                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141062904                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            140933159                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82225187                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        230945500                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.979432                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356037                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103052903                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126888174                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28210318                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34848                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2084589                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    137201632                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.924830                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694647                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     85004414     61.96%     61.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24179259     17.62%     79.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12013203      8.76%     88.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4086965      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5030735      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1762529      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1241477      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1027233      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2855817      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    137201632                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103052903                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126888174                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18842525                       # Number of memory references committed
system.switch_cpus2.commit.loads             11535118                       # Number of loads committed
system.switch_cpus2.commit.membars              17424                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18314911                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114316520                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2617047                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2855817                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           289444307                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          314822728                       # The number of ROB writes
system.switch_cpus2.timesIdled                  43773                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2065564                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103052903                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126888174                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103052903                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.396300                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.396300                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.716179                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.716179                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       638123795                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      197261503                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      148992575                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34848                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               143892753                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        24228194                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19847967                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2052819                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9921076                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9575993                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2478541                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        94456                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    107528717                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             130050456                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           24228194                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12054534                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             28169879                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6136237                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3612249                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12579075                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1603757                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    143376567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.109579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.534284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       115206688     80.35%     80.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2274617      1.59%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3861271      2.69%     84.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2246794      1.57%     86.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1758199      1.23%     87.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1544320      1.08%     88.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          948635      0.66%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2384503      1.66%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13151540      9.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    143376567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.168377                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.903801                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       106846210                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4816466                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         27575534                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        72908                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4065443                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3972669                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     156714640                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4065443                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       107386488                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         612792                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3279770                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27090671                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       941398                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     155652982                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents         95837                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       543200                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    219796903                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    724136736                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    724136736                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    176076162                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        43720735                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        35033                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17542                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2734899                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14432034                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7394527                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        71526                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1673991                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         150552927                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        35034                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        141384938                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        89104                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     22327194                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     49427736                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    143376567                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.986109                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.547149                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     85680483     59.76%     59.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22152447     15.45%     75.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11920860      8.31%     83.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8859296      6.18%     89.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8632313      6.02%     95.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3193492      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2430259      1.70%     99.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       324719      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       182698      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    143376567                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         125974     28.06%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        167601     37.33%     65.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       155437     34.62%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    119336341     84.41%     84.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1913651      1.35%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17491      0.01%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12748544      9.02%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7368911      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     141384938                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.982572                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             449012                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003176                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    426684559                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    172915396                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    138368796                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     141833950                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       288758                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2990868                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       119062                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4065443                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         409827                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        54934                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    150587961                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       782254                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14432034                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7394527                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17542                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         44479                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1181595                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1089977                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2271572                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    139180664                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12429505                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2204274                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19798215                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19699447                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7368710                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.967253                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             138368856                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            138368796                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         81802481                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        226581703                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.961611                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.361029                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102375339                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    126191951                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     24396281                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34984                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2070082                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    139311124                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.905828                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.714395                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     88276782     63.37%     63.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24593328     17.65%     81.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9617978      6.90%     87.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5063613      3.63%     91.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4307347      3.09%     94.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2075007      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       969418      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1510311      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2897340      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    139311124                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102375339                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     126191951                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18716628                       # Number of memory references committed
system.switch_cpus3.commit.loads             11441163                       # Number of loads committed
system.switch_cpus3.commit.membars              17492                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18309052                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113605267                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2609992                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2897340                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           287002016                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          305243590                       # The number of ROB writes
system.switch_cpus3.timesIdled                  24045                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 516186                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102375339                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            126191951                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102375339                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.405541                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.405541                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.711470                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.711470                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       625904798                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      193203103                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      146356465                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34984                       # number of misc regfile writes
system.l20.replacements                         12660                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          790072                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29044                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.202589                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          358.013816                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.159910                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6082.287026                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             0.346559                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9934.192690                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.021851                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000559                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.371233                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000021                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.606335                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        84568                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  84568                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           22103                       # number of Writeback hits
system.l20.Writeback_hits::total                22103                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        84568                       # number of demand (read+write) hits
system.l20.demand_hits::total                   84568                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        84568                       # number of overall hits
system.l20.overall_hits::total                  84568                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12650                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12660                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12650                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12660                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12650                       # number of overall misses
system.l20.overall_misses::total                12660                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2684168                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3782621748                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3785305916                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2684168                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3782621748                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3785305916                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2684168                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3782621748                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3785305916                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97218                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97228                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        22103                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            22103                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97218                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97228                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97218                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97228                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.130120                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.130209                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.130120                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.130209                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.130120                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.130209                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 268416.800000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 299021.482055                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 298997.307741                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 268416.800000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 299021.482055                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 298997.307741                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 268416.800000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 299021.482055                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 298997.307741                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4111                       # number of writebacks
system.l20.writebacks::total                     4111                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12650                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12660                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12650                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12660                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12650                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12660                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2044459                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2974565354                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2976609813                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2044459                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2974565354                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2976609813                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2044459                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2974565354                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2976609813                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.130120                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.130209                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.130120                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.130209                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.130120                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.130209                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 204445.900000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 235143.506245                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 235119.258531                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 204445.900000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 235143.506245                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 235119.258531                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 204445.900000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 235143.506245                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 235119.258531                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         15999                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          819939                       # Total number of references to valid blocks.
system.l21.sampled_refs                         32383                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.320044                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          858.842478                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.093524                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4230.235442                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             0.251458                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         11284.577098                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.052420                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000616                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.258193                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000015                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.688756                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        58051                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  58051                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           21733                       # number of Writeback hits
system.l21.Writeback_hits::total                21733                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        58051                       # number of demand (read+write) hits
system.l21.demand_hits::total                   58051                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        58051                       # number of overall hits
system.l21.overall_hits::total                  58051                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        15986                       # number of ReadReq misses
system.l21.ReadReq_misses::total                15999                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        15986                       # number of demand (read+write) misses
system.l21.demand_misses::total                 15999                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        15986                       # number of overall misses
system.l21.overall_misses::total                15999                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3454284                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   5295897274                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     5299351558                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3454284                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   5295897274                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      5299351558                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3454284                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   5295897274                       # number of overall miss cycles
system.l21.overall_miss_latency::total     5299351558                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        74037                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              74050                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        21733                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            21733                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        74037                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               74050                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        74037                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              74050                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.215919                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.216057                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.215919                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.216057                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.215919                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.216057                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 265714.153846                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 331283.452646                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 331230.174261                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 265714.153846                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 331283.452646                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 331230.174261                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 265714.153846                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 331283.452646                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 331230.174261                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3246                       # number of writebacks
system.l21.writebacks::total                     3246                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        15986                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           15999                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        15986                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            15999                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        15986                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           15999                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2620494                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   4273594707                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   4276215201                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2620494                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   4273594707                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   4276215201                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2620494                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   4273594707                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   4276215201                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.215919                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.216057                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.215919                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.216057                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.215919                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.216057                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 201576.461538                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 267333.586075                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 267280.155072                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 201576.461538                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 267333.586075                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 267280.155072                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 201576.461538                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 267333.586075                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 267280.155072                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3207                       # number of replacements
system.l22.tagsinuse                            16384                       # Cycle average of tags in use
system.l22.total_refs                          429868                       # Total number of references to valid blocks.
system.l22.sampled_refs                         19591                       # Sample count of references to valid blocks.
system.l22.avg_refs                         21.942116                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         1054.889182                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.996693                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1605.350591                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             0.759039                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         13709.004495                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.064385                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000854                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.097983                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000046                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.836731                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        36938                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  36938                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11023                       # number of Writeback hits
system.l22.Writeback_hits::total                11023                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        36938                       # number of demand (read+write) hits
system.l22.demand_hits::total                   36938                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        36938                       # number of overall hits
system.l22.overall_hits::total                  36938                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3193                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3207                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3193                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3207                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3193                       # number of overall misses
system.l22.overall_misses::total                 3207                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4189886                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    950538714                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      954728600                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4189886                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    950538714                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       954728600                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4189886                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    950538714                       # number of overall miss cycles
system.l22.overall_miss_latency::total      954728600                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40131                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40145                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11023                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11023                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40131                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40145                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40131                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40145                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.079564                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.079885                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.079564                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.079885                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.079564                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.079885                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 299277.571429                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 297694.554964                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 297701.465544                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 299277.571429                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 297694.554964                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 297701.465544                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 299277.571429                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 297694.554964                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 297701.465544                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2596                       # number of writebacks
system.l22.writebacks::total                     2596                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3193                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3207                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3193                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3207                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3193                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3207                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3295408                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    746554062                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    749849470                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3295408                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    746554062                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    749849470                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3295408                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    746554062                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    749849470                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.079564                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.079885                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.079564                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.079885                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.079564                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.079885                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 235386.285714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 233809.602881                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 233816.485812                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 235386.285714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 233809.602881                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 233816.485812                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 235386.285714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 233809.602881                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 233816.485812                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          2859                       # number of replacements
system.l23.tagsinuse                            16384                       # Cycle average of tags in use
system.l23.total_refs                          360279                       # Total number of references to valid blocks.
system.l23.sampled_refs                         19243                       # Sample count of references to valid blocks.
system.l23.avg_refs                         18.722600                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         1316.079484                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    15.018388                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1407.991285                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst            15.165704                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         13629.745140                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.080327                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000917                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.085937                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000926                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.831894                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        30872                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  30872                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           10089                       # number of Writeback hits
system.l23.Writeback_hits::total                10089                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        30872                       # number of demand (read+write) hits
system.l23.demand_hits::total                   30872                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        30872                       # number of overall hits
system.l23.overall_hits::total                  30872                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         2843                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 2859                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         2843                       # number of demand (read+write) misses
system.l23.demand_misses::total                  2859                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         2843                       # number of overall misses
system.l23.overall_misses::total                 2859                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      5500236                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    953205373                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      958705609                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      5500236                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    953205373                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       958705609                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      5500236                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    953205373                       # number of overall miss cycles
system.l23.overall_miss_latency::total      958705609                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        33715                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              33731                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        10089                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            10089                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        33715                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               33731                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        33715                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              33731                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.084324                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.084759                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.084324                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.084759                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.084324                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.084759                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 343764.750000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 335281.524094                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 335328.999300                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 343764.750000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 335281.524094                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 335328.999300                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 343764.750000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 335281.524094                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 335328.999300                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2057                       # number of writebacks
system.l23.writebacks::total                     2057                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         2843                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            2859                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         2843                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             2859                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         2843                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            2859                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      4477465                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    771530677                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    776008142                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      4477465                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    771530677                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    776008142                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      4477465                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    771530677                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    776008142                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.084324                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.084759                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.084324                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.084759                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.084324                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.084759                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 279841.562500                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 271379.063313                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 271426.422525                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 279841.562500                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 271379.063313                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 271426.422525                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 279841.562500                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 271379.063313                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 271426.422525                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.757713                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012116013                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840210.932727                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.757713                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015637                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881022                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12108352                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12108352                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12108352                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12108352                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12108352                       # number of overall hits
system.cpu0.icache.overall_hits::total       12108352                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2873053                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2873053                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2873053                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2873053                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2873053                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2873053                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12108362                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12108362                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12108362                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12108362                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12108362                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12108362                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 287305.300000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 287305.300000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 287305.300000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 287305.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 287305.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 287305.300000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2768053                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2768053                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2768053                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2768053                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2768053                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2768053                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 276805.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 276805.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 276805.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 276805.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 276805.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 276805.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97218                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191229965                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97474                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1961.856136                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.502715                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.497285                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916026                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083974                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10965477                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10965477                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709435                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709435                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17209                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17209                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18674912                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18674912                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18674912                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18674912                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       403533                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       403533                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           90                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       403623                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        403623                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       403623                       # number of overall misses
system.cpu0.dcache.overall_misses::total       403623                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  41860323730                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  41860323730                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     11406057                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11406057                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  41871729787                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  41871729787                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  41871729787                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  41871729787                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11369010                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11369010                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17209                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17209                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19078535                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19078535                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19078535                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19078535                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035494                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035494                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021156                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021156                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021156                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021156                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 103734.573703                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 103734.573703                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 126733.966667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 126733.966667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 103739.702116                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 103739.702116                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 103739.702116                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 103739.702116                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22103                       # number of writebacks
system.cpu0.dcache.writebacks::total            22103                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       306315                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       306315                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       306405                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       306405                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       306405                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       306405                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97218                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97218                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97218                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97218                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97218                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97218                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9514878171                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9514878171                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9514878171                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9514878171                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9514878171                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9514878171                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008551                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008551                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005096                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005096                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005096                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005096                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 97871.568753                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97871.568753                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 97871.568753                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97871.568753                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 97871.568753                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97871.568753                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996203                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017150960                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050707.580645                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996203                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12070205                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12070205                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12070205                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12070205                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12070205                       # number of overall hits
system.cpu1.icache.overall_hits::total       12070205                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4409530                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4409530                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4409530                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4409530                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4409530                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4409530                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12070222                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12070222                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12070222                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12070222                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12070222                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12070222                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 259384.117647                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 259384.117647                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 259384.117647                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 259384.117647                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 259384.117647                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 259384.117647                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3562184                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3562184                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3562184                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3562184                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3562184                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3562184                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 274014.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 274014.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 274014.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 274014.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 274014.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 274014.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 74037                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180558899                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 74293                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2430.362201                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.739182                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.260818                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901325                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098675                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9708485                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9708485                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7078850                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7078850                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21266                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21266                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16738                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16738                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16787335                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16787335                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16787335                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16787335                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       180307                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       180307                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       180307                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        180307                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       180307                       # number of overall misses
system.cpu1.dcache.overall_misses::total       180307                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  24781117438                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  24781117438                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  24781117438                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  24781117438                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  24781117438                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  24781117438                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9888792                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9888792                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7078850                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7078850                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21266                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21266                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16967642                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16967642                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16967642                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16967642                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018233                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018233                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010627                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010627                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010627                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010627                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 137438.465717                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 137438.465717                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 137438.465717                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 137438.465717                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 137438.465717                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 137438.465717                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21733                       # number of writebacks
system.cpu1.dcache.writebacks::total            21733                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       106270                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       106270                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       106270                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       106270                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       106270                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       106270                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        74037                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        74037                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        74037                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        74037                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        74037                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        74037                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9223650865                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9223650865                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9223650865                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9223650865                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9223650865                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9223650865                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007487                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007487                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004363                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004363                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004363                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004363                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 124581.639788                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 124581.639788                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 124581.639788                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 124581.639788                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 124581.639788                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 124581.639788                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996685                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015283248                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192836.388769                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996685                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12323374                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12323374                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12323374                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12323374                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12323374                       # number of overall hits
system.cpu2.icache.overall_hits::total       12323374                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5167659                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5167659                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5167659                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5167659                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5167659                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5167659                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12323391                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12323391                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12323391                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12323391                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12323391                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12323391                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 303979.941176                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 303979.941176                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 303979.941176                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 303979.941176                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 303979.941176                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 303979.941176                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4306086                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4306086                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4306086                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4306086                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4306086                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4306086                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 307577.571429                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 307577.571429                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 307577.571429                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 307577.571429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 307577.571429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 307577.571429                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40131                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169017871                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40387                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4184.957313                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.884482                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.115518                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905799                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094201                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9610125                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9610125                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7273134                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7273134                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17424                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17424                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17424                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17424                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16883259                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16883259                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16883259                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16883259                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       121412                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       121412                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       121412                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        121412                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       121412                       # number of overall misses
system.cpu2.dcache.overall_misses::total       121412                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13427320716                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13427320716                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13427320716                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13427320716                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13427320716                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13427320716                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9731537                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9731537                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7273134                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7273134                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17424                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17424                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17424                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17424                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17004671                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17004671                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17004671                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17004671                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012476                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012476                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007140                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007140                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007140                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007140                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 110593.028004                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 110593.028004                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 110593.028004                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 110593.028004                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 110593.028004                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 110593.028004                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11023                       # number of writebacks
system.cpu2.dcache.writebacks::total            11023                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        81281                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        81281                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        81281                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        81281                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        81281                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        81281                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40131                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40131                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40131                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40131                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40131                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40131                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3380926529                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3380926529                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3380926529                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3380926529                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3380926529                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3380926529                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004124                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004124                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 84247.253470                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 84247.253470                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 84247.253470                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 84247.253470                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 84247.253470                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 84247.253470                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.018379                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1018929623                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2205475.374459                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.018379                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.024068                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.738812                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12579058                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12579058                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12579058                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12579058                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12579058                       # number of overall hits
system.cpu3.icache.overall_hits::total       12579058                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5971890                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5971890                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5971890                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5971890                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5971890                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5971890                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12579075                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12579075                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12579075                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12579075                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12579075                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12579075                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 351287.647059                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 351287.647059                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 351287.647059                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 351287.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 351287.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 351287.647059                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5633065                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5633065                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5633065                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5633065                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5633065                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5633065                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 352066.562500                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 352066.562500                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 352066.562500                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 352066.562500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 352066.562500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 352066.562500                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33715                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               163685339                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 33971                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4818.384475                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.026952                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.973048                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902449                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097551                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9269147                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9269147                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7240482                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7240482                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17516                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17516                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17492                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17492                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16509629                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16509629                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16509629                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16509629                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        86217                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        86217                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        86217                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         86217                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        86217                       # number of overall misses
system.cpu3.dcache.overall_misses::total        86217                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   8393495373                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   8393495373                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   8393495373                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   8393495373                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   8393495373                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   8393495373                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9355364                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9355364                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7240482                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7240482                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17516                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17516                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17492                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17492                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16595846                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16595846                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16595846                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16595846                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009216                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009216                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005195                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005195                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005195                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005195                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 97353.136539                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 97353.136539                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 97353.136539                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 97353.136539                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 97353.136539                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 97353.136539                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        10089                       # number of writebacks
system.cpu3.dcache.writebacks::total            10089                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        52502                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        52502                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        52502                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        52502                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        52502                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        52502                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33715                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33715                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33715                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33715                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33715                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33715                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   2991959870                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2991959870                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   2991959870                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2991959870                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   2991959870                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2991959870                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003604                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003604                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002032                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002032                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002032                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002032                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 88742.692273                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 88742.692273                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 88742.692273                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 88742.692273                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 88742.692273                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 88742.692273                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
