<stg><name>backprop_Pipeline_VITIS_LOOP_80_1</name>


<trans_list>

<trans id="111" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %output_difference_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_difference_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %output_difference_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_difference_1_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %output_difference_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_difference_1_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %training_targets, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %dactivations3_2_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %dactivations3_2_1_reload

]]></Node>
<StgValue><ssdm name="dactivations3_2_1_reload_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %dactivations3_1_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %dactivations3_1_1_reload

]]></Node>
<StgValue><ssdm name="dactivations3_1_1_reload_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %dactivations3_0_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %dactivations3_0_1_reload

]]></Node>
<StgValue><ssdm name="dactivations3_0_1_reload_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:8 %sub_ln81_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sub_ln81

]]></Node>
<StgValue><ssdm name="sub_ln81_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %net_outputs_2_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_outputs_2_1_reload

]]></Node>
<StgValue><ssdm name="net_outputs_2_1_reload_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:10 %net_outputs_1_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_outputs_1_1_reload

]]></Node>
<StgValue><ssdm name="net_outputs_1_1_reload_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:11 %net_outputs_0_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_outputs_0_1_reload

]]></Node>
<StgValue><ssdm name="net_outputs_0_1_reload_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:12 %output_difference_0_023_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %output_difference_0_023

]]></Node>
<StgValue><ssdm name="output_difference_0_023_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:13 %output_difference_1_024_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %output_difference_1_024

]]></Node>
<StgValue><ssdm name="output_difference_1_024_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:14 %output_difference_2_025_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %output_difference_2_025

]]></Node>
<StgValue><ssdm name="output_difference_2_025_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i64 %output_difference_2_025_read, i64 %output_difference_1_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i64 %output_difference_1_024_read, i64 %output_difference_1_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i64 %output_difference_0_023_read, i64 %output_difference_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:18 %store_ln0 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:19 %br_ln0 = br void %for.inc.i110

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc.i110:0 %i_8 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i110:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.i110:2 %icmp_ln80 = icmp_eq  i2 %i_8, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i110:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.i110:4 %add_ln80 = add i2 %i_8, i2 1

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i110:5 %br_ln80 = br i1 %icmp_ln80, void %for.inc.i110.split, void %VITIS_LOOP_90_2.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="2">
<![CDATA[
for.inc.i110.split:2 %zext_ln81 = zext i2 %i_8

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i110.split:3 %add_ln81 = add i9 %zext_ln81, i9 %sub_ln81_read

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i110.split:4 %zext_ln81_1 = zext i9 %add_ln81

]]></Node>
<StgValue><ssdm name="zext_ln81_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i110.split:5 %training_targets_addr = getelementptr i64 %training_targets, i64 0, i64 %zext_ln81_1

]]></Node>
<StgValue><ssdm name="training_targets_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i110.split:6 %training_targets_load = load i9 %training_targets_addr

]]></Node>
<StgValue><ssdm name="training_targets_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc.i110.split:14 %switch_ln81 = switch i2 %i_8, void %branch20, i2 0, void %for.inc.i110.split.for.inc.i110.split412_crit_edge, i2 1, void %for.inc.i110.split.for.inc.i110.split412_crit_edge11

]]></Node>
<StgValue><ssdm name="switch_ln81"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i110.split412:0 %store_ln80 = store i2 %add_ln80, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i110.split412:1 %br_ln80 = br void %for.inc.i110

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="50" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i110.split:6 %training_targets_load = load i9 %training_targets_addr

]]></Node>
<StgValue><ssdm name="training_targets_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="51" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="2">
<![CDATA[
for.inc.i110.split:1 %tmp_9 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %net_outputs_0_1_reload_read, i64 %net_outputs_1_1_reload_read, i64 %net_outputs_2_1_reload_read, i2 %i_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i110.split:7 %bitcast_ln81 = bitcast i64 %training_targets_load

]]></Node>
<StgValue><ssdm name="bitcast_ln81"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i110.split:8 %sub_i4 = dsub i64 %tmp_9, i64 %bitcast_ln81

]]></Node>
<StgValue><ssdm name="sub_i4"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="54" st_id="4" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i110.split:8 %sub_i4 = dsub i64 %tmp_9, i64 %bitcast_ln81

]]></Node>
<StgValue><ssdm name="sub_i4"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="55" st_id="5" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i110.split:8 %sub_i4 = dsub i64 %tmp_9, i64 %bitcast_ln81

]]></Node>
<StgValue><ssdm name="sub_i4"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="56" st_id="6" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i110.split:8 %sub_i4 = dsub i64 %tmp_9, i64 %bitcast_ln81

]]></Node>
<StgValue><ssdm name="sub_i4"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="57" st_id="7" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i110.split:8 %sub_i4 = dsub i64 %tmp_9, i64 %bitcast_ln81

]]></Node>
<StgValue><ssdm name="sub_i4"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i110.split:9 %bitcast_ln81_1 = bitcast i64 %sub_i4

]]></Node>
<StgValue><ssdm name="bitcast_ln81_1"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i110.split:10 %xor_ln81 = xor i64 %bitcast_ln81_1, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln81"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="2">
<![CDATA[
for.inc.i110.split:12 %tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %dactivations3_0_1_reload_read, i64 %dactivations3_1_1_reload_read, i64 %dactivations3_2_1_reload_read, i2 %i_8

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i110.split:11 %bitcast_ln81_2 = bitcast i64 %xor_ln81

]]></Node>
<StgValue><ssdm name="bitcast_ln81_2"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i110.split:13 %output_difference_1_4 = dmul i64 %bitcast_ln81_2, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="output_difference_1_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="63" st_id="9" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i110.split:13 %output_difference_1_4 = dmul i64 %bitcast_ln81_2, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="output_difference_1_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="64" st_id="10" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i110.split:13 %output_difference_1_4 = dmul i64 %bitcast_ln81_2, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="output_difference_1_4"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="65" st_id="11" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i110.split:13 %output_difference_1_4 = dmul i64 %bitcast_ln81_2, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="output_difference_1_4"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="66" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i110.split:0 %specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln79"/></StgValue>
</operation>

<operation id="67" st_id="12" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i110.split:13 %output_difference_1_4 = dmul i64 %bitcast_ln81_2, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="output_difference_1_4"/></StgValue>
</operation>

<operation id="74" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_90_2.i.preheader.exitStub:0 %output_difference_1_load = load i64 %output_difference_1

]]></Node>
<StgValue><ssdm name="output_difference_1_load"/></StgValue>
</operation>

<operation id="75" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_90_2.i.preheader.exitStub:1 %output_difference_1_1_load = load i64 %output_difference_1_1

]]></Node>
<StgValue><ssdm name="output_difference_1_1_load"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_90_2.i.preheader.exitStub:2 %output_difference_1_2_load = load i64 %output_difference_1_2

]]></Node>
<StgValue><ssdm name="output_difference_1_2_load"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_90_2.i.preheader.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %output_difference_2_1_out, i64 %output_difference_1_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_90_2.i.preheader.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %output_difference_1_1_out, i64 %output_difference_1_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_90_2.i.preheader.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %output_difference_0_1_out, i64 %output_difference_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0">
<![CDATA[
VITIS_LOOP_90_2.i.preheader.exitStub:6 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="68" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc.i110.split.for.inc.i110.split412_crit_edge11:0 %store_ln81 = store i64 %output_difference_1_4, i64 %output_difference_1_1

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="69" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i110.split.for.inc.i110.split412_crit_edge11:1 %br_ln81 = br void %for.inc.i110.split412

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="70" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc.i110.split.for.inc.i110.split412_crit_edge:0 %store_ln81 = store i64 %output_difference_1_4, i64 %output_difference_1

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="71" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i110.split.for.inc.i110.split412_crit_edge:1 %br_ln81 = br void %for.inc.i110.split412

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="72" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_8" val="!0"/>
<literal name="i_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch20:0 %store_ln81 = store i64 %output_difference_1_4, i64 %output_difference_1_2

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="73" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_8" val="!0"/>
<literal name="i_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
branch20:1 %br_ln81 = br void %for.inc.i110.split412

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="112" name="output_difference_2_025" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_difference_2_025"/></StgValue>
</port>
<port id="113" name="output_difference_1_024" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_difference_1_024"/></StgValue>
</port>
<port id="114" name="output_difference_0_023" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_difference_0_023"/></StgValue>
</port>
<port id="115" name="net_outputs_0_1_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="net_outputs_0_1_reload"/></StgValue>
</port>
<port id="116" name="net_outputs_1_1_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="net_outputs_1_1_reload"/></StgValue>
</port>
<port id="117" name="net_outputs_2_1_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="net_outputs_2_1_reload"/></StgValue>
</port>
<port id="118" name="sub_ln81" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sub_ln81"/></StgValue>
</port>
<port id="119" name="training_targets" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="training_targets"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="120" name="dactivations3_0_1_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="dactivations3_0_1_reload"/></StgValue>
</port>
<port id="121" name="dactivations3_1_1_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="dactivations3_1_1_reload"/></StgValue>
</port>
<port id="122" name="dactivations3_2_1_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="dactivations3_2_1_reload"/></StgValue>
</port>
<port id="123" name="output_difference_2_1_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_difference_2_1_out"/></StgValue>
</port>
<port id="124" name="output_difference_1_1_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_difference_1_1_out"/></StgValue>
</port>
<port id="125" name="output_difference_0_1_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_difference_0_1_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="127" from="StgValue_126" to="i" fromId="126" toId="16">
</dataflow>
<dataflow id="128" from="StgValue_126" to="output_difference_1" fromId="126" toId="17">
</dataflow>
<dataflow id="129" from="StgValue_126" to="output_difference_1_1" fromId="126" toId="18">
</dataflow>
<dataflow id="130" from="StgValue_126" to="output_difference_1_2" fromId="126" toId="19">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="131" toId="20">
</dataflow>
<dataflow id="133" from="training_targets" to="specinterface_ln0" fromId="119" toId="20">
</dataflow>
<dataflow id="135" from="empty_17" to="specinterface_ln0" fromId="134" toId="20">
</dataflow>
<dataflow id="137" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="20">
</dataflow>
<dataflow id="138" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="20">
</dataflow>
<dataflow id="140" from="empty_18" to="specinterface_ln0" fromId="139" toId="20">
</dataflow>
<dataflow id="142" from="StgValue_141" to="specinterface_ln0" fromId="141" toId="20">
</dataflow>
<dataflow id="143" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="20">
</dataflow>
<dataflow id="144" from="empty_18" to="specinterface_ln0" fromId="139" toId="20">
</dataflow>
<dataflow id="145" from="empty_18" to="specinterface_ln0" fromId="139" toId="20">
</dataflow>
<dataflow id="146" from="empty_18" to="specinterface_ln0" fromId="139" toId="20">
</dataflow>
<dataflow id="147" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="20">
</dataflow>
<dataflow id="148" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="20">
</dataflow>
<dataflow id="149" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="20">
</dataflow>
<dataflow id="150" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="20">
</dataflow>
<dataflow id="151" from="empty_18" to="specinterface_ln0" fromId="139" toId="20">
</dataflow>
<dataflow id="152" from="empty_18" to="specinterface_ln0" fromId="139" toId="20">
</dataflow>
<dataflow id="153" from="StgValue_141" to="specinterface_ln0" fromId="141" toId="20">
</dataflow>
<dataflow id="154" from="StgValue_136" to="specinterface_ln0" fromId="136" toId="20">
</dataflow>
<dataflow id="156" from="_ssdm_op_Read.ap_auto.double" to="dactivations3_2_1_reload_read" fromId="155" toId="21">
</dataflow>
<dataflow id="157" from="dactivations3_2_1_reload" to="dactivations3_2_1_reload_read" fromId="122" toId="21">
</dataflow>
<dataflow id="158" from="_ssdm_op_Read.ap_auto.double" to="dactivations3_1_1_reload_read" fromId="155" toId="22">
</dataflow>
<dataflow id="159" from="dactivations3_1_1_reload" to="dactivations3_1_1_reload_read" fromId="121" toId="22">
</dataflow>
<dataflow id="160" from="_ssdm_op_Read.ap_auto.double" to="dactivations3_0_1_reload_read" fromId="155" toId="23">
</dataflow>
<dataflow id="161" from="dactivations3_0_1_reload" to="dactivations3_0_1_reload_read" fromId="120" toId="23">
</dataflow>
<dataflow id="163" from="_ssdm_op_Read.ap_auto.i9" to="sub_ln81_read" fromId="162" toId="24">
</dataflow>
<dataflow id="164" from="sub_ln81" to="sub_ln81_read" fromId="118" toId="24">
</dataflow>
<dataflow id="165" from="_ssdm_op_Read.ap_auto.double" to="net_outputs_2_1_reload_read" fromId="155" toId="25">
</dataflow>
<dataflow id="166" from="net_outputs_2_1_reload" to="net_outputs_2_1_reload_read" fromId="117" toId="25">
</dataflow>
<dataflow id="167" from="_ssdm_op_Read.ap_auto.double" to="net_outputs_1_1_reload_read" fromId="155" toId="26">
</dataflow>
<dataflow id="168" from="net_outputs_1_1_reload" to="net_outputs_1_1_reload_read" fromId="116" toId="26">
</dataflow>
<dataflow id="169" from="_ssdm_op_Read.ap_auto.double" to="net_outputs_0_1_reload_read" fromId="155" toId="27">
</dataflow>
<dataflow id="170" from="net_outputs_0_1_reload" to="net_outputs_0_1_reload_read" fromId="115" toId="27">
</dataflow>
<dataflow id="171" from="_ssdm_op_Read.ap_auto.double" to="output_difference_0_023_read" fromId="155" toId="28">
</dataflow>
<dataflow id="172" from="output_difference_0_023" to="output_difference_0_023_read" fromId="114" toId="28">
</dataflow>
<dataflow id="173" from="_ssdm_op_Read.ap_auto.double" to="output_difference_1_024_read" fromId="155" toId="29">
</dataflow>
<dataflow id="174" from="output_difference_1_024" to="output_difference_1_024_read" fromId="113" toId="29">
</dataflow>
<dataflow id="175" from="_ssdm_op_Read.ap_auto.double" to="output_difference_2_025_read" fromId="155" toId="30">
</dataflow>
<dataflow id="176" from="output_difference_2_025" to="output_difference_2_025_read" fromId="112" toId="30">
</dataflow>
<dataflow id="177" from="output_difference_2_025_read" to="store_ln0" fromId="30" toId="31">
</dataflow>
<dataflow id="178" from="output_difference_1_2" to="store_ln0" fromId="19" toId="31">
</dataflow>
<dataflow id="179" from="output_difference_1_024_read" to="store_ln0" fromId="29" toId="32">
</dataflow>
<dataflow id="180" from="output_difference_1_1" to="store_ln0" fromId="18" toId="32">
</dataflow>
<dataflow id="181" from="output_difference_0_023_read" to="store_ln0" fromId="28" toId="33">
</dataflow>
<dataflow id="182" from="output_difference_1" to="store_ln0" fromId="17" toId="33">
</dataflow>
<dataflow id="184" from="StgValue_183" to="store_ln0" fromId="183" toId="34">
</dataflow>
<dataflow id="185" from="i" to="store_ln0" fromId="16" toId="34">
</dataflow>
<dataflow id="186" from="i" to="i_8" fromId="16" toId="36">
</dataflow>
<dataflow id="188" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="187" toId="37">
</dataflow>
<dataflow id="189" from="StgValue_141" to="specpipeline_ln0" fromId="141" toId="37">
</dataflow>
<dataflow id="190" from="StgValue_136" to="specpipeline_ln0" fromId="136" toId="37">
</dataflow>
<dataflow id="191" from="StgValue_126" to="specpipeline_ln0" fromId="126" toId="37">
</dataflow>
<dataflow id="192" from="StgValue_136" to="specpipeline_ln0" fromId="136" toId="37">
</dataflow>
<dataflow id="194" from="p_str" to="specpipeline_ln0" fromId="193" toId="37">
</dataflow>
<dataflow id="195" from="i_8" to="icmp_ln80" fromId="36" toId="38">
</dataflow>
<dataflow id="197" from="StgValue_196" to="icmp_ln80" fromId="196" toId="38">
</dataflow>
<dataflow id="199" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="198" toId="39">
</dataflow>
<dataflow id="201" from="StgValue_200" to="empty" fromId="200" toId="39">
</dataflow>
<dataflow id="202" from="StgValue_200" to="empty" fromId="200" toId="39">
</dataflow>
<dataflow id="203" from="StgValue_200" to="empty" fromId="200" toId="39">
</dataflow>
<dataflow id="204" from="i_8" to="add_ln80" fromId="36" toId="40">
</dataflow>
<dataflow id="206" from="StgValue_205" to="add_ln80" fromId="205" toId="40">
</dataflow>
<dataflow id="207" from="icmp_ln80" to="br_ln80" fromId="38" toId="41">
</dataflow>
<dataflow id="208" from="i_8" to="zext_ln81" fromId="36" toId="42">
</dataflow>
<dataflow id="209" from="zext_ln81" to="add_ln81" fromId="42" toId="43">
</dataflow>
<dataflow id="210" from="sub_ln81_read" to="add_ln81" fromId="24" toId="43">
</dataflow>
<dataflow id="211" from="add_ln81" to="zext_ln81_1" fromId="43" toId="44">
</dataflow>
<dataflow id="212" from="training_targets" to="training_targets_addr" fromId="119" toId="45">
</dataflow>
<dataflow id="214" from="StgValue_213" to="training_targets_addr" fromId="213" toId="45">
</dataflow>
<dataflow id="215" from="zext_ln81_1" to="training_targets_addr" fromId="44" toId="45">
</dataflow>
<dataflow id="216" from="training_targets_addr" to="training_targets_load" fromId="45" toId="46">
</dataflow>
<dataflow id="217" from="i_8" to="switch_ln81" fromId="36" toId="47">
</dataflow>
<dataflow id="218" from="StgValue_183" to="switch_ln81" fromId="183" toId="47">
</dataflow>
<dataflow id="219" from="StgValue_205" to="switch_ln81" fromId="205" toId="47">
</dataflow>
<dataflow id="220" from="add_ln80" to="store_ln80" fromId="40" toId="48">
</dataflow>
<dataflow id="221" from="i" to="store_ln80" fromId="16" toId="48">
</dataflow>
<dataflow id="222" from="training_targets_addr" to="training_targets_load" fromId="45" toId="50">
</dataflow>
<dataflow id="224" from="_ssdm_op_Mux.ap_auto.3double.i2" to="tmp_9" fromId="223" toId="51">
</dataflow>
<dataflow id="225" from="net_outputs_0_1_reload_read" to="tmp_9" fromId="27" toId="51">
</dataflow>
<dataflow id="226" from="net_outputs_1_1_reload_read" to="tmp_9" fromId="26" toId="51">
</dataflow>
<dataflow id="227" from="net_outputs_2_1_reload_read" to="tmp_9" fromId="25" toId="51">
</dataflow>
<dataflow id="228" from="i_8" to="tmp_9" fromId="36" toId="51">
</dataflow>
<dataflow id="229" from="training_targets_load" to="bitcast_ln81" fromId="50" toId="52">
</dataflow>
<dataflow id="230" from="tmp_9" to="sub_i4" fromId="51" toId="53">
</dataflow>
<dataflow id="231" from="bitcast_ln81" to="sub_i4" fromId="52" toId="53">
</dataflow>
<dataflow id="232" from="tmp_9" to="sub_i4" fromId="51" toId="54">
</dataflow>
<dataflow id="233" from="bitcast_ln81" to="sub_i4" fromId="52" toId="54">
</dataflow>
<dataflow id="234" from="tmp_9" to="sub_i4" fromId="51" toId="55">
</dataflow>
<dataflow id="235" from="bitcast_ln81" to="sub_i4" fromId="52" toId="55">
</dataflow>
<dataflow id="236" from="tmp_9" to="sub_i4" fromId="51" toId="56">
</dataflow>
<dataflow id="237" from="bitcast_ln81" to="sub_i4" fromId="52" toId="56">
</dataflow>
<dataflow id="238" from="tmp_9" to="sub_i4" fromId="51" toId="57">
</dataflow>
<dataflow id="239" from="bitcast_ln81" to="sub_i4" fromId="52" toId="57">
</dataflow>
<dataflow id="240" from="sub_i4" to="bitcast_ln81_1" fromId="57" toId="58">
</dataflow>
<dataflow id="241" from="bitcast_ln81_1" to="xor_ln81" fromId="58" toId="59">
</dataflow>
<dataflow id="243" from="StgValue_242" to="xor_ln81" fromId="242" toId="59">
</dataflow>
<dataflow id="244" from="_ssdm_op_Mux.ap_auto.3double.i2" to="tmp_s" fromId="223" toId="60">
</dataflow>
<dataflow id="245" from="dactivations3_0_1_reload_read" to="tmp_s" fromId="23" toId="60">
</dataflow>
<dataflow id="246" from="dactivations3_1_1_reload_read" to="tmp_s" fromId="22" toId="60">
</dataflow>
<dataflow id="247" from="dactivations3_2_1_reload_read" to="tmp_s" fromId="21" toId="60">
</dataflow>
<dataflow id="248" from="i_8" to="tmp_s" fromId="36" toId="60">
</dataflow>
<dataflow id="249" from="xor_ln81" to="bitcast_ln81_2" fromId="59" toId="61">
</dataflow>
<dataflow id="250" from="bitcast_ln81_2" to="output_difference_1_4" fromId="61" toId="62">
</dataflow>
<dataflow id="251" from="tmp_s" to="output_difference_1_4" fromId="60" toId="62">
</dataflow>
<dataflow id="252" from="bitcast_ln81_2" to="output_difference_1_4" fromId="61" toId="63">
</dataflow>
<dataflow id="253" from="tmp_s" to="output_difference_1_4" fromId="60" toId="63">
</dataflow>
<dataflow id="254" from="bitcast_ln81_2" to="output_difference_1_4" fromId="61" toId="64">
</dataflow>
<dataflow id="255" from="tmp_s" to="output_difference_1_4" fromId="60" toId="64">
</dataflow>
<dataflow id="256" from="bitcast_ln81_2" to="output_difference_1_4" fromId="61" toId="65">
</dataflow>
<dataflow id="257" from="tmp_s" to="output_difference_1_4" fromId="60" toId="65">
</dataflow>
<dataflow id="259" from="_ssdm_op_SpecLoopName" to="specloopname_ln79" fromId="258" toId="66">
</dataflow>
<dataflow id="261" from="empty_24" to="specloopname_ln79" fromId="260" toId="66">
</dataflow>
<dataflow id="262" from="bitcast_ln81_2" to="output_difference_1_4" fromId="61" toId="67">
</dataflow>
<dataflow id="263" from="tmp_s" to="output_difference_1_4" fromId="60" toId="67">
</dataflow>
<dataflow id="264" from="output_difference_1_4" to="store_ln81" fromId="67" toId="68">
</dataflow>
<dataflow id="265" from="output_difference_1_1" to="store_ln81" fromId="18" toId="68">
</dataflow>
<dataflow id="266" from="output_difference_1_4" to="store_ln81" fromId="67" toId="70">
</dataflow>
<dataflow id="267" from="output_difference_1" to="store_ln81" fromId="17" toId="70">
</dataflow>
<dataflow id="268" from="output_difference_1_4" to="store_ln81" fromId="67" toId="72">
</dataflow>
<dataflow id="269" from="output_difference_1_2" to="store_ln81" fromId="19" toId="72">
</dataflow>
<dataflow id="270" from="output_difference_1" to="output_difference_1_load" fromId="17" toId="74">
</dataflow>
<dataflow id="271" from="output_difference_1_1" to="output_difference_1_1_load" fromId="18" toId="75">
</dataflow>
<dataflow id="272" from="output_difference_1_2" to="output_difference_1_2_load" fromId="19" toId="76">
</dataflow>
<dataflow id="274" from="_ssdm_op_Write.ap_auto.doubleP0A" to="write_ln0" fromId="273" toId="77">
</dataflow>
<dataflow id="275" from="output_difference_2_1_out" to="write_ln0" fromId="123" toId="77">
</dataflow>
<dataflow id="276" from="output_difference_1_2_load" to="write_ln0" fromId="76" toId="77">
</dataflow>
<dataflow id="277" from="_ssdm_op_Write.ap_auto.doubleP0A" to="write_ln0" fromId="273" toId="78">
</dataflow>
<dataflow id="278" from="output_difference_1_1_out" to="write_ln0" fromId="124" toId="78">
</dataflow>
<dataflow id="279" from="output_difference_1_1_load" to="write_ln0" fromId="75" toId="78">
</dataflow>
<dataflow id="280" from="_ssdm_op_Write.ap_auto.doubleP0A" to="write_ln0" fromId="273" toId="79">
</dataflow>
<dataflow id="281" from="output_difference_0_1_out" to="write_ln0" fromId="125" toId="79">
</dataflow>
<dataflow id="282" from="output_difference_1_load" to="write_ln0" fromId="74" toId="79">
</dataflow>
<dataflow id="283" from="icmp_ln80" to="StgValue_2" fromId="38" toId="2">
</dataflow>
<dataflow id="284" from="i_8" to="StgValue_14" fromId="36" toId="14">
</dataflow>
<dataflow id="285" from="icmp_ln80" to="StgValue_13" fromId="38" toId="13">
</dataflow>
</dataflows>


</stg>
