{"vcs1":{"timestamp_begin":1742287031.385655788, "rt":5.18, "ut":4.89, "st":0.22}}
{"vcselab":{"timestamp_begin":1742287036.647212785, "rt":0.28, "ut":0.16, "st":0.11}}
{"link":{"timestamp_begin":1742287036.988945880, "rt":0.25, "ut":0.11, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1742287031.070050664}
{"VCS_COMP_START_TIME": 1742287031.070050664}
{"VCS_COMP_END_TIME": 1742287037.316341753}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 360860}}
{"vcselab": {"peak_mem": 158272}}
