// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_2 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
input  [17:0] p_read21;
input  [17:0] p_read22;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_414_p2;
reg   [0:0] icmp_ln86_reg_1367;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1367_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1367_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1367_pp0_iter3_reg;
wire   [0:0] icmp_ln86_55_fu_420_p2;
reg   [0:0] icmp_ln86_55_reg_1377;
wire   [0:0] icmp_ln86_56_fu_426_p2;
reg   [0:0] icmp_ln86_56_reg_1382;
reg   [0:0] icmp_ln86_56_reg_1382_pp0_iter1_reg;
reg   [0:0] icmp_ln86_56_reg_1382_pp0_iter2_reg;
wire   [0:0] icmp_ln86_57_fu_432_p2;
reg   [0:0] icmp_ln86_57_reg_1388;
wire   [0:0] icmp_ln86_58_fu_438_p2;
reg   [0:0] icmp_ln86_58_reg_1394;
reg   [0:0] icmp_ln86_58_reg_1394_pp0_iter1_reg;
wire   [0:0] icmp_ln86_59_fu_444_p2;
reg   [0:0] icmp_ln86_59_reg_1400;
reg   [0:0] icmp_ln86_59_reg_1400_pp0_iter1_reg;
reg   [0:0] icmp_ln86_59_reg_1400_pp0_iter2_reg;
wire   [0:0] icmp_ln86_60_fu_450_p2;
reg   [0:0] icmp_ln86_60_reg_1406;
reg   [0:0] icmp_ln86_60_reg_1406_pp0_iter1_reg;
reg   [0:0] icmp_ln86_60_reg_1406_pp0_iter2_reg;
reg   [0:0] icmp_ln86_60_reg_1406_pp0_iter3_reg;
wire   [0:0] icmp_ln86_61_fu_456_p2;
reg   [0:0] icmp_ln86_61_reg_1412;
wire   [0:0] icmp_ln86_62_fu_462_p2;
reg   [0:0] icmp_ln86_62_reg_1418;
reg   [0:0] icmp_ln86_62_reg_1418_pp0_iter1_reg;
wire   [0:0] icmp_ln86_63_fu_468_p2;
reg   [0:0] icmp_ln86_63_reg_1424;
reg   [0:0] icmp_ln86_63_reg_1424_pp0_iter1_reg;
reg   [0:0] icmp_ln86_63_reg_1424_pp0_iter2_reg;
wire   [0:0] icmp_ln86_64_fu_474_p2;
reg   [0:0] icmp_ln86_64_reg_1430;
reg   [0:0] icmp_ln86_64_reg_1430_pp0_iter1_reg;
reg   [0:0] icmp_ln86_64_reg_1430_pp0_iter2_reg;
reg   [0:0] icmp_ln86_64_reg_1430_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1399_fu_490_p2;
reg   [0:0] icmp_ln86_1399_reg_1436;
reg   [0:0] icmp_ln86_1399_reg_1436_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1399_reg_1436_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1399_reg_1436_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1399_reg_1436_pp0_iter4_reg;
wire   [0:0] icmp_ln86_66_fu_496_p2;
reg   [0:0] icmp_ln86_66_reg_1442;
reg   [0:0] icmp_ln86_66_reg_1442_pp0_iter1_reg;
reg   [0:0] icmp_ln86_66_reg_1442_pp0_iter2_reg;
reg   [0:0] icmp_ln86_66_reg_1442_pp0_iter3_reg;
reg   [0:0] icmp_ln86_66_reg_1442_pp0_iter4_reg;
wire   [0:0] icmp_ln86_67_fu_502_p2;
reg   [0:0] icmp_ln86_67_reg_1448;
reg   [0:0] icmp_ln86_67_reg_1448_pp0_iter1_reg;
reg   [0:0] icmp_ln86_67_reg_1448_pp0_iter2_reg;
reg   [0:0] icmp_ln86_67_reg_1448_pp0_iter3_reg;
reg   [0:0] icmp_ln86_67_reg_1448_pp0_iter4_reg;
reg   [0:0] icmp_ln86_67_reg_1448_pp0_iter5_reg;
reg   [0:0] icmp_ln86_67_reg_1448_pp0_iter6_reg;
wire   [0:0] icmp_ln86_68_fu_508_p2;
reg   [0:0] icmp_ln86_68_reg_1454;
reg   [0:0] icmp_ln86_68_reg_1454_pp0_iter1_reg;
wire   [0:0] icmp_ln86_69_fu_514_p2;
reg   [0:0] icmp_ln86_69_reg_1459;
wire   [0:0] icmp_ln86_70_fu_520_p2;
reg   [0:0] icmp_ln86_70_reg_1464;
reg   [0:0] icmp_ln86_70_reg_1464_pp0_iter1_reg;
wire   [0:0] icmp_ln86_71_fu_526_p2;
reg   [0:0] icmp_ln86_71_reg_1469;
reg   [0:0] icmp_ln86_71_reg_1469_pp0_iter1_reg;
wire   [0:0] icmp_ln86_72_fu_532_p2;
reg   [0:0] icmp_ln86_72_reg_1474;
reg   [0:0] icmp_ln86_72_reg_1474_pp0_iter1_reg;
reg   [0:0] icmp_ln86_72_reg_1474_pp0_iter2_reg;
wire   [0:0] icmp_ln86_73_fu_538_p2;
reg   [0:0] icmp_ln86_73_reg_1479;
reg   [0:0] icmp_ln86_73_reg_1479_pp0_iter1_reg;
reg   [0:0] icmp_ln86_73_reg_1479_pp0_iter2_reg;
wire   [0:0] icmp_ln86_74_fu_544_p2;
reg   [0:0] icmp_ln86_74_reg_1484;
reg   [0:0] icmp_ln86_74_reg_1484_pp0_iter1_reg;
reg   [0:0] icmp_ln86_74_reg_1484_pp0_iter2_reg;
wire   [0:0] icmp_ln86_75_fu_550_p2;
reg   [0:0] icmp_ln86_75_reg_1489;
reg   [0:0] icmp_ln86_75_reg_1489_pp0_iter1_reg;
reg   [0:0] icmp_ln86_75_reg_1489_pp0_iter2_reg;
reg   [0:0] icmp_ln86_75_reg_1489_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1400_fu_566_p2;
reg   [0:0] icmp_ln86_1400_reg_1494;
reg   [0:0] icmp_ln86_1400_reg_1494_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1400_reg_1494_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1400_reg_1494_pp0_iter3_reg;
wire   [0:0] icmp_ln86_77_fu_572_p2;
reg   [0:0] icmp_ln86_77_reg_1499;
reg   [0:0] icmp_ln86_77_reg_1499_pp0_iter1_reg;
reg   [0:0] icmp_ln86_77_reg_1499_pp0_iter2_reg;
reg   [0:0] icmp_ln86_77_reg_1499_pp0_iter3_reg;
wire   [0:0] icmp_ln86_78_fu_578_p2;
reg   [0:0] icmp_ln86_78_reg_1504;
reg   [0:0] icmp_ln86_78_reg_1504_pp0_iter1_reg;
reg   [0:0] icmp_ln86_78_reg_1504_pp0_iter2_reg;
reg   [0:0] icmp_ln86_78_reg_1504_pp0_iter3_reg;
reg   [0:0] icmp_ln86_78_reg_1504_pp0_iter4_reg;
wire   [0:0] icmp_ln86_79_fu_584_p2;
reg   [0:0] icmp_ln86_79_reg_1509;
reg   [0:0] icmp_ln86_79_reg_1509_pp0_iter1_reg;
reg   [0:0] icmp_ln86_79_reg_1509_pp0_iter2_reg;
reg   [0:0] icmp_ln86_79_reg_1509_pp0_iter3_reg;
reg   [0:0] icmp_ln86_79_reg_1509_pp0_iter4_reg;
wire   [0:0] icmp_ln86_80_fu_590_p2;
reg   [0:0] icmp_ln86_80_reg_1514;
reg   [0:0] icmp_ln86_80_reg_1514_pp0_iter1_reg;
reg   [0:0] icmp_ln86_80_reg_1514_pp0_iter2_reg;
reg   [0:0] icmp_ln86_80_reg_1514_pp0_iter3_reg;
reg   [0:0] icmp_ln86_80_reg_1514_pp0_iter4_reg;
wire   [0:0] icmp_ln86_81_fu_596_p2;
reg   [0:0] icmp_ln86_81_reg_1519;
reg   [0:0] icmp_ln86_81_reg_1519_pp0_iter1_reg;
reg   [0:0] icmp_ln86_81_reg_1519_pp0_iter2_reg;
reg   [0:0] icmp_ln86_81_reg_1519_pp0_iter3_reg;
reg   [0:0] icmp_ln86_81_reg_1519_pp0_iter4_reg;
reg   [0:0] icmp_ln86_81_reg_1519_pp0_iter5_reg;
wire   [0:0] icmp_ln86_82_fu_602_p2;
reg   [0:0] icmp_ln86_82_reg_1524;
reg   [0:0] icmp_ln86_82_reg_1524_pp0_iter1_reg;
reg   [0:0] icmp_ln86_82_reg_1524_pp0_iter2_reg;
reg   [0:0] icmp_ln86_82_reg_1524_pp0_iter3_reg;
reg   [0:0] icmp_ln86_82_reg_1524_pp0_iter4_reg;
reg   [0:0] icmp_ln86_82_reg_1524_pp0_iter5_reg;
reg   [0:0] icmp_ln86_82_reg_1524_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_608_p2;
reg   [0:0] and_ln102_reg_1529;
reg   [0:0] and_ln102_reg_1529_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1529_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_619_p2;
reg   [0:0] and_ln104_reg_1539;
wire   [0:0] and_ln102_54_fu_624_p2;
reg   [0:0] and_ln102_54_reg_1545;
wire   [0:0] and_ln104_12_fu_633_p2;
reg   [0:0] and_ln104_12_reg_1552;
wire   [0:0] and_ln102_57_fu_638_p2;
reg   [0:0] and_ln102_57_reg_1557;
wire   [0:0] and_ln102_58_fu_648_p2;
reg   [0:0] and_ln102_58_reg_1563;
wire   [0:0] or_ln117_fu_664_p2;
reg   [0:0] or_ln117_reg_1569;
wire   [0:0] and_ln102_55_fu_670_p2;
reg   [0:0] and_ln102_55_reg_1574;
wire   [0:0] and_ln104_13_fu_679_p2;
reg   [0:0] and_ln104_13_reg_1580;
reg   [0:0] and_ln104_13_reg_1580_pp0_iter3_reg;
wire   [0:0] and_ln102_59_fu_689_p2;
reg   [0:0] and_ln102_59_reg_1586;
wire   [3:0] select_ln117_59_fu_790_p3;
reg   [3:0] select_ln117_59_reg_1591;
wire   [0:0] or_ln117_59_fu_797_p2;
reg   [0:0] or_ln117_59_reg_1596;
wire   [0:0] and_ln102_53_fu_807_p2;
reg   [0:0] and_ln102_53_reg_1602;
wire   [0:0] and_ln104_11_fu_817_p2;
reg   [0:0] and_ln104_11_reg_1607;
wire   [0:0] and_ln104_14_fu_828_p2;
reg   [0:0] and_ln104_14_reg_1613;
reg   [0:0] and_ln104_14_reg_1613_pp0_iter4_reg;
wire   [0:0] and_ln102_61_fu_843_p2;
reg   [0:0] and_ln102_61_reg_1619;
wire   [0:0] or_ln117_63_fu_917_p2;
reg   [0:0] or_ln117_63_reg_1625;
wire   [3:0] select_ln117_65_fu_931_p3;
reg   [3:0] select_ln117_65_reg_1630;
wire   [0:0] and_ln102_56_fu_939_p2;
reg   [0:0] and_ln102_56_reg_1635;
wire   [0:0] and_ln104_15_fu_948_p2;
reg   [0:0] and_ln104_15_reg_1641;
reg   [0:0] and_ln104_15_reg_1641_pp0_iter5_reg;
reg   [0:0] and_ln104_15_reg_1641_pp0_iter6_reg;
wire   [0:0] and_ln102_63_fu_962_p2;
reg   [0:0] and_ln102_63_reg_1647;
wire   [0:0] or_ln117_68_fu_1040_p2;
reg   [0:0] or_ln117_68_reg_1653;
wire   [4:0] select_ln117_71_fu_1054_p3;
reg   [4:0] select_ln117_71_reg_1658;
wire   [0:0] or_ln117_70_fu_1062_p2;
reg   [0:0] or_ln117_70_reg_1663;
wire   [0:0] or_ln117_74_fu_1150_p2;
reg   [0:0] or_ln117_74_reg_1671;
wire   [4:0] select_ln117_77_fu_1162_p3;
reg   [4:0] select_ln117_77_reg_1677;
wire   [0:0] or_ln117_76_fu_1184_p2;
reg   [0:0] or_ln117_76_reg_1682;
wire   [4:0] select_ln117_79_fu_1196_p3;
reg   [4:0] select_ln117_79_reg_1687;
wire    ap_block_pp0_stage0;
wire   [14:0] tmp_fu_480_p4;
wire   [13:0] tmp_25_fu_556_p4;
wire   [0:0] xor_ln104_27_fu_614_p2;
wire   [0:0] xor_ln104_29_fu_628_p2;
wire   [0:0] xor_ln104_33_fu_643_p2;
wire   [0:0] and_ln102_80_fu_653_p2;
wire   [0:0] and_ln102_66_fu_658_p2;
wire   [0:0] xor_ln104_30_fu_674_p2;
wire   [0:0] xor_ln104_34_fu_684_p2;
wire   [0:0] and_ln102_81_fu_702_p2;
wire   [0:0] and_ln102_65_fu_694_p2;
wire   [0:0] xor_ln117_fu_712_p2;
wire   [1:0] zext_ln117_fu_718_p1;
wire   [1:0] select_ln117_fu_722_p3;
wire   [1:0] select_ln117_54_fu_729_p3;
wire   [0:0] and_ln102_67_fu_698_p2;
wire   [2:0] zext_ln117_5_fu_736_p1;
wire   [0:0] or_ln117_55_fu_740_p2;
wire   [2:0] select_ln117_55_fu_745_p3;
wire   [0:0] or_ln117_56_fu_752_p2;
wire   [0:0] and_ln102_68_fu_707_p2;
wire   [2:0] select_ln117_56_fu_756_p3;
wire   [0:0] or_ln117_57_fu_764_p2;
wire   [2:0] select_ln117_57_fu_770_p3;
wire   [2:0] select_ln117_58_fu_778_p3;
wire   [3:0] zext_ln117_6_fu_786_p1;
wire   [0:0] xor_ln104_fu_802_p2;
wire   [0:0] xor_ln104_28_fu_812_p2;
wire   [0:0] xor_ln104_31_fu_823_p2;
wire   [0:0] xor_ln104_35_fu_834_p2;
wire   [0:0] and_ln102_82_fu_852_p2;
wire   [0:0] and_ln102_60_fu_839_p2;
wire   [0:0] and_ln102_69_fu_848_p2;
wire   [0:0] or_ln117_58_fu_867_p2;
wire   [0:0] and_ln102_70_fu_857_p2;
wire   [3:0] select_ln117_60_fu_872_p3;
wire   [0:0] or_ln117_60_fu_879_p2;
wire   [3:0] select_ln117_61_fu_884_p3;
wire   [0:0] or_ln117_61_fu_891_p2;
wire   [0:0] and_ln102_71_fu_862_p2;
wire   [3:0] select_ln117_62_fu_895_p3;
wire   [0:0] or_ln117_62_fu_903_p2;
wire   [3:0] select_ln117_63_fu_909_p3;
wire   [3:0] select_ln117_64_fu_923_p3;
wire   [0:0] xor_ln104_32_fu_943_p2;
wire   [0:0] xor_ln104_36_fu_953_p2;
wire   [0:0] and_ln102_83_fu_967_p2;
wire   [0:0] and_ln102_62_fu_958_p2;
wire   [0:0] and_ln102_72_fu_972_p2;
wire   [0:0] or_ln117_64_fu_986_p2;
wire   [3:0] select_ln117_66_fu_991_p3;
wire   [0:0] and_ln102_73_fu_977_p2;
wire   [4:0] zext_ln117_7_fu_998_p1;
wire   [0:0] or_ln117_65_fu_1002_p2;
wire   [4:0] select_ln117_67_fu_1007_p3;
wire   [0:0] or_ln117_66_fu_1014_p2;
wire   [0:0] and_ln102_74_fu_981_p2;
wire   [4:0] select_ln117_68_fu_1018_p3;
wire   [0:0] or_ln117_67_fu_1026_p2;
wire   [4:0] select_ln117_69_fu_1032_p3;
wire   [4:0] select_ln117_70_fu_1046_p3;
wire   [0:0] xor_ln104_37_fu_1066_p2;
wire   [0:0] and_ln102_84_fu_1076_p2;
wire   [0:0] xor_ln104_38_fu_1071_p2;
wire   [0:0] and_ln102_85_fu_1090_p2;
wire   [0:0] and_ln102_75_fu_1081_p2;
wire   [0:0] or_ln117_69_fu_1100_p2;
wire   [0:0] and_ln102_76_fu_1086_p2;
wire   [4:0] select_ln117_72_fu_1105_p3;
wire   [0:0] or_ln117_71_fu_1112_p2;
wire   [4:0] select_ln117_73_fu_1117_p3;
wire   [0:0] or_ln117_72_fu_1124_p2;
wire   [0:0] and_ln102_77_fu_1095_p2;
wire   [4:0] select_ln117_74_fu_1128_p3;
wire   [0:0] or_ln117_73_fu_1136_p2;
wire   [4:0] select_ln117_75_fu_1142_p3;
wire   [4:0] select_ln117_76_fu_1154_p3;
wire   [0:0] and_ln102_64_fu_1170_p2;
wire   [0:0] and_ln102_78_fu_1174_p2;
wire   [0:0] or_ln117_75_fu_1179_p2;
wire   [4:0] select_ln117_78_fu_1189_p3;
wire   [0:0] xor_ln104_39_fu_1204_p2;
wire   [0:0] and_ln102_86_fu_1209_p2;
wire   [0:0] and_ln102_79_fu_1214_p2;
wire   [0:0] or_ln117_77_fu_1219_p2;
wire   [12:0] agg_result_fu_1231_p65;
wire   [4:0] agg_result_fu_1231_p66;
wire   [12:0] agg_result_fu_1231_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
reg   [17:0] p_read21_int_reg;
reg   [17:0] p_read22_int_reg;
wire   [4:0] agg_result_fu_1231_p1;
wire   [4:0] agg_result_fu_1231_p3;
wire   [4:0] agg_result_fu_1231_p5;
wire   [4:0] agg_result_fu_1231_p7;
wire   [4:0] agg_result_fu_1231_p9;
wire   [4:0] agg_result_fu_1231_p11;
wire   [4:0] agg_result_fu_1231_p13;
wire   [4:0] agg_result_fu_1231_p15;
wire   [4:0] agg_result_fu_1231_p17;
wire   [4:0] agg_result_fu_1231_p19;
wire   [4:0] agg_result_fu_1231_p21;
wire   [4:0] agg_result_fu_1231_p23;
wire   [4:0] agg_result_fu_1231_p25;
wire   [4:0] agg_result_fu_1231_p27;
wire   [4:0] agg_result_fu_1231_p29;
wire   [4:0] agg_result_fu_1231_p31;
wire  signed [4:0] agg_result_fu_1231_p33;
wire  signed [4:0] agg_result_fu_1231_p35;
wire  signed [4:0] agg_result_fu_1231_p37;
wire  signed [4:0] agg_result_fu_1231_p39;
wire  signed [4:0] agg_result_fu_1231_p41;
wire  signed [4:0] agg_result_fu_1231_p43;
wire  signed [4:0] agg_result_fu_1231_p45;
wire  signed [4:0] agg_result_fu_1231_p47;
wire  signed [4:0] agg_result_fu_1231_p49;
wire  signed [4:0] agg_result_fu_1231_p51;
wire  signed [4:0] agg_result_fu_1231_p53;
wire  signed [4:0] agg_result_fu_1231_p55;
wire  signed [4:0] agg_result_fu_1231_p57;
wire  signed [4:0] agg_result_fu_1231_p59;
wire  signed [4:0] agg_result_fu_1231_p61;
wire  signed [4:0] agg_result_fu_1231_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_13_1_1_x10 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 13 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_65_5_13_1_1_x10_U2212(
    .din0(13'd8155),
    .din1(13'd8002),
    .din2(13'd213),
    .din3(13'd8105),
    .din4(13'd391),
    .din5(13'd2092),
    .din6(13'd7821),
    .din7(13'd739),
    .din8(13'd1763),
    .din9(13'd56),
    .din10(13'd309),
    .din11(13'd957),
    .din12(13'd7982),
    .din13(13'd1077),
    .din14(13'd13),
    .din15(13'd8108),
    .din16(13'd46),
    .din17(13'd326),
    .din18(13'd7585),
    .din19(13'd8153),
    .din20(13'd226),
    .din21(13'd637),
    .din22(13'd65),
    .din23(13'd519),
    .din24(13'd7433),
    .din25(13'd7986),
    .din26(13'd8072),
    .din27(13'd343),
    .din28(13'd7987),
    .din29(13'd56),
    .din30(13'd7907),
    .din31(13'd8172),
    .def(agg_result_fu_1231_p65),
    .sel(agg_result_fu_1231_p66),
    .dout(agg_result_fu_1231_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_53_reg_1602 <= and_ln102_53_fu_807_p2;
        and_ln102_54_reg_1545 <= and_ln102_54_fu_624_p2;
        and_ln102_55_reg_1574 <= and_ln102_55_fu_670_p2;
        and_ln102_56_reg_1635 <= and_ln102_56_fu_939_p2;
        and_ln102_57_reg_1557 <= and_ln102_57_fu_638_p2;
        and_ln102_58_reg_1563 <= and_ln102_58_fu_648_p2;
        and_ln102_59_reg_1586 <= and_ln102_59_fu_689_p2;
        and_ln102_61_reg_1619 <= and_ln102_61_fu_843_p2;
        and_ln102_63_reg_1647 <= and_ln102_63_fu_962_p2;
        and_ln102_reg_1529 <= and_ln102_fu_608_p2;
        and_ln102_reg_1529_pp0_iter1_reg <= and_ln102_reg_1529;
        and_ln102_reg_1529_pp0_iter2_reg <= and_ln102_reg_1529_pp0_iter1_reg;
        and_ln104_11_reg_1607 <= and_ln104_11_fu_817_p2;
        and_ln104_12_reg_1552 <= and_ln104_12_fu_633_p2;
        and_ln104_13_reg_1580 <= and_ln104_13_fu_679_p2;
        and_ln104_13_reg_1580_pp0_iter3_reg <= and_ln104_13_reg_1580;
        and_ln104_14_reg_1613 <= and_ln104_14_fu_828_p2;
        and_ln104_14_reg_1613_pp0_iter4_reg <= and_ln104_14_reg_1613;
        and_ln104_15_reg_1641 <= and_ln104_15_fu_948_p2;
        and_ln104_15_reg_1641_pp0_iter5_reg <= and_ln104_15_reg_1641;
        and_ln104_15_reg_1641_pp0_iter6_reg <= and_ln104_15_reg_1641_pp0_iter5_reg;
        and_ln104_reg_1539 <= and_ln104_fu_619_p2;
        icmp_ln86_1399_reg_1436 <= icmp_ln86_1399_fu_490_p2;
        icmp_ln86_1399_reg_1436_pp0_iter1_reg <= icmp_ln86_1399_reg_1436;
        icmp_ln86_1399_reg_1436_pp0_iter2_reg <= icmp_ln86_1399_reg_1436_pp0_iter1_reg;
        icmp_ln86_1399_reg_1436_pp0_iter3_reg <= icmp_ln86_1399_reg_1436_pp0_iter2_reg;
        icmp_ln86_1399_reg_1436_pp0_iter4_reg <= icmp_ln86_1399_reg_1436_pp0_iter3_reg;
        icmp_ln86_1400_reg_1494 <= icmp_ln86_1400_fu_566_p2;
        icmp_ln86_1400_reg_1494_pp0_iter1_reg <= icmp_ln86_1400_reg_1494;
        icmp_ln86_1400_reg_1494_pp0_iter2_reg <= icmp_ln86_1400_reg_1494_pp0_iter1_reg;
        icmp_ln86_1400_reg_1494_pp0_iter3_reg <= icmp_ln86_1400_reg_1494_pp0_iter2_reg;
        icmp_ln86_55_reg_1377 <= icmp_ln86_55_fu_420_p2;
        icmp_ln86_56_reg_1382 <= icmp_ln86_56_fu_426_p2;
        icmp_ln86_56_reg_1382_pp0_iter1_reg <= icmp_ln86_56_reg_1382;
        icmp_ln86_56_reg_1382_pp0_iter2_reg <= icmp_ln86_56_reg_1382_pp0_iter1_reg;
        icmp_ln86_57_reg_1388 <= icmp_ln86_57_fu_432_p2;
        icmp_ln86_58_reg_1394 <= icmp_ln86_58_fu_438_p2;
        icmp_ln86_58_reg_1394_pp0_iter1_reg <= icmp_ln86_58_reg_1394;
        icmp_ln86_59_reg_1400 <= icmp_ln86_59_fu_444_p2;
        icmp_ln86_59_reg_1400_pp0_iter1_reg <= icmp_ln86_59_reg_1400;
        icmp_ln86_59_reg_1400_pp0_iter2_reg <= icmp_ln86_59_reg_1400_pp0_iter1_reg;
        icmp_ln86_60_reg_1406 <= icmp_ln86_60_fu_450_p2;
        icmp_ln86_60_reg_1406_pp0_iter1_reg <= icmp_ln86_60_reg_1406;
        icmp_ln86_60_reg_1406_pp0_iter2_reg <= icmp_ln86_60_reg_1406_pp0_iter1_reg;
        icmp_ln86_60_reg_1406_pp0_iter3_reg <= icmp_ln86_60_reg_1406_pp0_iter2_reg;
        icmp_ln86_61_reg_1412 <= icmp_ln86_61_fu_456_p2;
        icmp_ln86_62_reg_1418 <= icmp_ln86_62_fu_462_p2;
        icmp_ln86_62_reg_1418_pp0_iter1_reg <= icmp_ln86_62_reg_1418;
        icmp_ln86_63_reg_1424 <= icmp_ln86_63_fu_468_p2;
        icmp_ln86_63_reg_1424_pp0_iter1_reg <= icmp_ln86_63_reg_1424;
        icmp_ln86_63_reg_1424_pp0_iter2_reg <= icmp_ln86_63_reg_1424_pp0_iter1_reg;
        icmp_ln86_64_reg_1430 <= icmp_ln86_64_fu_474_p2;
        icmp_ln86_64_reg_1430_pp0_iter1_reg <= icmp_ln86_64_reg_1430;
        icmp_ln86_64_reg_1430_pp0_iter2_reg <= icmp_ln86_64_reg_1430_pp0_iter1_reg;
        icmp_ln86_64_reg_1430_pp0_iter3_reg <= icmp_ln86_64_reg_1430_pp0_iter2_reg;
        icmp_ln86_66_reg_1442 <= icmp_ln86_66_fu_496_p2;
        icmp_ln86_66_reg_1442_pp0_iter1_reg <= icmp_ln86_66_reg_1442;
        icmp_ln86_66_reg_1442_pp0_iter2_reg <= icmp_ln86_66_reg_1442_pp0_iter1_reg;
        icmp_ln86_66_reg_1442_pp0_iter3_reg <= icmp_ln86_66_reg_1442_pp0_iter2_reg;
        icmp_ln86_66_reg_1442_pp0_iter4_reg <= icmp_ln86_66_reg_1442_pp0_iter3_reg;
        icmp_ln86_67_reg_1448 <= icmp_ln86_67_fu_502_p2;
        icmp_ln86_67_reg_1448_pp0_iter1_reg <= icmp_ln86_67_reg_1448;
        icmp_ln86_67_reg_1448_pp0_iter2_reg <= icmp_ln86_67_reg_1448_pp0_iter1_reg;
        icmp_ln86_67_reg_1448_pp0_iter3_reg <= icmp_ln86_67_reg_1448_pp0_iter2_reg;
        icmp_ln86_67_reg_1448_pp0_iter4_reg <= icmp_ln86_67_reg_1448_pp0_iter3_reg;
        icmp_ln86_67_reg_1448_pp0_iter5_reg <= icmp_ln86_67_reg_1448_pp0_iter4_reg;
        icmp_ln86_67_reg_1448_pp0_iter6_reg <= icmp_ln86_67_reg_1448_pp0_iter5_reg;
        icmp_ln86_68_reg_1454 <= icmp_ln86_68_fu_508_p2;
        icmp_ln86_68_reg_1454_pp0_iter1_reg <= icmp_ln86_68_reg_1454;
        icmp_ln86_69_reg_1459 <= icmp_ln86_69_fu_514_p2;
        icmp_ln86_70_reg_1464 <= icmp_ln86_70_fu_520_p2;
        icmp_ln86_70_reg_1464_pp0_iter1_reg <= icmp_ln86_70_reg_1464;
        icmp_ln86_71_reg_1469 <= icmp_ln86_71_fu_526_p2;
        icmp_ln86_71_reg_1469_pp0_iter1_reg <= icmp_ln86_71_reg_1469;
        icmp_ln86_72_reg_1474 <= icmp_ln86_72_fu_532_p2;
        icmp_ln86_72_reg_1474_pp0_iter1_reg <= icmp_ln86_72_reg_1474;
        icmp_ln86_72_reg_1474_pp0_iter2_reg <= icmp_ln86_72_reg_1474_pp0_iter1_reg;
        icmp_ln86_73_reg_1479 <= icmp_ln86_73_fu_538_p2;
        icmp_ln86_73_reg_1479_pp0_iter1_reg <= icmp_ln86_73_reg_1479;
        icmp_ln86_73_reg_1479_pp0_iter2_reg <= icmp_ln86_73_reg_1479_pp0_iter1_reg;
        icmp_ln86_74_reg_1484 <= icmp_ln86_74_fu_544_p2;
        icmp_ln86_74_reg_1484_pp0_iter1_reg <= icmp_ln86_74_reg_1484;
        icmp_ln86_74_reg_1484_pp0_iter2_reg <= icmp_ln86_74_reg_1484_pp0_iter1_reg;
        icmp_ln86_75_reg_1489 <= icmp_ln86_75_fu_550_p2;
        icmp_ln86_75_reg_1489_pp0_iter1_reg <= icmp_ln86_75_reg_1489;
        icmp_ln86_75_reg_1489_pp0_iter2_reg <= icmp_ln86_75_reg_1489_pp0_iter1_reg;
        icmp_ln86_75_reg_1489_pp0_iter3_reg <= icmp_ln86_75_reg_1489_pp0_iter2_reg;
        icmp_ln86_77_reg_1499 <= icmp_ln86_77_fu_572_p2;
        icmp_ln86_77_reg_1499_pp0_iter1_reg <= icmp_ln86_77_reg_1499;
        icmp_ln86_77_reg_1499_pp0_iter2_reg <= icmp_ln86_77_reg_1499_pp0_iter1_reg;
        icmp_ln86_77_reg_1499_pp0_iter3_reg <= icmp_ln86_77_reg_1499_pp0_iter2_reg;
        icmp_ln86_78_reg_1504 <= icmp_ln86_78_fu_578_p2;
        icmp_ln86_78_reg_1504_pp0_iter1_reg <= icmp_ln86_78_reg_1504;
        icmp_ln86_78_reg_1504_pp0_iter2_reg <= icmp_ln86_78_reg_1504_pp0_iter1_reg;
        icmp_ln86_78_reg_1504_pp0_iter3_reg <= icmp_ln86_78_reg_1504_pp0_iter2_reg;
        icmp_ln86_78_reg_1504_pp0_iter4_reg <= icmp_ln86_78_reg_1504_pp0_iter3_reg;
        icmp_ln86_79_reg_1509 <= icmp_ln86_79_fu_584_p2;
        icmp_ln86_79_reg_1509_pp0_iter1_reg <= icmp_ln86_79_reg_1509;
        icmp_ln86_79_reg_1509_pp0_iter2_reg <= icmp_ln86_79_reg_1509_pp0_iter1_reg;
        icmp_ln86_79_reg_1509_pp0_iter3_reg <= icmp_ln86_79_reg_1509_pp0_iter2_reg;
        icmp_ln86_79_reg_1509_pp0_iter4_reg <= icmp_ln86_79_reg_1509_pp0_iter3_reg;
        icmp_ln86_80_reg_1514 <= icmp_ln86_80_fu_590_p2;
        icmp_ln86_80_reg_1514_pp0_iter1_reg <= icmp_ln86_80_reg_1514;
        icmp_ln86_80_reg_1514_pp0_iter2_reg <= icmp_ln86_80_reg_1514_pp0_iter1_reg;
        icmp_ln86_80_reg_1514_pp0_iter3_reg <= icmp_ln86_80_reg_1514_pp0_iter2_reg;
        icmp_ln86_80_reg_1514_pp0_iter4_reg <= icmp_ln86_80_reg_1514_pp0_iter3_reg;
        icmp_ln86_81_reg_1519 <= icmp_ln86_81_fu_596_p2;
        icmp_ln86_81_reg_1519_pp0_iter1_reg <= icmp_ln86_81_reg_1519;
        icmp_ln86_81_reg_1519_pp0_iter2_reg <= icmp_ln86_81_reg_1519_pp0_iter1_reg;
        icmp_ln86_81_reg_1519_pp0_iter3_reg <= icmp_ln86_81_reg_1519_pp0_iter2_reg;
        icmp_ln86_81_reg_1519_pp0_iter4_reg <= icmp_ln86_81_reg_1519_pp0_iter3_reg;
        icmp_ln86_81_reg_1519_pp0_iter5_reg <= icmp_ln86_81_reg_1519_pp0_iter4_reg;
        icmp_ln86_82_reg_1524 <= icmp_ln86_82_fu_602_p2;
        icmp_ln86_82_reg_1524_pp0_iter1_reg <= icmp_ln86_82_reg_1524;
        icmp_ln86_82_reg_1524_pp0_iter2_reg <= icmp_ln86_82_reg_1524_pp0_iter1_reg;
        icmp_ln86_82_reg_1524_pp0_iter3_reg <= icmp_ln86_82_reg_1524_pp0_iter2_reg;
        icmp_ln86_82_reg_1524_pp0_iter4_reg <= icmp_ln86_82_reg_1524_pp0_iter3_reg;
        icmp_ln86_82_reg_1524_pp0_iter5_reg <= icmp_ln86_82_reg_1524_pp0_iter4_reg;
        icmp_ln86_82_reg_1524_pp0_iter6_reg <= icmp_ln86_82_reg_1524_pp0_iter5_reg;
        icmp_ln86_reg_1367 <= icmp_ln86_fu_414_p2;
        icmp_ln86_reg_1367_pp0_iter1_reg <= icmp_ln86_reg_1367;
        icmp_ln86_reg_1367_pp0_iter2_reg <= icmp_ln86_reg_1367_pp0_iter1_reg;
        icmp_ln86_reg_1367_pp0_iter3_reg <= icmp_ln86_reg_1367_pp0_iter2_reg;
        or_ln117_59_reg_1596 <= or_ln117_59_fu_797_p2;
        or_ln117_63_reg_1625 <= or_ln117_63_fu_917_p2;
        or_ln117_68_reg_1653 <= or_ln117_68_fu_1040_p2;
        or_ln117_70_reg_1663 <= or_ln117_70_fu_1062_p2;
        or_ln117_74_reg_1671 <= or_ln117_74_fu_1150_p2;
        or_ln117_76_reg_1682 <= or_ln117_76_fu_1184_p2;
        or_ln117_reg_1569 <= or_ln117_fu_664_p2;
        select_ln117_59_reg_1591 <= select_ln117_59_fu_790_p3;
        select_ln117_65_reg_1630 <= select_ln117_65_fu_931_p3;
        select_ln117_71_reg_1658 <= select_ln117_71_fu_1054_p3;
        select_ln117_77_reg_1677 <= select_ln117_77_fu_1162_p3;
        select_ln117_79_reg_1687 <= select_ln117_79_fu_1196_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read22_int_reg <= p_read22;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1231_p65 = 'bx;

assign agg_result_fu_1231_p66 = ((or_ln117_77_fu_1219_p2[0:0] == 1'b1) ? select_ln117_79_reg_1687 : 5'd31);

assign and_ln102_53_fu_807_p2 = (xor_ln104_fu_802_p2 & icmp_ln86_56_reg_1382_pp0_iter2_reg);

assign and_ln102_54_fu_624_p2 = (icmp_ln86_57_reg_1388 & and_ln102_reg_1529);

assign and_ln102_55_fu_670_p2 = (icmp_ln86_58_reg_1394_pp0_iter1_reg & and_ln104_reg_1539);

assign and_ln102_56_fu_939_p2 = (icmp_ln86_60_reg_1406_pp0_iter3_reg & and_ln104_11_reg_1607);

assign and_ln102_57_fu_638_p2 = (icmp_ln86_61_reg_1412 & and_ln102_54_fu_624_p2);

assign and_ln102_58_fu_648_p2 = (icmp_ln86_62_reg_1418 & and_ln104_12_fu_633_p2);

assign and_ln102_59_fu_689_p2 = (icmp_ln86_63_reg_1424_pp0_iter1_reg & and_ln102_55_fu_670_p2);

assign and_ln102_60_fu_839_p2 = (icmp_ln86_64_reg_1430_pp0_iter2_reg & and_ln104_13_reg_1580);

assign and_ln102_61_fu_843_p2 = (icmp_ln86_59_reg_1400_pp0_iter2_reg & and_ln102_53_fu_807_p2);

assign and_ln102_62_fu_958_p2 = (icmp_ln86_1399_reg_1436_pp0_iter3_reg & and_ln104_14_reg_1613);

assign and_ln102_63_fu_962_p2 = (icmp_ln86_66_reg_1442_pp0_iter3_reg & and_ln102_56_fu_939_p2);

assign and_ln102_64_fu_1170_p2 = (icmp_ln86_67_reg_1448_pp0_iter5_reg & and_ln104_15_reg_1641_pp0_iter5_reg);

assign and_ln102_65_fu_694_p2 = (icmp_ln86_68_reg_1454_pp0_iter1_reg & and_ln102_57_reg_1557);

assign and_ln102_66_fu_658_p2 = (and_ln102_80_fu_653_p2 & and_ln102_54_fu_624_p2);

assign and_ln102_67_fu_698_p2 = (icmp_ln86_70_reg_1464_pp0_iter1_reg & and_ln102_58_reg_1563);

assign and_ln102_68_fu_707_p2 = (and_ln104_12_reg_1552 & and_ln102_81_fu_702_p2);

assign and_ln102_69_fu_848_p2 = (icmp_ln86_72_reg_1474_pp0_iter2_reg & and_ln102_59_reg_1586);

assign and_ln102_70_fu_857_p2 = (and_ln102_82_fu_852_p2 & and_ln102_55_reg_1574);

assign and_ln102_71_fu_862_p2 = (icmp_ln86_74_reg_1484_pp0_iter2_reg & and_ln102_60_fu_839_p2);

assign and_ln102_72_fu_972_p2 = (and_ln104_13_reg_1580_pp0_iter3_reg & and_ln102_83_fu_967_p2);

assign and_ln102_73_fu_977_p2 = (icmp_ln86_1400_reg_1494_pp0_iter3_reg & and_ln102_61_reg_1619);

assign and_ln102_74_fu_981_p2 = (icmp_ln86_77_reg_1499_pp0_iter3_reg & and_ln102_62_fu_958_p2);

assign and_ln102_75_fu_1081_p2 = (and_ln104_14_reg_1613_pp0_iter4_reg & and_ln102_84_fu_1076_p2);

assign and_ln102_76_fu_1086_p2 = (icmp_ln86_79_reg_1509_pp0_iter4_reg & and_ln102_63_reg_1647);

assign and_ln102_77_fu_1095_p2 = (and_ln102_85_fu_1090_p2 & and_ln102_56_reg_1635);

assign and_ln102_78_fu_1174_p2 = (icmp_ln86_81_reg_1519_pp0_iter5_reg & and_ln102_64_fu_1170_p2);

assign and_ln102_79_fu_1214_p2 = (and_ln104_15_reg_1641_pp0_iter6_reg & and_ln102_86_fu_1209_p2);

assign and_ln102_80_fu_653_p2 = (xor_ln104_33_fu_643_p2 & icmp_ln86_69_reg_1459);

assign and_ln102_81_fu_702_p2 = (xor_ln104_34_fu_684_p2 & icmp_ln86_71_reg_1469_pp0_iter1_reg);

assign and_ln102_82_fu_852_p2 = (xor_ln104_35_fu_834_p2 & icmp_ln86_73_reg_1479_pp0_iter2_reg);

assign and_ln102_83_fu_967_p2 = (xor_ln104_36_fu_953_p2 & icmp_ln86_75_reg_1489_pp0_iter3_reg);

assign and_ln102_84_fu_1076_p2 = (xor_ln104_37_fu_1066_p2 & icmp_ln86_78_reg_1504_pp0_iter4_reg);

assign and_ln102_85_fu_1090_p2 = (xor_ln104_38_fu_1071_p2 & icmp_ln86_80_reg_1514_pp0_iter4_reg);

assign and_ln102_86_fu_1209_p2 = (xor_ln104_39_fu_1204_p2 & icmp_ln86_82_reg_1524_pp0_iter6_reg);

assign and_ln102_fu_608_p2 = (icmp_ln86_fu_414_p2 & icmp_ln86_55_fu_420_p2);

assign and_ln104_11_fu_817_p2 = (xor_ln104_fu_802_p2 & xor_ln104_28_fu_812_p2);

assign and_ln104_12_fu_633_p2 = (xor_ln104_29_fu_628_p2 & and_ln102_reg_1529);

assign and_ln104_13_fu_679_p2 = (xor_ln104_30_fu_674_p2 & and_ln104_reg_1539);

assign and_ln104_14_fu_828_p2 = (xor_ln104_31_fu_823_p2 & and_ln102_53_fu_807_p2);

assign and_ln104_15_fu_948_p2 = (xor_ln104_32_fu_943_p2 & and_ln104_11_reg_1607);

assign and_ln104_fu_619_p2 = (xor_ln104_27_fu_614_p2 & icmp_ln86_reg_1367);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1231_p67;

assign icmp_ln86_1399_fu_490_p2 = (($signed(tmp_fu_480_p4) < $signed(15'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1400_fu_566_p2 = (($signed(tmp_25_fu_556_p4) < $signed(14'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_55_fu_420_p2 = (($signed(p_read18_int_reg) < $signed(18'd129)) ? 1'b1 : 1'b0);

assign icmp_ln86_56_fu_426_p2 = (($signed(p_read12_int_reg) < $signed(18'd6711)) ? 1'b1 : 1'b0);

assign icmp_ln86_57_fu_432_p2 = (($signed(p_read20_int_reg) < $signed(18'd89359)) ? 1'b1 : 1'b0);

assign icmp_ln86_58_fu_438_p2 = (($signed(p_read15_int_reg) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_59_fu_444_p2 = (($signed(p_read4_int_reg) < $signed(18'd7)) ? 1'b1 : 1'b0);

assign icmp_ln86_60_fu_450_p2 = (($signed(p_read7_int_reg) < $signed(18'd553)) ? 1'b1 : 1'b0);

assign icmp_ln86_61_fu_456_p2 = (($signed(p_read9_int_reg) < $signed(18'd48)) ? 1'b1 : 1'b0);

assign icmp_ln86_62_fu_462_p2 = (($signed(p_read1_int_reg) < $signed(18'd256101)) ? 1'b1 : 1'b0);

assign icmp_ln86_63_fu_468_p2 = (($signed(p_read11_int_reg) < $signed(18'd813)) ? 1'b1 : 1'b0);

assign icmp_ln86_64_fu_474_p2 = (($signed(p_read1_int_reg) < $signed(18'd184989)) ? 1'b1 : 1'b0);

assign icmp_ln86_66_fu_496_p2 = (($signed(p_read2_int_reg) < $signed(18'd259692)) ? 1'b1 : 1'b0);

assign icmp_ln86_67_fu_502_p2 = (($signed(p_read18_int_reg) < $signed(18'd155)) ? 1'b1 : 1'b0);

assign icmp_ln86_68_fu_508_p2 = (($signed(p_read22_int_reg) < $signed(18'd58881)) ? 1'b1 : 1'b0);

assign icmp_ln86_69_fu_514_p2 = (($signed(p_read9_int_reg) < $signed(18'd56)) ? 1'b1 : 1'b0);

assign icmp_ln86_70_fu_520_p2 = (($signed(p_read1_int_reg) < $signed(18'd83912)) ? 1'b1 : 1'b0);

assign icmp_ln86_71_fu_526_p2 = (($signed(p_read19_int_reg) < $signed(18'd106634)) ? 1'b1 : 1'b0);

assign icmp_ln86_72_fu_532_p2 = (($signed(p_read17_int_reg) < $signed(18'd20)) ? 1'b1 : 1'b0);

assign icmp_ln86_73_fu_538_p2 = (($signed(p_read13_int_reg) < $signed(18'd469)) ? 1'b1 : 1'b0);

assign icmp_ln86_74_fu_544_p2 = (($signed(p_read16_int_reg) < $signed(18'd2965)) ? 1'b1 : 1'b0);

assign icmp_ln86_75_fu_550_p2 = (($signed(p_read5_int_reg) < $signed(18'd117)) ? 1'b1 : 1'b0);

assign icmp_ln86_77_fu_572_p2 = (($signed(p_read21_int_reg) < $signed(18'd80881)) ? 1'b1 : 1'b0);

assign icmp_ln86_78_fu_578_p2 = (($signed(p_read12_int_reg) < $signed(18'd6664)) ? 1'b1 : 1'b0);

assign icmp_ln86_79_fu_584_p2 = (($signed(p_read14_int_reg) < $signed(18'd22)) ? 1'b1 : 1'b0);

assign icmp_ln86_80_fu_590_p2 = (($signed(p_read10_int_reg) < $signed(18'd64374)) ? 1'b1 : 1'b0);

assign icmp_ln86_81_fu_596_p2 = (($signed(p_read3_int_reg) < $signed(18'd33)) ? 1'b1 : 1'b0);

assign icmp_ln86_82_fu_602_p2 = (($signed(p_read8_int_reg) < $signed(18'd233)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_414_p2 = (($signed(p_read12_int_reg) < $signed(18'd6181)) ? 1'b1 : 1'b0);

assign or_ln117_55_fu_740_p2 = (and_ln102_67_fu_698_p2 | and_ln102_54_reg_1545);

assign or_ln117_56_fu_752_p2 = (and_ln102_58_reg_1563 | and_ln102_54_reg_1545);

assign or_ln117_57_fu_764_p2 = (or_ln117_56_fu_752_p2 | and_ln102_68_fu_707_p2);

assign or_ln117_58_fu_867_p2 = (and_ln102_reg_1529_pp0_iter2_reg | and_ln102_69_fu_848_p2);

assign or_ln117_59_fu_797_p2 = (and_ln102_reg_1529_pp0_iter1_reg | and_ln102_59_fu_689_p2);

assign or_ln117_60_fu_879_p2 = (or_ln117_59_reg_1596 | and_ln102_70_fu_857_p2);

assign or_ln117_61_fu_891_p2 = (and_ln102_reg_1529_pp0_iter2_reg | and_ln102_55_reg_1574);

assign or_ln117_62_fu_903_p2 = (or_ln117_61_fu_891_p2 | and_ln102_71_fu_862_p2);

assign or_ln117_63_fu_917_p2 = (or_ln117_61_fu_891_p2 | and_ln102_60_fu_839_p2);

assign or_ln117_64_fu_986_p2 = (or_ln117_63_reg_1625 | and_ln102_72_fu_972_p2);

assign or_ln117_65_fu_1002_p2 = (icmp_ln86_reg_1367_pp0_iter3_reg | and_ln102_73_fu_977_p2);

assign or_ln117_66_fu_1014_p2 = (icmp_ln86_reg_1367_pp0_iter3_reg | and_ln102_61_reg_1619);

assign or_ln117_67_fu_1026_p2 = (or_ln117_66_fu_1014_p2 | and_ln102_74_fu_981_p2);

assign or_ln117_68_fu_1040_p2 = (or_ln117_66_fu_1014_p2 | and_ln102_62_fu_958_p2);

assign or_ln117_69_fu_1100_p2 = (or_ln117_68_reg_1653 | and_ln102_75_fu_1081_p2);

assign or_ln117_70_fu_1062_p2 = (icmp_ln86_reg_1367_pp0_iter3_reg | and_ln102_53_reg_1602);

assign or_ln117_71_fu_1112_p2 = (or_ln117_70_reg_1663 | and_ln102_76_fu_1086_p2);

assign or_ln117_72_fu_1124_p2 = (or_ln117_70_reg_1663 | and_ln102_63_reg_1647);

assign or_ln117_73_fu_1136_p2 = (or_ln117_72_fu_1124_p2 | and_ln102_77_fu_1095_p2);

assign or_ln117_74_fu_1150_p2 = (or_ln117_70_reg_1663 | and_ln102_56_reg_1635);

assign or_ln117_75_fu_1179_p2 = (or_ln117_74_reg_1671 | and_ln102_78_fu_1174_p2);

assign or_ln117_76_fu_1184_p2 = (or_ln117_74_reg_1671 | and_ln102_64_fu_1170_p2);

assign or_ln117_77_fu_1219_p2 = (or_ln117_76_reg_1682 | and_ln102_79_fu_1214_p2);

assign or_ln117_fu_664_p2 = (and_ln102_66_fu_658_p2 | and_ln102_57_fu_638_p2);

assign select_ln117_54_fu_729_p3 = ((or_ln117_reg_1569[0:0] == 1'b1) ? select_ln117_fu_722_p3 : 2'd3);

assign select_ln117_55_fu_745_p3 = ((and_ln102_54_reg_1545[0:0] == 1'b1) ? zext_ln117_5_fu_736_p1 : 3'd4);

assign select_ln117_56_fu_756_p3 = ((or_ln117_55_fu_740_p2[0:0] == 1'b1) ? select_ln117_55_fu_745_p3 : 3'd5);

assign select_ln117_57_fu_770_p3 = ((or_ln117_56_fu_752_p2[0:0] == 1'b1) ? select_ln117_56_fu_756_p3 : 3'd6);

assign select_ln117_58_fu_778_p3 = ((or_ln117_57_fu_764_p2[0:0] == 1'b1) ? select_ln117_57_fu_770_p3 : 3'd7);

assign select_ln117_59_fu_790_p3 = ((and_ln102_reg_1529_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_6_fu_786_p1 : 4'd8);

assign select_ln117_60_fu_872_p3 = ((or_ln117_58_fu_867_p2[0:0] == 1'b1) ? select_ln117_59_reg_1591 : 4'd9);

assign select_ln117_61_fu_884_p3 = ((or_ln117_59_reg_1596[0:0] == 1'b1) ? select_ln117_60_fu_872_p3 : 4'd10);

assign select_ln117_62_fu_895_p3 = ((or_ln117_60_fu_879_p2[0:0] == 1'b1) ? select_ln117_61_fu_884_p3 : 4'd11);

assign select_ln117_63_fu_909_p3 = ((or_ln117_61_fu_891_p2[0:0] == 1'b1) ? select_ln117_62_fu_895_p3 : 4'd12);

assign select_ln117_64_fu_923_p3 = ((or_ln117_62_fu_903_p2[0:0] == 1'b1) ? select_ln117_63_fu_909_p3 : 4'd13);

assign select_ln117_65_fu_931_p3 = ((or_ln117_63_fu_917_p2[0:0] == 1'b1) ? select_ln117_64_fu_923_p3 : 4'd14);

assign select_ln117_66_fu_991_p3 = ((or_ln117_64_fu_986_p2[0:0] == 1'b1) ? select_ln117_65_reg_1630 : 4'd15);

assign select_ln117_67_fu_1007_p3 = ((icmp_ln86_reg_1367_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_7_fu_998_p1 : 5'd16);

assign select_ln117_68_fu_1018_p3 = ((or_ln117_65_fu_1002_p2[0:0] == 1'b1) ? select_ln117_67_fu_1007_p3 : 5'd17);

assign select_ln117_69_fu_1032_p3 = ((or_ln117_66_fu_1014_p2[0:0] == 1'b1) ? select_ln117_68_fu_1018_p3 : 5'd20);

assign select_ln117_70_fu_1046_p3 = ((or_ln117_67_fu_1026_p2[0:0] == 1'b1) ? select_ln117_69_fu_1032_p3 : 5'd21);

assign select_ln117_71_fu_1054_p3 = ((or_ln117_68_fu_1040_p2[0:0] == 1'b1) ? select_ln117_70_fu_1046_p3 : 5'd22);

assign select_ln117_72_fu_1105_p3 = ((or_ln117_69_fu_1100_p2[0:0] == 1'b1) ? select_ln117_71_reg_1658 : 5'd23);

assign select_ln117_73_fu_1117_p3 = ((or_ln117_70_reg_1663[0:0] == 1'b1) ? select_ln117_72_fu_1105_p3 : 5'd24);

assign select_ln117_74_fu_1128_p3 = ((or_ln117_71_fu_1112_p2[0:0] == 1'b1) ? select_ln117_73_fu_1117_p3 : 5'd25);

assign select_ln117_75_fu_1142_p3 = ((or_ln117_72_fu_1124_p2[0:0] == 1'b1) ? select_ln117_74_fu_1128_p3 : 5'd26);

assign select_ln117_76_fu_1154_p3 = ((or_ln117_73_fu_1136_p2[0:0] == 1'b1) ? select_ln117_75_fu_1142_p3 : 5'd27);

assign select_ln117_77_fu_1162_p3 = ((or_ln117_74_fu_1150_p2[0:0] == 1'b1) ? select_ln117_76_fu_1154_p3 : 5'd28);

assign select_ln117_78_fu_1189_p3 = ((or_ln117_75_fu_1179_p2[0:0] == 1'b1) ? select_ln117_77_reg_1677 : 5'd29);

assign select_ln117_79_fu_1196_p3 = ((or_ln117_76_fu_1184_p2[0:0] == 1'b1) ? select_ln117_78_fu_1189_p3 : 5'd30);

assign select_ln117_fu_722_p3 = ((and_ln102_57_reg_1557[0:0] == 1'b1) ? zext_ln117_fu_718_p1 : 2'd2);

assign tmp_25_fu_556_p4 = {{p_read6_int_reg[17:4]}};

assign tmp_fu_480_p4 = {{p_read4_int_reg[17:3]}};

assign xor_ln104_27_fu_614_p2 = (icmp_ln86_55_reg_1377 ^ 1'd1);

assign xor_ln104_28_fu_812_p2 = (icmp_ln86_56_reg_1382_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_29_fu_628_p2 = (icmp_ln86_57_reg_1388 ^ 1'd1);

assign xor_ln104_30_fu_674_p2 = (icmp_ln86_58_reg_1394_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_31_fu_823_p2 = (icmp_ln86_59_reg_1400_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_32_fu_943_p2 = (icmp_ln86_60_reg_1406_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_33_fu_643_p2 = (icmp_ln86_61_reg_1412 ^ 1'd1);

assign xor_ln104_34_fu_684_p2 = (icmp_ln86_62_reg_1418_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_35_fu_834_p2 = (icmp_ln86_63_reg_1424_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_36_fu_953_p2 = (icmp_ln86_64_reg_1430_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_37_fu_1066_p2 = (icmp_ln86_1399_reg_1436_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_38_fu_1071_p2 = (icmp_ln86_66_reg_1442_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_39_fu_1204_p2 = (icmp_ln86_67_reg_1448_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_802_p2 = (icmp_ln86_reg_1367_pp0_iter2_reg ^ 1'd1);

assign xor_ln117_fu_712_p2 = (1'd1 ^ and_ln102_65_fu_694_p2);

assign zext_ln117_5_fu_736_p1 = select_ln117_54_fu_729_p3;

assign zext_ln117_6_fu_786_p1 = select_ln117_58_fu_778_p3;

assign zext_ln117_7_fu_998_p1 = select_ln117_66_fu_991_p3;

assign zext_ln117_fu_718_p1 = xor_ln117_fu_712_p2;

endmodule //conifer_jettag_accelerator_decision_function_2
