../../rtl/mb_io_slave.v  
../../rtl/system_control.v  
../../rtl/top.v
/data/pace/scratch03/tractp1/xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/IBUFG.v
/data/pace/scratch03/tractp1/xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/BUFG.v
/data/pace/scratch03/tractp1/xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/FDR.v
/data/pace/scratch03/tractp1/xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/FDS.v
/data/pace/scratch03/tractp1/xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/FD.v
/data/pace/scratch03/tractp1/xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/FDE.v
/data/pace/scratch03/tractp1/xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/FDSE.v
/data/pace/scratch03/tractp1/xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/FDRE.v
/data/pace/scratch03/tractp1/xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/GND.v
/data/pace/scratch03/tractp1/xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/VCC.v
/data/pace/scratch03/tractp1/xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/DCM_SP.v
/data/pace/scratch03/tractp1/xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/RAMB16BWER.v
/data/pace/scratch03/tractp1/xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/RAM32X1D.v
/data/pace/scratch03/tractp1/xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/LUT6.v
/data/pace/scratch03/tractp1/xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/LUT6_2.v
/data/pace/scratch03/tractp1/xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/LUT5.v
/data/pace/scratch03/tractp1/xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/LUT4.v
/data/pace/scratch03/tractp1/xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/LUT3.v
/data/pace/scratch03/tractp1/xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/LUT2.v
/data/pace/scratch03/tractp1/xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/LUT1.v
/data/pace/scratch03/tractp1/xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/INV.v
/data/pace/scratch03/tractp1/xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/MUXF5.v
/data/pace/scratch03/tractp1/xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/MUXF7.v
/data/pace/scratch03/tractp1/xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/SRL16E.v 
/data/pace/scratch03/tractp1/xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/XORCY.v 
/data/pace/scratch03/tractp1/xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/MUXCY_L.v
/data/pace/scratch03/tractp1/xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/MULT_AND.v


-y ~/scratch/xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/
-y ~/scratch/xilinx/14.7/ISE_DS/ISE/verilog/src/XilinxCoreLib/
-y ~/scratch/xilinx/14.7/ISE_DS/ISE/verilog/src/simprims/

../../fpga/ipcore_dir/microblaze_mcs_v1_4.v
-timescale 1ns/1ns
