[['Methods', 'used_for', 'forming a differential layer'], ['differential layer', 'example_of', 'Contact Etch Stop Layer (CESL)'], ['differential layer', 'located_in', 'semiconductor device'], ['structures', 'formed_by', 'methods']]
[['structure', 'includes', 'active area'], ['active area', 'located_in', 'substrate'], ['gate structure', 'located_over', 'active area'], ['gate spacer', 'located_along', 'sidewall of the gate structure'], ['structure', 'includes', 'differential etch stop layer']]
[['differential etch stop layer', 'have', 'first portion'], ['first portion', 'located_along', 'sidewall of the gate spacer'], ['differential etch stop layer', 'have', 'second portion'], ['second portion', 'located_over', 'upper surface of the source/drain region']]
[['first thickness', 'located_in', 'first portion'], ['first thickness', 'perpendicular_to', 'sidewall of the gate spacer'], ['second thickness', 'located_in', 'second portion'], ['second thickness', 'perpendicular_to', 'upper surface of the source/drain region']]
[['second thickness', 'greater_than', 'first thickness']]
[['technique', 'used_for', 'patterning'], ['patterning', 'applied_to', 'workpiece'], ['workpiece', 'example_of', 'integrated circuit workpiece']]
[['method', 'includes', 'receiving a dataset'], ['dataset', 'formed_by', 'plurality features'], ['plurality features', 'applied_to', 'workpiece']]
[['first patterning', 'formed_by', 'hard mask'], ['hard mask', 'includes', 'workpiece'], ['first patterning', 'based_on', 'first set of features'], ['first set of features', 'part_of', 'plurality of features'], ['first spacer material', 'deposited_on', 'sidewall'], ['sidewall', 'part_of', 'patterned hard mask']]
[['second patterning', 'based_on', 'second set of features'], ['second spacer material', 'deposited_on', 'sidewall'], ['sidewall', 'part_of', 'first spacer material']]
[['third patterning', 'performed_based_on', 'third set of features']]
[['portion of the workpiece', 'performed_based_on', 'pattern'], ['pattern', 'defined_by', 'remainder'], ['remainder', 'part_of', 'patterned hard mask layer'], ['remainder', 'part_of', 'first spacer material'], ['remainder', 'part_of', 'second spacer material']]
[['method', 'used_for', 'removing'], ['removing', 'target', 'oxide layer']]
[['metal layer', 'deposited_over', 'oxide layer'], ['oxide layer', 'deposited_over', 'top surface'], ['top surface', 'part_of', 'germanium substrate']]
[['metal oxide layer', 'deposited_over', 'metal layer']]
[['metal oxide layer', 'includes', 'metal material'], ['metal layer', 'includes', 'metal material']]
[['metal layer', 'react_with', 'oxide layer'], ['metal layer', 'react_with', 'metal oxide layer'], ['oxide layer', 'react_with', 'metal oxide layer'], ['metal layer', 'formed_by', 'dielectric layer'], ['oxide layer', 'formed_by', 'dielectric layer'], ['metal oxide layer', 'formed_by', 'dielectric layer'], ['dielectric layer', 'formed_by', 'anneal process']]
[['oxide layer', 'reacted_with', 'metal layer'], ['oxide layer', 'removed_during', 'anneal process']]
[['hybrid-bonded semiconductor structures', 'have', 'Embodiments'], ['methods', 'used_for', 'forming a hybrid-bonded semiconductor structure']]
[['method', 'include', 'providing a substrate'], ['method', 'include', 'forming a base dielectric layer'], ['base dielectric layer', 'formed_by', 'substrate']]
[['method', 'include', 'forming first conductive structures'], ['method', 'include', 'forming second conductive structures'], ['conductive structures', 'located_in', 'base dielectric layer'], ['method', 'include', 'disposing alternating dielectric layer stack']]
[['alternating dielectric layer stack', 'includes', 'first dielectric layer'], ['first dielectric layer', 'located_in', 'base dielectric layer'], ['first dielectric layer', 'located_on', 'first conductive structures'], ['first dielectric layer', 'located_on', 'second conductive structures'], ['alternating dielectric layer stack', 'includes', 'second dielectric layer'], ['alternating dielectric layer stack', 'includes', 'third dielectric layer'], ['alternating dielectric layer stack', 'includes', 'fourth dielectric layer']]
[['method', 'include', 'planarizing'], ['method', 'include', 'etching'], ['planarizing', 'target', 'alternating dielectric layer stack'], ['etching', 'target', 'alternating dielectric layer stack'], ['etching', 'form', 'first openings'], ['etching', 'form', 'second openings'], ['etching', 'applied_to', 'preset etching rates'], ['preset etching rates', 'applied_to', 'first dielectric layers'], ['preset etching rates', 'applied_to', 'second dielectric layers'], ['preset etching rates', 'applied_to', 'third dielectric layers'], ['preset etching rates', 'applied_to', 'fourth dielectric layers']]
[['etching', 'continues_until', 'portions of the first conductive structures'], ['etching', 'continues_until', 'portions of the second conductive structures'], ['portions of the first conductive structures', 'are', 'exposed'], ['portions of the second conductive structures', 'are', 'exposed']]
[['method', 'include', 'forming conductive material'], ['conductive material', 'located_in', 'first opening'], ['conductive material', 'located_in', 'second opening'], ['conductive material', 'form', 'lead wires']]
[['Conformal hermetic dielectric films', 'suitable_for', 'dielectric diffusion barriers'], ['Conformal hermetic dielectric films', 'located_over', '3D topography']]
[['dielectric diffusion barrier', 'includes', 'dielectric layer'], ['dielectric layer', 'example_of', 'metal oxide'], ['dielectric layer', 'deposited_by', 'atomic layer deposition (ALD) techniques'], ['atomic layer deposition (ALD) techniques', 'achieve', 'conformality'], ['atomic layer deposition (ALD) techniques', 'achieve', 'density'], ['conformality', 'greater_than', 'conventional silicon dioxide-based film'], ['density', 'greater_than', 'conventional silicon dioxide-based film'], ['conventional silicon dioxide-based film', 'deposited_by', 'PECVD process'], ['dielectric diffusion barrier', 'used_for', 'thinner contiguous hermetic diffusion barrier']]
[['diffusion barrier', 'includes', 'multi-layered film'], ['multi-layered film', 'include', 'high-k dielectric layer'], ['multi-layered film', 'include', 'low-k dielectric layer'], ['multi-layered film', 'include', 'intermediate-k dielectric layer'], ['multi-layered film', 'used_for', 'reduce dielectric constant']]
[['silicate', 'form', 'high-k dielectric layer'], ['silicate', 'lower', 'k-value of the diffusion barrier'], ['silicate', 'adjust', 'silicon content'], ['silicate', 'maintain', 'high film conformality'], ['silicate', 'maintain', 'density']]
[['device', 'includes', 'substrate'], ['first dielectric layer', 'located_over', 'substrate'], ['first conductive feature', 'located_in', 'first dielectric layer'], ['etch stop layer', 'located_over', 'first dielectric layer']]
[['etch stop layer', 'includes', 'metal-doped aluminum nitride']]
[['device', 'include', 'second dielectric layer'], ['second dielectric layer', 'located_over', 'etch stop layer'], ['second conductive feature', 'located_in', 'second dielectric layer']]
[['second conductive feature', 'extends_into', 'etch stop layer'], ['second conductive feature', 'contacts', 'first conductive feature']]
[['package structure', 'includes', 'first redistribution layer'], ['package structure', 'includes', 'molding material'], ['package structure', 'includes', 'semiconductor device'], ['package structure', 'includes', 'inductor']]
[['molding material', 'located_on', 'first redistribution layer']]
[['semiconductor device', 'includes', 'molding material']]
[['inductor', 'penetrates', 'molding material'], ['inductor', 'connected_to', 'semiconductor device']]
[['method', 'used_for', 'forming conductive powder'], ['forming conductive powder', 'includes', 'reducing'], ['reducing', 'performed_by', 'reduction reaction'], ['reduction reaction', 'used_for', 'conductive powder precursor gas'], ['reduction reaction', 'applied_to', 'plasma']]
[['conductive powder precursor gas', 'form', 'conductive powder']]
[['method', 'include', 'filtering'], ['filtering', 'based_on', 'particle size'], ['filtering', 'applied_to', 'conductive powder']]
[['method', 'include', 'dispersing'], ['conductive powder', 'have', 'particle size'], ['particle size', 'below', 'threshold value'], ['conductive powder', 'dispersed_in', 'fluid']]
[]
[['EBAG process', 'include', 'forming an initial structure'], ['initial structure', 'include', 'dielectric layer'], ['dielectric layer', 'located_in', 'substrate'], ['liner', 'disposed_to', 'line a trench'], ['trench', 'located_in', 'dielectric layer']]
[['process', 'include', 'impregnating metallic interconnect material'], ['impregnating metallic interconnect material', 'with', 'dopant materials'], ['process', 'include', 'filling trench'], ['trench', 'filled_with', 'impregnated metallic interconnect materials'], ['process', 'include', 'forming intermediate structure'], ['process', 'include', 'drive-out annealing'], ['drive-out annealing', 'of', 'intermediate structure']]
[['drive-out annealing', 'used_for', 'intermediate structure'], ['drive-out annealing', 'used_for', 'drive dopant materials'], ['dopant materials', 'located_in', 'impregnated metallic interconnect materials'], ['drive-out annealing', 'form', 'chemical- and plasma-attack immune material']]
[['vertical semiconductor device', 'includes', 'conductive pattern structure'], ['conductive pattern structure', 'includes', 'insulation patterns'], ['conductive pattern structure', 'includes', 'conductive patterns'], ['insulation patterns', 'stacked_on', 'substrate'], ['conductive patterns', 'stacked_on', 'substrate']]
[['conductive pattern structure', 'includes', 'edge portion'], ['edge portion', 'includes', 'stair-stepped shape']]
[['conductive patterns', 'include', 'pad region'], ['pad region', 'located_in', 'upper surface'], ['upper surface', 'located_in', 'stair'], ['stair', 'located_in', 'edge portion']]
[['pad conductive pattern', 'deposited_on', 'portion'], ['portion', 'located_on', 'upper surface'], ['upper surface', 'located_on', 'pad region']]
[['mask pattern', 'located_on', 'upper surface'], ['upper surface', 'part_of', 'pad conductive pattern']]
[['contact plug', 'penetrates', 'mask pattern'], ['contact plug', 'contacts', 'pad conductive pattern']]
[['semiconductor structure', 'formed_by', 'method']]
[['semiconductor structure', 'includes', 'gate structure'], ['semiconductor structure', 'includes', 'source/drain structure'], ['semiconductor structure', 'includes', 'first contact plug'], ['semiconductor structure', 'includes', 'first via plug']]
[['gate structure', 'stacked_on', 'fin structure']]
[['source/drain structure', 'located_in', 'fin structure'], ['source/drain structure', 'adjacent_to', 'gate structure']]
[['first contact plug', 'stacked_on', 'source/drain structure']]
[['first via plug', 'stacked_on', 'first contact plug']]
[['first via plug', 'includes', 'first group IV element']]
[['semiconductor device', 'includes', 'buried insulation layer'], ['semiconductor device', 'includes', 'semiconductor layer'], ['semiconductor device', 'includes', 'gate structure'], ['semiconductor device', 'includes', 'source doped region'], ['semiconductor device', 'includes', 'drain doped region']]
[['semiconductor layer', 'deposited_over', 'buried insulation layer']]
[['gate structure', 'deposited_over', 'semiconductor layer']]
[['semiconductor layer', 'include', 'body region'], ['body region', 'located_in', 'gate structure'], ['body region', 'located_in', 'buried insulation layer']]
[['source doped region', 'located_in', 'semiconductor layer'], ['drain doped region', 'located_in', 'semiconductor layer']]
[['first contact structure', 'penetrates', 'buried insulation layer'], ['first contact structure', 'contacts', 'body region']]
[['second contact structure', 'penetrates', 'buried insulation layer'], ['second contact structure', 'connected_to', 'source doped region']]
[['first contact structure', 'overlaps', 'body region'], ['first contact structure', 'located_in', 'thickness direction'], ['thickness direction', 'located_in', 'buried insulation layer']]
[['body region', 'connected_to', 'source doped region'], ['body region', 'connected_to', 'first contact structure'], ['body region', 'connected_to', 'second contact structure']]
[['stacked via structure', 'include', 'first dielectric layer'], ['stacked via structure', 'include', 'first conductive via'], ['stacked via structure', 'include', 'first redistribution wiring'], ['stacked via structure', 'include', 'second dielectric layer'], ['stacked via structure', 'include', 'second conductive via']]
[['first dielectric layer', 'includes', 'first via opening']]
[['first conductive via', 'located_in', 'first via opening']]
[['first level height offset', 'between', 'top surface of the first conductive via'], ['first level height offset', 'between', 'top surface of the first dielectric layer']]
[['first redistribution wiring', 'covers', 'top surface of the first conductive via'], ['first redistribution wiring', 'covers', 'top surface of the first dielectric layer']]
[['second dielectric layer', 'stacked_on', 'first dielectric layer'], ['second dielectric layer', 'stacked_on', 'first redistribution wiring']]
[['second dielectric layer', 'includes', 'second via opening']]
[['second conductive via', 'located_in', 'second via opening']]
[['second conductive via', 'connected_to', 'first redistribution wiring'], ['second conductive via', 'connected_to', 'second via opening'], ['second via opening', 'located_in', 'second dielectric layer']]
[['semiconductor device', 'includes', 'semiconductor substrate'], ['semiconductor device', 'includes', 'metal layer'], ['semiconductor device', 'includes', 'dielectric layer'], ['semiconductor device', 'includes', 'via']]
[['metal layer', 'located_over', 'semiconductor substrate']]
[['dielectric layer', 'between', 'metal layer'], ['dielectric layer', 'between', 'semiconductor substrate']]
[['via', 'located_in', 'dielectric layer'], ['via', 'includes', 'first portion'], ['via', 'includes', 'second portion'], ['second portion', 'between', 'first portion'], ['second portion', 'between', 'semiconductor substrate']]
[['first portion of the via', 'have', 'first width']]
[['second portion of the via', 'has', 'second width'], ['first portion of the via', 'has', 'first width'], ['second width', 'greater_than', 'first width']]
[['MOS antifuse', 'have', 'accelerated dielectric breakdown'], ['accelerated dielectric breakdown', 'formed_by', 'void'], ['accelerated dielectric breakdown', 'formed_by', 'seam'], ['void', 'formed_by', 'electrode'], ['seam', 'formed_by', 'electrode']]
[['programming voltage', 'lower', 'dielectric breakdown'], ['MOS antifuse', 'undergo', 'dielectric breakdown'], ['dielectric breakdown', 'reduced_by', 'intentional damage'], ['intentional damage', 'applied_to', 'MOS antifuse dielectric']]
[['damage', 'introduced_during', 'etchback'], ['etchback', 'applied_to', 'electrode material'], ['electrode material', 'have', 'seam'], ['seam', 'introduced_during', 'backfilling'], ['electrode material', 'backfilled_into', 'opening'], ['opening', 'have', 'threshold aspect ratio']]
[['MOS antifuse bit-cell', 'includes', 'MOS transistor'], ['MOS antifuse bit-cell', 'includes', 'MOS antifuse']]
[['MOS transistor', 'have', 'gate electrode'], ['gate electrode', 'maintain', 'predetermined voltage threshold swing'], ['MOS antifuse', 'have', 'gate electrode'], ['gate electrode', 'have', 'void accelerated dielectric breakdown']]
[['integrated circuit', 'includes', 'substrate'], ['integrated circuit', 'includes', 'interconnect']]
[['substrate zone', 'delineated_by', 'insulating zone']]
[['polysilicon region', 'overlaps', 'insulating zone'], ['polysilicon region', 'includes', 'strip part']]
[['isolating region', 'between', 'substrate'], ['isolating region', 'delineated_by', 'interconnect'], ['isolating region', 'covers', 'substrate zone'], ['isolating region', 'covers', 'polysilicon region']]
[['first electrically conductive pad', 'passes_through', 'isolating region'], ['first electrically conductive pad', 'has', 'first end'], ['first end', 'in_contact_with', 'strip part'], ['first end', 'in_contact_with', 'substrate zone']]
[['second end', 'part_of', 'electrically conductive pad'], ['second end', 'in_contact_with', 'interconnect']]
[['second electrically conductive pad', 'penetrates', 'isolating region'], ['second electrically conductive pad', 'in_contact_with', 'another region']]
[['first electrically conductive pad', 'have', 'cross sectional size'], ['second electrically conductive pad', 'have', 'cross sectional size'], ['cross sectional size', 'equal_to', 'cross sectional size'], ['cross sectional size', 'within', 'tolerance']]
[['electrical properties', 'affect', 'usefulness'], ['electrochemical properties', 'affect', 'usefulness'], ['semiconductors', 'have', 'electrical properties'], ['semiconductors', 'have', 'electrochemical properties'], ['semiconductor materials', 'used_for', 'purposes']]
[['gallium nitride (GaN) semiconductor layer', 'includes', 'GaN power management integrated circuit (PMIC) dies'], ['silicon semiconductor layer', 'includes', 'complementary metal oxide (CMOS) control circuit dies'], ['gallium nitride (GaN) semiconductor layer', 'bonded_to', 'silicon semiconductor layer']]
[['GaN layer', 'completed_as', 'full size'], ['silicon layer', 'completed_as', 'full size'], ['full size', 'example_of', '300 mm']]
[['layer transfer operation', 'used_for', 'bond'], ['GaN layer', 'bonded_to', 'silicon layer']]
[['layer transfer operation', 'performed_on', 'full size wafers']]
[['full size wafers', 'used_for', 'multi-layer dies'], ['multi-layer dies', 'have', 'GaN die layer'], ['GaN die layer', 'applied_to', 'silicon die']]
[['integrated circuit device', 'provided_as', 'follows']]
[['fin-type active region', 'extends_into', 'substrate'], ['fin-type active region', 'extends_into', 'first horizontal direction']]
[['gate line', 'extends_on', 'fin-type active region'], ['second horizontal direction', 'intersecting', 'first horizontal direction']]
[['source/drain region', 'located_in', 'fin-type active region'], ['source/drain region', 'located_at', 'one side of the gate line']]
[['insulating cover', 'extends_parallel_to', 'substrate'], ['gate line', 'between', 'insulating cover'], ['gate line', 'between', 'substrate'], ['source/drain region', 'between', 'insulating cover'], ['source/drain region', 'between', 'substrate']]
[['source/drain contact', 'extends_through', 'insulating cover'], ['source/drain contact', 'has', 'first sidewall'], ['first sidewall', 'covered_with', 'insulating cover'], ['source/drain contact', 'connected_to', 'source/drain region']]
[['fin isolation insulating unit', 'extends_through', 'insulating cover'], ['fin isolation insulating unit', 'extends_into', 'fin-type active region']]
[['source/drain region', 'delineated_by', 'fin isolation insulating unit'], ['source/drain region', 'between', 'gate line']]
[['method of manufacturing', 'used_for', 'SRAM device'], ['insulating layer', 'formed_over', 'substrate']]
[['First dummy patterns', 'formed_over', 'insulating layer']]
[['Sidewall spacer layers', 'formed_by', 'sidewalls'], ['sidewalls', 'part_of', 'first dummy patterns'], ['Sidewall spacer layers', 'act_as', 'second dummy patterns']]
[['first dummy patterns', 'removed_from', 'insulating layer'], ['second dummy patterns', 'located_on', 'insulating layer']]
[['first dummy patterns', 'removed_from', 'second dummy patterns'], ['second dummy patterns', 'divided_into', 'parts']]
[['mask layer', 'formed_over', 'insulating layer'], ['mask layer', 'located_between', 'divided second dummy patterns']]
[['mask layer', 'formed_after', 'divided second dummy patterns'], ['divided second dummy patterns', 'formed_after', 'mask layer'], ['hard mask layer', 'have', 'openings'], ['openings', 'correspond_to', 'patterned second dummy patterns']]
[['insulating layer', 'formed_by', 'hard mask layer'], ['hard mask layer', 'applied_to', 'etching mask'], ['etching mask', 'form', 'via openings'], ['via openings', 'located_in', 'insulating layer']]
[['conductive material', 'backfilled_into', 'via openings'], ['conductive material', 'form', 'contact bars']]
[['method', 'include', 'forming'], ['forming', 'result_in', 'wide band gap (WBG) epitaxial layer'], ['wide band gap (WBG) epitaxial layer', 'located_on', 'engineered substrate']]
[['WBG epitaxial layer', 'includes', 'groups of epitaxial layers']]
[['engineered substrate', 'include', 'engineered layers'], ['engineered layers', 'includes', 'bulk material'], ['bulk material', 'have', 'coefficient of thermal expansion (CTE)'], ['coefficient of thermal expansion (CTE)', 'have', 'CTE of the WBG epitaxial layer']]
[['method', 'include', 'forming a plurality of WBG devices'], ['forming a plurality of WBG devices', 'based_on', 'plurality of groups of epitaxial layers'], ['forming internal interconnects', 'within', 'respective group of epitaxial layers'], ['forming electrodes', 'within', 'respective group of epitaxial layers']]
[['method', 'include', 'forming external interconnects'], ['external interconnects', 'between', 'electrodes'], ['electrodes', 'of', 'different WBG devices'], ['different WBG devices', 'of', 'plurality of WBG devices'], ['forming external interconnects', 'result_in', 'integrated circuit']]
[['method', 'used_for', 'forming semiconductor structure'], ['method', 'includes', 'forming MOL oxide layer'], ['MOL oxide layer', 'located_in', 'semiconductor structure']]
[['MOL oxide layer', 'include', 'multiple gate stacks'], ['multiple gate stacks', 'result_in', 'substrate']]
[['nitride layer', 'formed_over', 'silicide'], ['silicide', 'located_in', 'MOL oxide layer']]
[['self-aligned contact area (CA) element', 'formed_within', 'nitride layer']]
[['MOL oxide layer', 'recessed_on', 'first side'], ['MOL oxide layer', 'recessed_on', 'second side'], ['MOL oxide layer', 'leave', 'remaining portions'], ['remaining portions', 'located_on', 'nitride layer'], ['remaining portions', 'located_on', 'nitride'], ['self-aligned CA element', 'have', 'first side'], ['self-aligned CA element', 'have', 'second side']]
[['nitride cap', 'part_of', 'plurality of gate stacks'], ['nitride cap', 'selectively', 'recessed']]
[['air-gap oxide layer', 'deposited_for', 'introducing air-gaps'], ['air-gaps', 'located_in', 'deposited air-gap oxide layer']]
[['air gap oxide layer', 'reduced_to', 'self-aligned CA element'], ['air gap oxide layer', 'reduced_to', 'nitride layer']]
[['silicide formation process', 'employs', 'formation of an amorphous layer'], ['formation of an amorphous layer', 'located_in', 'SiGe S/D region'], ['formation of an amorphous layer', 'employs', 'application of a substrate bias voltage'], ['application of a substrate bias voltage', 'introduced_during', 'metal deposition process']]
[['method', 'include', 'substrate'], ['substrate', 'have', 'gate structure'], ['source/drain region', 'adjacent_to', 'gate structure']]
[['dielectric', 'formed_over', 'gate structure'], ['dielectric', 'formed_over', 'source-drain region']]
[['contact opening', 'result_in', 'dielectric'], ['contact opening', 'expose', 'portion of the gate structure'], ['contact opening', 'expose', 'portion of the source/drain region']]
[['amorphous layer', 'formed_in', 'exposed portion'], ['exposed portion', 'part_of', 'source/drain region'], ['amorphous layer', 'have', 'thickness'], ['amorphous layer', 'have', 'composition'], ['thickness', 'based_on', 'adjustable bias voltage'], ['composition', 'based_on', 'adjustable bias voltage'], ['adjustable bias voltage', 'applied_to', 'substrate']]
[['anneal', 'result_in', 'form silicide'], ['silicide', 'located_on', 'source/drain region']]
[['vertical transistor structure', 'includes', 'bottom source/drain structure'], ['bottom source/drain structure', 'includes', 'doped semiconductor buffer layer'], ['doped semiconductor buffer layer', 'includes', 'first dopant species'], ['first dopant species', 'has', 'first diffusion rate'], ['bottom source/drain structure', 'includes', 'epitaxial doped semiconductor layer'], ['epitaxial doped semiconductor layer', 'includes', 'second dopant species'], ['second dopant species', 'has', 'second diffusion rate'], ['second diffusion rate', 'below', 'first diffusion rate']]
[['junction anneal', 'introduced_during', 'diffusion'], ['first dopant species', 'diffuses_from', 'doped semiconductor buffer layer'], ['first dopant species', 'diffuses_into', 'pillar portion'], ['pillar portion', 'part_of', 'base semiconductor substrate'], ['diffusion', 'diffuses_into', 'bottom source/drain extension'], ['diffusion', 'diffuses_into', 'bottom source/drain junction']]
[['diffusion overrun', 'is', 'observed']]
[['junction anneal', 'occur_during', 'second dopant species'], ['second dopant species', 'remain_in', 'epitaxial doped semiconductor layer'], ['epitaxial doped semiconductor layer', 'remain_in', 'low resistance contact']]
[['second dopant species', 'not interfere with', 'bottom source/drain extension'], ['second dopant species', 'not interfere with', 'bottom source/drain junction'], ['second dopant species', 'have', 'limited diffusion']]
[['present disclosure', 'describe', 'non-planar semiconductor devices'], ['non-planar semiconductor devices', 'include', 'fin field-effect transistors (finFETs)'], ['fin field-effect transistors (finFETs)', 'have', 'metal rail conductors'], ['present disclosure', 'describe', 'methods for fabricating non-planar semiconductor devices']]
[['metal rail conductors', 'connected_to', 'gate regions'], ['metal rail conductors', 'connected_to', 'source regions'], ['metal rail conductors', 'connected_to', 'drain regions'], ['metal rail conductors', 'connected_to', 'non-planar semiconductor devices']]
[['metal rail conductors', 'used_for', 'electrically connect'], ['metal rail conductors', 'connected_to', 'gate'], ['metal rail conductors', 'connected_to', 'source'], ['metal rail conductors', 'connected_to', 'drain regions'], ['gate', 'part_of', 'non-planar semiconductor devices'], ['source', 'part_of', 'non-planar semiconductor devices'], ['drain regions', 'part_of', 'non-planar semiconductor devices'], ['gate', 'connected_to', 'other gate'], ['source', 'connected_to', 'other source'], ['drain regions', 'connected_to', 'other drain regions'], ['non-planar semiconductor devices', 'connected_to', 'other semiconductor devices']]
[['metal rail conductors', 'isolated_from', 'gate'], ['metal rail conductors', 'isolated_from', 'source'], ['metal rail conductors', 'isolated_from', 'drain regions'], ['metal rail conductors', 'part_of', 'non-planar semiconductor devices']]
[['isolation', 'prevents', 'electrical connection'], ['electrical connection', 'between', 'metal rail conductors'], ['electrical connection', 'between', 'gate'], ['electrical connection', 'between', 'source'], ['electrical connection', 'between', 'drain regions'], ['drain regions', 'part_of', 'non-planar semiconductor devices']]
[['method', 'used_for', 'forming a flat via top surface'], ['forming a flat via top surface', 'used_for', 'memory'], ['method', 'result_in', 'integrated circuit (IC)']]
[['etch', 'performed_into', 'dielectric layer'], ['etch', 'used_for', 'form an opening']]
[['liner layer', 'formed_covering', 'dielectric layer'], ['liner layer', 'formed_covering', 'opening']]
[['lower body layer', 'formed_covering', 'dielectric layer'], ['lower body layer', 'filling', 'remainder of the opening'], ['remainder of the opening', 'located_over', 'liner layer']]
[['top surface', 'located_in', 'lower body layer'], ['top surface', 'located_in', 'liner layer'], ['top surface', 'below', 'top surface of the dielectric layer'], ['top surface', 'used_for', 'partially clear the opening']]
[['homogeneous upper body layer', 'covers', 'dielectric layer'], ['homogeneous upper body layer', 'filling', 'opening']]
[['planarization', 'performed_into', 'homogeneous upper body layer'], ['planarization', 'continues_until', 'dielectric layer']]
[['semiconductor device', 'includes', 'manifold'], ['manifold', 'used_for', 'uniform vapor deposition']]
[['semiconductor device', 'include', 'manifold'], ['manifold', 'includes', 'bore'], ['manifold', 'have', 'inner wall']]
[['inner wall', 'defined_by', 'bore']]
[['first axial portion', 'extend_along', 'longitudinal axis'], ['longitudinal axis', 'located_in', 'manifold']]
[['supply channel', 'provide', 'fluid communication'], ['fluid communication', 'between', 'gas source'], ['fluid communication', 'between', 'bore']]
[['supply channel', 'includes', 'slit'], ['slit', 'define', 'annular gap'], ['annular gap', 'located_in', 'inner wall of the manifold'], ['supply channel', 'deliver', 'gas'], ['gas', 'of', 'gas source'], ['gas', 'deliver', 'bore']]
[['at least partially annular gap', 'can be revolved about', 'longitudinal axis']]
[['method', 'used_for', 'forming an integrated circuit']]
[['method', 'include', 'forming a first layer'], ['first layer', 'located_on', 'semiconductor wafer'], ['first layer', 'have', 'first portion'], ['first layer', 'have', 'second portion']]
[['first portion', 'patterned_by', 'projecting'], ['first image field', 'overlaps', 'first portion'], ['first portion', 'part_of', 'first layer'], ['first portion', 'corresponds_to', 'first image field']]
[['second portion', 'patterned_by', 'projecting'], ['second image field', 'overlaps', 'second portion'], ['second portion', 'part_of', 'first layer'], ['second portion', 'corresponds_to', 'second image field']]
[['second layer', 'formed_over', 'first layer']]
[['second layer', 'patterned_by', 'projecting third image field'], ['third image field', 'covers', 'majority of first portion'], ['third image field', 'covers', 'majority of second portion'], ['first portion', 'part_of', 'first layer'], ['second portion', 'part_of', 'first layer']]
[['first copper alloy sputtering target', 'includes', '0.5 to 4.0 wt % of Al'], ['first copper alloy sputtering target', 'includes', '0.5 wtppm or less of Si'], ['second copper alloy sputtering target', 'includes', '0.5 to 4.0 wt % of Sn'], ['second copper alloy sputtering target', 'includes', '0.5 wtppm or less of Mn']]
[['first alloy sputtering target', 'includes', 'elements'], ['second alloy sputtering target', 'includes', 'elements'], ['elements', 'selected_from', 'Sb'], ['elements', 'selected_from', 'Zr'], ['elements', 'selected_from', 'Ti'], ['elements', 'selected_from', 'Cr'], ['elements', 'selected_from', 'Ag'], ['elements', 'selected_from', 'Au'], ['elements', 'selected_from', 'Cd'], ['elements', 'selected_from', 'In'], ['elements', 'selected_from', 'As'], ['elements', 'amount', '1.0 wtppm or less']]
[['semiconductor element wiring', 'formed_by', 'use of the above targets']]
[['copper alloy sputtering target', 'allows', 'formation of a wiring material'], ['wiring material', 'used_for', 'semiconductor element'], ['seed layer', 'is', 'stable'], ['seed layer', 'is', 'uniform'], ['seed layer', 'is', 'free from coagulation'], ['seed layer', 'used_for', 'electrolytic copper plating'], ['copper alloy sputtering target', 'exhibits', 'excellent sputtering film formation characteristics']]
[['method', 'used_for', 'forming contact regions'], ['contact regions', 'located_in', 'high-voltage field effect transistor (HFET)'], ['high-voltage field effect transistor (HFET)', 'includes', 'semiconductor material'], ['semiconductor material', 'includes', 'first active layer'], ['semiconductor material', 'includes', 'second active layer'], ['gate dielectric', 'located_on', 'surface of the semiconductor material']]
[['first contact', 'formed_in', 'semiconductor material'], ['first contact', 'extends_through', 'second active layer'], ['first contact', 'extends_into', 'first active layer'], ['passivation layer', 'deposited_on', 'semiconductor material'], ['gate dielectric', 'between', 'passivation layer'], ['gate dielectric', 'between', 'second active layer']]
[['interconnect', 'result_in', 'first passivation layer'], ['interconnect', 'coupled_to', 'first contact']]
[['interlayer dielectric', 'deposited_proximate_to', 'interconnect'], ['plug', 'formed_in', 'interlayer dielectric'], ['plug', 'coupled_to', 'first portion of the interconnect']]
[['semiconductor device', 'associated_with', 'manufacturing method']]
[['manufacturing method', 'include', 'steps']]
[['core structure', 'formed_on', 'substrate'], ['first material layer', 'formed_on', 'substrate']]
[['top surface of the first material layer', 'lower_than', 'top surface of the core structure']]
[['second pattern', 'formed_on', 'exposed surface'], ['exposed surface', 'part_of', 'core structure']]
[['method', 'include', 'forming second pattern'], ['forming second pattern', 'include', 'forming second material layer'], ['second material layer', 'located_on', 'exposed surface of core structure'], ['second material layer', 'located_on', 'top surface of first material layer'], ['method', 'include', 'performing anisotropic etching'], ['anisotropic etching', 'performed_on', 'second material layer']]
[['first material layer', 'patterned_by', 'second pattern'], ['second pattern', 'used_as', 'mask'], ['first material layer', 'form', 'first pattern']]
[['forming the second material layer', 'performed_on', 'etching chamber'], ['performing an anisotropic etching', 'performed_on', 'etching chamber'], ['forming the second material layer', 'precede', 'performing an anisotropic etching'], ['performing an anisotropic etching', 'act_on', 'second material layer']]
[['Aspects of the disclosure', 'provide', 'method'], ['method', 'used_for', 'manufacturing'], ['method', 'used_for', 'semiconductor device']]
[['first structure', 'includes', 'first stacked insulating layers'], ['first structure', 'include', 'first via'], ['first via', 'located_over', 'contact region']]
[['second structure', 'formed_by', 'filling top region'], ['top region', 'part_of', 'first via'], ['filling top region', 'used_for', 'sacrificial layer']]
[['third structure', 'include', 'second structure'], ['second stacked insulating layers', 'stacked_on', 'second structure'], ['second stacked insulating layers', 'included_in', 'third structure']]
[['third structure', 'includes', 'second via'], ['second via', 'aligned_with', 'first via'], ['second via', 'extends_through', 'second stacked insulating layers']]
[['fourth structure', 'formed_by', 'removing sacrificial layer'], ['removing sacrificial layer', 'form', 'extended via'], ['extended via', 'include', 'first via'], ['extended via', 'include', 'second via']]
[['weights', 'associated_with', 'first structure'], ['weights', 'associated_with', 'second structure'], ['weights', 'associated_with', 'third structure'], ['weights', 'associated_with', 'fourth structure'], ['quality', 'affect', 'weights'], ['quality', 'associated_with', 'extended via']]
[['Performance', 'affect', 'semiconductor device'], ['Performance', 'improved_by', 'semiconductor device']]
[['deposition time', 'improved_by', '4.6 sec'], ['deposition time', 'improved_by', '6.9 sec']]
[['thickness', 'improved_by', 'increasing deposition time'], ['tantalum nitride film', 'have', 'thickness']]
[['deposition time', 'increased', 'tantalum nitride film'], ['tantalum nitride film', 'located_on', 'bottom of a connection hole'], ['connection hole', 'coupled_to', 'wide interconnection'], ['tantalum nitride film', 'have', 'thickness'], ['thickness', 'within_range', '5 to 10 nm']]
[['Methods', 'include', 'scanning a focus spot'], ['focus spot', 'formed by', 'laser beam'], ['laser beam', 'scanning over', 'metal layer'], ['laser beam', 'scanning over', 'IC structures'], ['IC structures', 'include', 'metal'], ['IC structures', 'include', 'non-metal']]
[['focus spot', 'scanned_over', 'scan path'], ['scan path', 'include', 'scan path segments'], ['scan path segments', 'partially overlap', 'scan path']]
[['focus spot', 'have', 'irradiance'], ['focus spot', 'have', 'dwell time'], ['irradiance', 'used_to', 'melt metal layer'], ['dwell time', 'used_to', 'melt metal layer'], ['irradiance', 'used_to', 'melt metal of IC structures'], ['dwell time', 'used_to', 'melt metal of IC structures'], ['focus spot', 'not_melt', 'non-metal']]
[['rapid melting', 'cause', 'recrystallization of the metal'], ['recrystallization of the metal', 'lower', 'resistivity of the metal'], ['recrystallization of the metal', 'result_in', 'improved performance of the IC chips']]
[['laser melt system', 'used_for', 'methods']]
[['first gate', 'located_over', 'substrate'], ['second gate', 'disposed_over', 'substrate'], ['first conductive contact', 'disposed_over', 'substrate'], ['second conductive contact', 'disposed_over', 'substrate']]
[['first vias', 'disposed_over', 'first conductive contacts'], ['second vias', 'disposed_over', 'second conductive contacts']]
[['first gate contact', 'disposed_over', 'first gate']]
[['dielectric structure', 'disposed_over', 'first gate'], ['dielectric structure', 'disposed_over', 'second gate']]
[['first portion', 'part_of', 'dielectric structure'], ['first portion', 'located_between', 'first via'], ['first portion', 'located_between', 'second via']]
[['second portion', 'part_of', 'dielectric structure'], ['second portion', 'located_between', 'first via'], ['second portion', 'located_between', 'first gate contact']]
[['first interface', 'between', 'first conductive contact'], ['first interface', 'between', 'first via'], ['first interface', 'constitutes', 'first percentage'], ['first percentage', 'of', 'upper surface area'], ['upper surface area', 'of', 'first conductive contact']]
[['second interface', 'located_between', 'first gate'], ['second interface', 'located_between', 'first gate contact'], ['second interface', 'constitutes', 'second percentage'], ['second percentage', 'of', 'upper surface area'], ['upper surface area', 'of', 'first gate']]
[['first percentage', 'greater_than', 'second percentage']]
[['method', 'used_for', 'manufacturing chip package']]
[['wafer', 'have', 'upper surface'], ['wafer', 'have', 'lower surface'], ['lower surface', 'opposite_to', 'upper surface'], ['conductive bumps', 'disposed_on', 'upper surface']]
[['upper surface', 'part_of', 'wafer'], ['upper surface', 'result_in', 'form trenches']]
[['first insulation layer', 'expose', 'conductive bumps'], ['first insulation layer', 'located_on', 'upper surface'], ['first insulation layer', 'located_in', 'trenches']]
[['surface treatment layer', 'formed_on', 'conductive bumps'], ['top surface', 'greater_than', 'first insulation layer']]
[['wafer', 'expose', 'lower surface'], ['wafer', 'thinned_toward', 'upper surface'], ['wafer', 'expose', 'first insulation layer'], ['first insulation layer', 'located_in', 'trenches']]
[['second insulation layer', 'below', 'lower surface']]
[['first insulation layer', 'divided_into', 'center of each trench'], ['second insulation layer', 'divided_into', 'center of each trench'], ['first insulation layer', 'form', 'chip packages'], ['second insulation layer', 'form', 'chip packages']]
[['semiconductor device', 'includes', 'substrate'], ['substrate', 'includes', 'first region'], ['substrate', 'includes', 'second region'], ['first region', 'aligned_with', 'first direction'], ['second region', 'aligned_with', 'first direction']]
[['first conductive pattern', 'extend_along', 'first direction'], ['first conductive pattern', 'located_in', 'first region']]
[['second conductive pattern', 'extend_along', 'first direction'], ['second conductive pattern', 'located_in', 'first region']]
[['second conductive pattern', 'spaced apart from', 'first conductive pattern']]
[['first spacer', 'extend_along', 'first conductive pattern'], ['first spacer', 'extend_along', 'second conductive pattern'], ['first spacer', 'located_along', 'sidewall of the first conductive pattern'], ['first spacer', 'located_along', 'sidewall of the second conductive pattern'], ['first spacer', 'located_along', 'boundary between the first and second regions']]
[['distance', 'between', 'first conductive pattern'], ['distance', 'between', 'second region'], ['distance', 'below', 'distance between second conductive pattern and second region']]
[['Semiconductor devices', 'included_in', 'semiconductor packages'], ['methods', 'used_for', 'forming semiconductor devices'], ['methods', 'used_for', 'forming semiconductor packages']]
[['semiconductor device', 'includes', 'dielectric layer'], ['semiconductor device', 'includes', 'connector']]
[['dielectric layer', 'includes', 'dielectric material'], ['dielectric layer', 'includes', 'additive'], ['additive', 'includes', 'compound'], ['compound', 'defined_by', 'Chemical Formula 1']]
[['connector', 'located_in', 'dielectric layer']]
[['structure of semiconductor device', 'includes', 'substrate'], ['substrate', 'has', 'dielectric layer']]
[['metal elements', 'formed_in', 'dielectric layer'], ['air gap', 'between', 'metal elements']]
[['cap layer', 'disposed_over', 'substrate'], ['portion of the cap layer', 'located_above', 'adjacent two of the metal elements'], ['portion of the cap layer', 'have', 'hydrophilic surface']]
[['inter-layer dielectric layer', 'disposed_on', 'cap layer']]
[['inter-layer dielectric layer', 'seal', 'air gap'], ['air gap', 'located_between', 'two metal elements']]
[['air gap', 'remains', 'top surface'], ['air gap', 'extends_higher_than', 'top surface'], ['top surface', 'part_of', 'metal elements']]
[['redistribution structure', 'includes', 'first dielectric layer'], ['redistribution structure', 'includes', 'pad pattern'], ['redistribution structure', 'includes', 'second dielectric layer']]
[['pad pattern', 'disposed_on', 'first dielectric layer'], ['pad pattern', 'include', 'pad portion'], ['pad pattern', 'include', 'peripheral portion']]
[['pad portion', 'located_in', 'first dielectric layer'], ['lower surface of pad portion', 'coplanar_with', 'lower surface of first dielectric layer']]
[['peripheral portion', 'surrounds', 'pad portion']]
[['second dielectric layer', 'disposed_on', 'pad pattern'], ['second dielectric layer', 'include', 'extending portions'], ['extending portions', 'extend_through', 'peripheral portion']]
[['present disclosure', 'associated_with', 'integrated chip structure']]
[['integrated chip structure', 'includes', 'bump structure'], ['bump structure', 'located_on', 'first substrate'], ['molding compound', 'in_contact_with', 'bump structure']]
[['bump structure', 'protrudes_from', 'molding compound']]
[['conductive region', 'located_on', 'second substrate'], ['conductive region', 'contacts', 'bump structure']]
[['no-flow underfill (NUF) material', 'located_vertically_between', 'molding compound'], ['no-flow underfill (NUF) material', 'located_vertically_between', 'second substrate'], ['no-flow underfill (NUF) material', 'surrounds', 'bump structure']]
[['NUF material', 'removed_from', 'molding compound']]
[['integrated circuit device', 'provided_as', 'follows']]
[['fin-type active region', 'extends_on', 'substrate'], ['fin-type active region', 'extend_along', 'first horizontal direction']]
[['gate line', 'extends_on', 'fin-type active region'], ['second horizontal direction', 'intersecting', 'first horizontal direction']]
[['source/drain region', 'located_in', 'fin-type active region'], ['source/drain region', 'located_at', 'one side of the gate line']]
[['insulating cover', 'extends_parallel_to', 'substrate'], ['gate line', 'between', 'insulating cover'], ['gate line', 'between', 'substrate'], ['source/drain region', 'arranged_between', 'insulating cover'], ['source/drain region', 'arranged_between', 'substrate']]
[['source/drain contact', 'extends_through', 'insulating cover'], ['source/drain contact', 'has', 'first sidewall'], ['first sidewall', 'covered_with', 'insulating cover'], ['source/drain contact', 'connected_to', 'source/drain region']]
[['fin isolation insulating unit', 'extends_through', 'insulating cover'], ['fin isolation insulating unit', 'extends_into', 'fin-type active region']]
[['source/drain region', 'arranged_between', 'fin isolation insulating unit'], ['source/drain region', 'arranged_between', 'gate line']]
[['method', 'used_for', 'forming power rail'], ['power rail', 'related_to', 'semiconductor devices'], ['method', 'involves', 'removing portion of gate structure'], ['removing portion of gate structure', 'results_in', 'forming gate cut trench'], ['gate cut trench', 'separates', 'first active region of fin structures'], ['gate cut trench', 'separates', 'second active region of fin structures']]
[['conformal etch stop layer', 'formed_in', 'gate cut trench']]
[['fill material', 'formed_on', 'conformal etch stop layer'], ['fill material', 'filling', 'portion of the gate cut trench']]
[['fill material', 'have', 'composition'], ['composition', 'etched selectively to', 'conformal etch stop layer']]
[['power rail', 'formed_in', 'gate cut trench']]
[['conformal etch stop layer', 'obstructs', 'lateral etching'], ['lateral etching', 'occur_during', 'forming the power rail'], ['conformal etch stop layer', 'eliminates', 'power rail to gate structure shorting']]
[['integrated circuit', 'includes', 'self-aligned contacts'], ['method', 'includes', 'self-aligned contacts']]
[['gapfill dielectric layer', 'filling', 'spaces'], ['spaces', 'located_between', 'sidewalls'], ['sidewalls', 'part_of', 'adjacent MOS gates']]
[['gapfill dielectric layer', 'planarized_down_to', 'tops of gate structures']]
[['contact pattern', 'result_in', 'area'], ['area', 'used_for', 'multiple self-aligned contacts']]
[['area', 'overlaps', 'adjacent instances'], ['adjacent instances', 'part_of', 'gate structures']]
[['gapfill dielectric layer', 'removed_from', 'area']]
[['contact metal layer', 'formed_in', 'areas'], ['gapfill dielectric material', 'removed_from', 'areas']]
[['contact metal', 'in_contact_with', 'sidewalls'], ['contact metal', 'in_contact_with', 'height of the sidewalls']]
[['contact metal', 'planarized_down_to', 'tops of the gate structures'], ['contact metal', 'form', 'self-aligned contacts']]
[['semiconductor memory device', 'includes', 'substrate'], ['semiconductor memory device', 'includes', 'plurality of first electrode layers'], ['semiconductor memory device', 'includes', 'semiconductor layer'], ['semiconductor memory device', 'includes', 'plurality of second electrode layers'], ['semiconductor memory device', 'includes', 'conductor']]
[['first electrode layers', 'arranged_to_be', 'separated'], ['first electrode layers', 'located_in', 'first direction'], ['first electrode layers', 'located_above', 'substrate']]
[['semiconductor layer', 'extends_through', 'plurality of first electrode layers'], ['semiconductor layer', 'extend_along', 'first direction']]
[['second electrode layers', 'separated_from', 'each other'], ['second electrode layers', 'separated_from', 'first electrode layers'], ['second electrode layers', 'arranged_to_be', 'same levels as first electrode layers']]
[['conductor', 'connected_to', 'plurality of second electrode layers'], ['plurality of second electrode layers', 'connected_to', 'each other']]
[['second electrode layers', 'connected_in_parallel_by', 'conductor']]
[['semiconductor device', 'related_to', 'method of manufacturing']]
[['semiconductor device', 'include', 'first vertical conductive patterns'], ['semiconductor device', 'include', 'second vertical conductive patterns'], ['first vertical conductive patterns', 'isolated_from', 'second vertical conductive patterns'], ['first vertical conductive patterns', 'delineated_by', 'first slit'], ['second vertical conductive patterns', 'delineated_by', 'first slit']]
[['semiconductor device', 'include', 'first half conductive pattern'], ['first half conductive pattern', 'extend_toward', 'first region'], ['first region', 'located_at', 'one side of the first slit'], ['first region', 'located_at', 'first vertical conductive pattern']]
[['semiconductor device', 'include', 'second half conductive pattern'], ['second half conductive pattern', 'extend_toward', 'second region'], ['second region', 'located_at', 'other side of the first slit'], ['second region', 'located_at', 'second vertical conductive pattern']]
[['vertically alternating stack', 'composed_of', 'insulating layers'], ['vertically alternating stack', 'composed_of', 'dielectric spacer material layers'], ['vertically alternating stack', 'formed_over', 'semiconductor substrate']]
[['vertically alternating stack', 'patterned_into', 'first alternating stack'], ['first alternating stack', 'located_at', 'center region of a memory die'], ['second alternating stack', 'surrounds', 'first alternating stack']]
[['Memory stack structures', 'formed_through', 'first alternating stack'], ['dielectric spacer material layers', 'located_in', 'first alternating stack'], ['dielectric spacer material layers', 'replaced_with', 'electrically conductive layers'], ['second alternating stack', 'maintained', 'intact']]
[['metallic wall structure', 'formed_through', 'second alternating stack']]
[['edge seal assembly', 'includes', 'vertical stack'], ['vertical stack', 'composed_of', 'metallic seal structures']]
[['vertical stack of metallic seal structures', 'extends_from', 'top surface of the semiconductor substrate'], ['vertical stack of metallic seal structures', 'extends_to', 'bonding-side surface of the memory die'], ['vertical stack of metallic seal structures', 'includes', 'metallic wall structure']]
[['imaging device', 'designed_to', 'reduce luminance unevenness']]
[['imaging device', 'includes', 'photodiode'], ['wiring layer', 'formed_on', 'surface'], ['surface', 'arranged_to_be', 'incident surface'], ['incident surface', 'formed_on', 'photodiode']]
[['wiring line', 'formed_in', 'wiring layer'], ['wiring line', 'located_in', 'pixel'], ['wiring line', 'have', 'different pattern'], ['pattern', 'different_from', 'pattern in different pixel']]
[['imaging device', 'include', 'photodiode'], ['imaging device', 'include', 'wiring layer'], ['wiring layer', 'formed_on', 'surface'], ['surface', 'facing', 'incident surface'], ['incident surface', 'formed_on', 'photodiode']]
[['wiring line', 'formed_in', 'wiring layer']]
[['gap', 'have', 'dielectric constant'], ['material', 'form', 'wiring layer'], ['gap', 'located_in', 'wiring layer'], ['gap', 'located_in', 'pixel'], ['gap', 'formed_in', 'different pattern'], ['pattern', 'located_in', 'different pixel']]
[['present technology', 'applied_to', 'imaging devices']]
[['method', 'used_for', 'forming a device'], ['device', 'include', 'encapsulating a magnetic resistive access memory (MRAM) stack'], ['encapsulating a magnetic resistive access memory (MRAM) stack', 'involves', 'first patternable low-k dielectric material'], ['first patternable low-k dielectric material', 'patterned_by', 'exposure'], ['exposure', 'produce', 'via pattern'], ['via pattern', 'extend_to', 'circuitry'], ['circuitry', 'connect_to', 'logic devices']]
[['via pattern', 'form', 'via opening']]
[['method', 'include', 'forming second patternable low-k dielectric material'], ['second patternable low-k dielectric material', 'located_over', 'first patternable low-k dielectric material'], ['second patternable low-k dielectric material', 'used_for', 'filling via opening']]
[['second patternable low-k dielectric material', 'patterned_by', 'light exposure'], ['light exposure', 'produce', 'first line pattern'], ['light exposure', 'produce', 'second line pattern'], ['first line pattern', 'applied_to', 'MRAM stack'], ['second line pattern', 'applied_to', 'via opening']]
[['first line pattern', 'designed_to', 'form trench openings'], ['second line pattern', 'designed_to', 'form trench openings']]
[['electrically conductive material', 'formed_in', 'trench openings'], ['electrically conductive material', 'formed_in', 'via opening']]
[['silicon carbide semiconductor assembly', 'provided_for', 'method of forming silicon carbide (SiC) semiconductor assembly']]
[['silicon carbide semiconductor assembly', 'includes', 'semiconductor substrate'], ['silicon carbide semiconductor assembly', 'includes', 'electrode']]
[['semiconductor substrate', 'formed_of', 'silicon carbide'], ['semiconductor substrate', 'includes', 'first surface'], ['semiconductor substrate', 'includes', 'second surface'], ['first surface', 'opposes', 'second surface'], ['semiconductor substrate', 'has', 'thickness'], ['thickness', 'extends_between', 'first surface'], ['thickness', 'extends_between', 'second surface']]
[['method', 'include', 'forming electronic devices'], ['electronic devices', 'located_on', 'first surface'], ['method', 'include', 'thinning semiconductor substrate'], ['thinning', 'removed_during', 'removing second surface'], ['second surface', 'removed_during', 'predetermined depth'], ['predetermined depth', 'part_of', 'semiconductor substrate'], ['third surface', 'opposing', 'first surface']]
[['method', 'include', 'forming non-ohmic alloy layer'], ['non-ohmic alloy layer', 'located_on', 'third surface'], ['non-ohmic alloy layer', 'formed_at', 'first temperature range'], ['method', 'include', 'annealing alloy layer'], ['annealing', 'form', 'ohmic layer'], ['second temperature range', 'greater_than', 'first temperature range']]
[['method', 'used_for', 'forming'], ['forming', 'target', 'silicon structure']]
[['method', 'include', 'forming a trench silicide contact'], ['trench silicide contact', 'located_between', 'two spacers'], ['spacer', 'arranged_between', 'high-k metal gates']]
[['method', 'planarizes', 'trench silicide contact'], ['method', 'planarizes', 'spacers'], ['method', 'planarizes', 'high-k metal gates']]
[['inner layer dielectric', 'deposited_over', 'trench silicide contact'], ['inner layer dielectric', 'deposited_over', 'spacers'], ['inner layer dielectric', 'deposited_over', 'high-k metal gates']]
[['first opening', 'patterned_into', 'inner layer dielectric'], ['first opening', 'used_for', 'gate contact'], ['gate contact', 'located_over', 'high-k metal gate'], ['gate contact', 'located_over', 'one of the spacers'], ['gate contact', 'located_over', 'portion of the trench silicide contact']]
[['method', 'deposited_on', 'portion of the trench silicide contact'], ['method', 'deposited_on', 'liner'], ['liner', 'located_in', 'recessed portion of the trench silicide contact'], ['liner', 'located_on', 'sidewalls of the first opening of the inner layer dielectric']]
[['metallization layer', 'formed_on', 'opening'], ['opening', 'located_in', 'inner layer dielectric'], ['metallization layer', 'form', 'gate contact']]
